CPSC313 - Assignment 4 Student: Evan Louie 72210099 Student#: CSID: m6d7

Problem 1

=========

Section A

| 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Section B

İ	Operation	ı	Address	Cache Set		Tag	Hit?	l	Value
	Read Read Read Read		0x0362 0x7BFE 0x3FC9 0x0361	4 7 1 4		D 1EF FF D	Miss-Conflict Miss-Cold Miss-Cold Miss-Conflict		Unkown Unkown Unkown Unkown

- Reading 0x0362 will result in a Miss-Conflict due to the current value in cache not being valid. Thus it will have to be fetched from memory
- Reading 0x7BFE will result in a Miss-Cold due to their not currently being a 1EF tag in set 7
- Reading 0x3FC9 will result in a Miss-Cold due to their not currently being a FF tag in set 1
- Reading 0x0361 will result in a hit because after the first Miss-Conflict in the first read, tag D would have been loaded into set 4

	Binary		Tag	I	Index	Offset
0x0364 0x7BFE 0x3FC9 0x0361	0111 101 0011 111	11 0110 0100 11 1111 1110 11 1100 1001 11 0110 0001	000001101 111101111 011111111 000001101	1 6	100 111 1001	010 110 001

Problem 2

Refer to cache.c

Problem 3

NOTE: Assuming cache is layed out contiguously in linear memory.

Section A

Miss-Rate = 25%

Initial read attempt will cold-miss and fetch information along the next 3 ints in the array (due to the 16-byte block size). Because the array is stored in row-major order, this will result in correct ordering.

Section B

Miss-Rate = 100%

Every read attempt will result in a miss because the array is being accessed in a column major order, which is against the way the way the cache will store the array (which is row-major).

Section C

Miss-Rate = 50%

The function reads sections of the array in a 2x2 square, thus it will always always require to fetch new information everytime it goes to the next line. Hence it will always miss, hit and repeat.

Section D

Miss-Rate = 100%

Just as in section B, the array is being accessed in the the incorrect order; increasing the array size will only lead to additional conflicts and required rewrites on top of the problems in section b when the cache is full.

Section E

Miss-Rate = 100%

Same as section D, increasing/decreasing the array size will not change the fact that the array will be read in the cache in the incorrect order. Hence it will stay 100%.

Section F

Miss-Rate = 100%

Using a 2-way set associative cache will not help as the array is still being read in the incorrect order. The only way any n-way set associative cache would help in this situation was if the it was greater than or equal to a 48-way set associative cache because without n being that size; an array of 48x48 being read in always result in conflicts in the sets and require rewrites, never managing to take advantage of the fact that it stores the next numbers in the column before rewriting.

=========

Hours Spent =======

6.5 Hours