

FICTIONAL DEMO - NOT FOR HARDWARE USE

1.1 UART control register

This invented chip exists only to demonstrate document search.

Applicable silicon revisions: A and B.

UART_CTRL offset: 0x00. Reset value: 0x00000000.

Bit	Name	Access	Reset	Description
0	UART_EN	RW	0	UART enable
1	TX_EN	RW	0	Transmitter enable
2	RX_EN	RW	0	Receiver enable
31:3	Reserved	-	0	Keep at reset value

To enable UART transmission, set UART_EN and TX_EN.

The peripheral clock must be enabled before register access.

For revision A, also consult erratum DEMO-UART-01.

FICTIONAL DEMO - NOT FOR HARDWARE USE

1.2 UART status register

Applicable silicon revisions: A and B.

UART_STATUS offset: 0x04. Reset value: 0x00000001.

Bit	Name	Access	Reset	Description
0	TX_READY	RO	1	Transmit buffer ready
1	RX_READY	RO	0	Receive data available
31:2	Reserved	-	0	Read as zero

Check TX_READY before writing a transmit byte.

UART_STATUS is read-only. Do not write to this register.

No electrical characteristics are provided in this sample.