

Item #: LNA6112 Batch: *γηαρστοντεστ*
Route: LN60AMXX Devices Full Flow, Rev 0 gharstontest
Expected Qty: 1 pc

Type: Substrate Item #:
WO: Substrate ID:
Comment: Traveler Review

1 LNCH9-1 Prepare Housing

Prepare the housing: **P/N: MEC-100-0438**

Inspect and clean housing.

RF connector Instructions: **Install P/N: 30047-000**

Link to specification "Housing Preparation":

<http://infocenter.thorlabs.local/sites/JSP/layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0236.docx>

HousePrep

Date In

Initial

Date Out

Initial

2 LNCH9-2 Mount Transition and Router in Housing

Install transition chip in housing **P/N: ELB-100-0066**

Install router chip in housing **P/N: ELB-100-0090**

Record the Transition and Router lot numbers.

PartsInHouse1

Date In

Initial

Date Out

Initial

RouterLot#

TransitionLot#

EpoxyLot#

List any additional installation parts and instructions:

Add epoxy from the RF Pin to the Transition.

Link to specification "**Housing Preparation**":

<http://infocenter.thorlabs.local/sites/JSP/layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0236.docx>

3 LNCH9-3 Epoxy Cure*EpoxyCure*

Date In

Initial

Date Out

Initial

4 LNCH9-4 Chip Inspection

Verify that the chip inspection has been completed.

If not, inspect chip and verify that the test data from the Fab was passing.

Link to specification "Chip Inspection":

<http://infocenter.thorlabs.local/sites/JSP/layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0233.docx>

ChipInspection

Date In

Initial

Date Out

Initial

AxProductionOrder

5 LNCH9-5 Attach Polarcor

Inspect chip and verify the Polarcor has been attached.

If not, attach Polarcor.

Link to specification "**Polarcor Attach Work Instructions**":

<http://infocenter.thorlabs.local/sites/JSP/layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0235.docx>

AttachPolarcor

Date In

Initial

Date Out

Initial

6 LNCH9-6 Chip Paint

Inspect chip and verify the sides have been painted.

If not, paint sides before proceeding.

Link to specification '**Side Paint**':

<http://infocenter.thorlabs.local/sites/JSP/layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0234.docx>

ChipPaint

Date In

Initial

Date Out

Initial

Item #: LNA6112 Batch:
Route: LN60AMXX Devices Full Flow, Rev 0
Expected Qty: 1 pc

γηαρστοντεστ
gharstontest

Type: Substrate Item #:
WO: Substrate ID:
Comment: Traveler Review

Item #: LNA6112 Batch:
Route: LN60AMXX Devices Full Flow, Rev 0
Expected Qty: 1 pc

γηαρστοντεστ
gharstontest

Type: Substrate Item #:
WO: Substrate ID:
Comment: Traveler Review

7 LNCH9-7 Mount Chip in Housing

Link to specification "**Epoxy Dispense**":
http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0186.docx

Link to specification "**Chip Mount**":
http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0238.docx

ChipInHouse

Date In

Initial

Date Out

Initial

8 LNCH9-8 Check Alignment of Chip in Housing

Check the alignment of the chip to the TFN.

Link to specification "**Chip Mount**":
http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0238.docx

ChipInHouseCheck

Date In

Initial

Date Out

Initial

9 LNCH9-9 Epoxy Cure

EpoxyCure

Date In

Initial

Date Out

Initial

10 LNCH9-10 Mount Termination Chip in Housing

Install Termination Assembly in housing **P/N: ELB-100-0045**
Record the Termination Assembly lot number.

List any additional installation parts and instructions:

Link to specification "**Termination Installation**":
http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0237.docx

TermInHouse

Date In

Initial

Date Out

Initial

TerminationLot# _____

11 LNCH9-11 Epoxy Cure

EpoxyCure

Date In

Initial

Date Out

Initial

12 LNWB-1 Wire bond

Wire bond chip to transition chips and termination chips.

Link to specification "**Wirebond Illustrations**":
http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0239.docx

LNWirebond

Date In

Initial

Date Out

Initial

Item #: LNA6112 Batch: *γηαρστοντεστ*
 Route: LN60AMXX Devices Full Flow, Rev 0 gharstontest
 Expected Qty: 1 pc

Type: Substrate Item #:
 WO: Substrate ID:
 Comment: Traveler Review

13 LNWB-2 Chips Split Off Here

This is an admin operation to stage batch prior to S11 test after wirebond.

Do not Track Out of this operation until the last chip is ready to continue to S11 after wirebond!!

Use the Split Batch function to separate chips for S11 test after wirebond into individual batches.

When Split Batch function offers a new batch name change the suffix from "sub#" to "###" of the ChipID.

Complete action of creating split lot, then select new split lot number from Tracking drop-down menu and TrackIn to continue processing chip.

ChipSelection

Date In

Initial

Date Out

Initial

14 LNWB-3 Register Serial Number for Chip

Record chip and housing numbers.

RegisterSerialNo

Date In

Initial

Date Out

Initial

ChipSerial#

HousingSerial#

HousingLot#

15 LNWB-4 Verify Chip Passed ChipTest

Verify chip serial number was from passing part at the Fab Chip Test

Passing Results meet these 3 criteria:

- RF Test: Pass
- Chip Test: Pass
- Defects: ____ (None - This should be empty for passing chips)

If data displayed in Pink Box at the bottom of the screen does not meet criteria, or the Pink Display Box is empty place lot on hold for engineering.

ChipVerification

Date In

Initial

Date Out

Initial

16 LNWB-5 S11 Test

Perform tests and indicate pass or fail.

Link to specification **"S11 after Wirebonding":**

http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0267.docx

S11Test

Date In

Initial

Date Out

Initial

17 LNWB-6 Endface Cleaning before Pigtailling

Clean end faces to prepare for pigtail.

EndfaceCln

Date In

Initial

Date Out

Initial

18 LNWB-7 Package Inspection

Perform microscopic defect inspection.

PackageInsp

Date In

Initial

Date Out

Initial

Item #: LNA6112 Batch: *γηαρστοντεστ*
 Route: LN60AMXX Devices Full Flow, Rev 0
 Expected Qty: 1 pc gharstontest

Type: Substrate Item #:
 WO: Substrate ID:
 Comment: Traveler Review

19 LNPT-1 FTA Attach/Pigtailling

Pigtail Wavelength: **1550nm**
 Connect Input Fiber: **P/N: FIB-100-0277**
 For both fibers use Solder: **P/N: MEC-100-0508**
 Connect Output Fiber: **P/N: FIB-100-0264**
 Record all required data.
 Link to specification "**Pigtail**":
http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0241.docx

FTAAttach

Date In	Initial	Date Out	Initial
SolderLot#			
EpoxyLot#			
In-PER			
Out-PER (P ONLY)			
LossWithEpoxy			
In-LossAfterUV			
In-PostSolderLoss			
Out-LossAfterUV			
Out-PostSolderLoss			
In-InputFiberSN			
Out-InputFiberSN			

Note!! Only measure and enter data for Out-PER on "P" devices - Otherwise leave field blank.

20 LNPT-2 Pigtailling Bake

Put the pigtailed LN device in the oven.
 Temp: 90C degrees
 Time: >= 3 hours
 Link to specification "**Pigtail**":
http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0241.docx

PigtailBake

Date In	Initial	Date Out	Initial

21 LNIT1-1 Initial Test

Modulator and S-Parameter
 Link to specification "**Initial & Final Test (Modulator, S-Parameter)**": http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0250.docx

LNInitialTest

Date In	Initial	Date Out	Initial
Initial Test Loss			

22 LNIT1-2 VPi at 1GHz Test

Link to specification "**1GHz Vpi**":
http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0251.docx

1GHzVPiTest

Date In	Initial	Date Out	Initial

23 LNIT1-3 70 GHz S Parameter Testing

Perform 70 GHz S Parameter Testing

70GHzRFTest

Date In	Initial	Date Out	Initial

24 LNSL-1 Prepare Lid for Seal

Use Lid: **P/N: MEC-100-0462**
 Use Moisture Getter: **P/N: CRS-100-0028**
 Install RF Absorber? **YES**

PrepareLid

Date In	Initial	Date Out	Initial

Link to specification "**Getter & RF Absorber Application**":
http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0268.docx

Item #: LNA6112 Batch: *γηαρστοντεστ*
 Route: LN60AMXX Devices Full Flow, Rev 0 gharstontest
 Expected Qty: 1 pc

Type: Substrate Item #:
 WO: Substrate ID:
 Comment: Traveler Review

25 LNSL-2 Visual Inspection Before Seal

Collect and review all test data for all parts passing.

Link to specification **'Visual Inspection':**

http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0253.docx

VisualInsp

Date In

Initial

Date Out

Initial

26 LNSL-3 Seal Seam Vacuum Bake

Bake the device in Vacuum Bake Schedule: 16 hours at 95°C

Link to specification **'Seam Seal Bake':**

http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0254.docx

SeamSealBake

Date In

Initial

Date Out

Initial

27 LNSL-4 Seal Lid Seam

Use Lid: **P/N: MEC-100-0462**

Seal Seal Program **Recipe: 24**

Link to specification **'Seam Seal':**

http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0255.docx

SeamSeal

Date In

Initial

Date Out

Initial

28 LNSL-5 Leak Test

Link to specification **"Leak Test":**

http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0245.docx

LNLeakTest

Date In

Initial

Date Out

Initial

29 LNBI1-1 BurnIn with Active Test

Perform BurnIn with device mounted in correct Optical/Electric configuration.

Link to specification **"Burn-In":**

http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0256.docx

BurnInActive

Date In

Initial

Date Out

Initial

30 LNBI1-2 Post Seal Final Test

Modulator and S-Parameter

Link to specification **"Initial & Final Test (Modulator, S-Parameter)":** http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0250.docx

PostSealFinalTest

Date In

Initial

Date Out

Initial

Final Test Loss _____

31 LNBI1-3 VPi at 1GHz Test

Link to specification **"1GHz Vpi":**

http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0251.docx

1GHzVPiTest

Date In

Initial

Date Out

Initial

Item #: LNA6112 Batch:
 Route: LN60AMXX Devices Full Flow, Rev 0
 Expected Qty: 1 pc

γηαρστοντεστ
 gharstontest

Type: Substrate Item #:
 WO: Substrate ID:
 Comment: Traveler Review

Item #: LNA6112 Batch: *γηαρστοντεστ*
Route: LN60AMXX Devices Full Flow, Rev 0
Expected Qty: 1 pc gharstontest

Type: Substrate Item #:
WO: Substrate ID:

Comment: Traveler Review

32 LNBI1-4 70 GHz S Parameter Testing

Perform 70 GHz S Parameter Testing

70GHzRFTest

Date In

Initial

Date Out

Initial

33 LNFR-1 Final Prep & Packaging for Shipment

Link to specification **"Final Packaging":**

http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0202.docx

LNFinalPrep

Date In

Initial

Date Out

Initial

34 LNFR-2 Final Review and Seal

Review device labeling.

Link to specification **"Final Packaging":**

http://infocenter.thorlabs.local/sites/JSP/_layouts/WordViewer.aspx?id=/sites/JSP/PackageAssembly/WI-0202.docx

LNFinalReview

Date In

Initial

Date Out

Initial