Thursday, August 10, 2023 Page 1 of 6 Item #: LNA6112 Batch: Substrate Item #: Type: *γηαρστοντεστ* Route: LN60AMXX Devices Full Flow, Rev 0 WO: Substrate ID: gharstontest Expected Qty: 1 pc Comment: Traveler Review HousePrep LNCH9-1 **Prepare Housing** Prepare the housing: P/N: MEC-100-0438 Inspect and clean housing. RF connector Instructions: Install P/N: 30047-000 Link to specification "Housing Preparation": http://infocenter.thorlabs.local/sites/JSP/layouts/WordViewer.asp x?id=/sites/JSP/PackageAssembly/WI-0236.docx PartsInHouse1 LNCH9-2 **Mount Transition and Router in Housing** Date In Initial Install transition chip in housing P/N: ELB-100-0066 RouterLot# TransitionLot# Install router chip in housing P/N: ELB-100-0090 EpoxyLot# Record the Transition and Router lot numbers. List any additional installation parts and instructions: Add epoxy from the RF Pin to the Transition. Link to specification "Housing Preparation": http://infocenter.thorlabs.local/sites/JSP/ layouts/WordViewer.aspx? id=/sites/JSP/PackageAssembly/WI-0236.docx **EpoxyCure** LNCH9-3 **Epoxy Cure** ChipInspection LNCH9-4 **Chip Inspection** Verify that the chip inspection has been completed. AxProductionOrder If not, inspect chip and verify that the test data from the Fab was passing. Link to specification "Chip Inspection": http://infocenter.thorlabs.local/sites/JSP/layouts/WordViewer.asp x?id=/sites/JSP/PackageAssembly/WI-0233.docx AttachPolarcor LNCH9-5 **Attach Polarcor** Inspect chip and verify the Polarcor has been attached. If not, attach Polarcor. Link to specification "Polarcor Attach Work Instructions": http://infocenter.thorlabs.local/sites/JSP/ layouts/WordViewer.aspx? id=/sites/JSP/PackageAssembly/WI-0235.docx ChipPaint LNCH9-6 **Chip Paint** Inspect chip and verify the sides have been painted. If not, paint sides before proceeding. Link to specification 'Side Paint': http://infocenter.thorlabs.local/sites/JSP/ layouts/WordViewer.aspx? id=/sites/JSP/PackageAssembly/WI-0234.docx

Item #: LNA6112 Batch:
Route: LN60AMXX Devices Full Flow, Rev 0

рс

Expected Qty: 1

γηαρστοντεστ
gharstontest

Type: Substrate Item #: WO: Substrate ID:

Comment: Traveler Review

Thursday, August 10, 2023 Item #: LNA6112 Batch: Substrate Item #: Type: *γηαρστοντεστ* Route: LN60AMXX Devices Full Flow, Rev 0 WO: Substrate ID: gharstontest Expected Qty: 1 pc Comment: Traveler Review ChipInHouse LNCH9-7 **Mount Chip in Housing** Link to specification "Epoxy Dispense": http://infocenter.thorlabs.local/sites/JSP/ layouts/WordViewer.aspx? id=/sites/JSP/PackageAssembly/WI-0186.docx Link to specification "Chip Mount": http://infocenter.thorlabs.local/sites/JSP/ layouts/WordViewer.aspx? id=/sites/JSP/PackageAssembly/WI-0238.docx **Check Alignment of Chip in Housing** ChipInHouseCheck LNCH9-8 Check the alignment of the chip to the TFN. Link to specification "Chip Mount": http://infocenter.thorlabs.local/sites/JSP/ layouts/WordViewer.aspx? id=/sites/JSP/PackageAssembly/WI-0238.docx **EpoxyCure** LNCH9-9 **Epoxy Cure** 10 LNCH9-10 **Mount Termination Chip in Housing** TermInHouse Date Out Install Termination Assembly in housing P/N: ELB-100-0045 TerminationLot# Record the Termination Assembly lot number. List any additional installation parts and instructions: Link to specification "Termination Installation": http://infocenter.thorlabs.local/sites/JSP/ layouts/WordViewer.aspx? id=/sites/JSP/PackageAssembly/WI-0237.docx

LNCH9-11 11 **Epoxy Cure**

LNWirebond

12 LNWB-1 Wire bond

Wire bond chip to transition chips and termination chips.

Link to specification <u>"Wirebond Illustrations":</u>

http://infocenter.thorlabs.local/sites/JSP/

layouts/WordViewer.aspx?

id=/sites/JSP/PackageAssembly/WI-0239.docx

Item #: LNA6112 Batch: LN60AMXX Devices Full Flow, Rev 0 Route:

Expected Qty: 1 рс *γηαρστοντεστ* gharstontest

Substrate Item #: Type: WO: Substrate ID:

Comment: Traveler Review

EpoxyCure

Thursday, August 10, 2023	Page 3 of
Item #: LNA6112 Batch: *γηαρστοντεστ* Route: LN60AMXX Devices Full Flow, Rev 0 Characterists	Type: Substrate Item #: WO: Substrate ID:
Expected Qty: 1 pc gharstontest	Comment: Traveler Review
13 LNWB-2 Chips Split Off Here	ChipSelection Date In Initial Date Out Initial
This is an admin operation to stage batch prior to S11 test after	
wirebond.	
Do not Track Out of this operation until the last chip is ready to continue to S11 after wirebond!!	
Use the Split Batch function to separate chips for S11 test after wirebond into individual batches. When Split Batch function offers a new batch name change the	
suffix from <u>"sub#"</u> to <u>"###"</u> of the ChipID. Complete action of creating split lot, then select new split lot number from Tracking drop-down menu and Trackin to continue processing chip.	
14 LNWB-3 Register Serial Number for Chip	RegisterSerialNo Date In Initial Date Out Initial
Record chip and housing numbers.	ChipSerial#
	HousingSerial#
	HousingLot#
15 LNWB-4 Verify Chip Passed ChipTest	ChipVerification Date In Initial Date Out Initial
Verify chip serial number was from passing part at the Fab Chip Test	
Passing Results meet these 3 criteria:	
• RF Test: Pass	
Chip Test: PassDefects: (None - This should be empty for passing chips)	
If data displayed in Pink Box at the bottom of the screen does not meet criteria, or the Pink Display Box is empty place lot on hold for engineering.	
16 LNWB-5 S11 Test	S11Test Date In Initial Date Out Initial
Perform tests and indicate pass or fail. Link to specification "S11 after Wirebonding": http://infocenter.thorlabs.local/sites/JSP/ layouts/WordViewer.aspx?	
id=/sites/JSP/PackageAssembly/WI-0267.docx	
17 LNWB-6 Endface Cleaning before Pigtailing Clean end faces to prepare for pigtail.	EndfaceCln Date In Initial Date Out Initial

Item #: LNA6112 Batch:
Route: LN60AMXX Devices Full Flow, Rev 0

рс

Perform microscopic defect inspection.

Package Inspection

LNWB-7

Expected Qty: 1

γηαρστοντεστ
gharstontest

Type: Substrate Item #: WO: Substrate ID:

Comment: Traveler Review

PackageInsp

marsaay, magast 10, 20	23					1 4	50 1010
Item #: LNA6112	Batch:	*γηαρστοντεστ*	Type:		Substrate Item	#:	
Route: LN60AMXX Devices Expected Qty: 1 pc	Full Flow, Rev 0	gharstontest	WO: Comment: Trav		Substrate ID:		
	attach/Pigtailing		FTAAttach	Date In	Initial	Date Out	Initial
				1	lderLot#		IIIItiai
Pigtail Wavelength: 155 Connect Input Fiber: P					poxyLot#		
For both fibers use Sold		10			In-PER		
Connect Output Fiber: 1	•	0		Out-PFR	(P ONLY)		
·					/ithEpoxy		
Record all required data. Link to specification "Pigtail":							
http://infocenter.thorlal			I				
layouts/WordViewer.as							
id=/sites/JSP/PackageAs			Out-PostSolderLoss				
id=/3ite3/33i /i dekageA3	SCHIBITY WI OZALIOCK			In-Inpu	ıtFiberSN		
Note!! Only measure a	nd enter data for Out-P	FR on "P"	(Out-Inpu	ıtFiberSN		
devices - Otherwise leav		ER OII 1					
			01.1.18.1.				
_	ling Bake		PigtailBake	Date In	Initial	Date Out	Initial
Put the pigtailed LN dev	ice in the oven.						
Temp: 90C degrees							
Time: >= 3 hours							
Link to specification "Pi							
http://infocenter.thorlal							
layouts/WordViewer.as							
id=/sites/JSP/PackageAs	sembly/WI-U241.docx						
21 LNIT1-1 Initial	Test		LNInitialTest	Date In	Initial	Date Out	Initial
Modulator and S-Parame	eter		I	nitial T	est Loss		
Link to specification "In	nitial & Final Test (Modu	ulator, S-					
Parameter)": http://ir	nfocenter.thorlabs.local,	/sites/JSP/					
_layouts/WordViewer.as	spx?						
id=/sites/JSP/PackageAs	sembly/WI-0250.docx						
22 LNIT1-2 VPi at	t 1GHz Test		1GHzVPiTest	Date In	Initial	Date Out	Initial
Link to specification "1							
http://infocenter.thorlal							
layouts/WordViewer.as							
id=/sites/JSP/PackageAs							
	Iz S Parameter Testing		70GHzRFTest	Date In	Initial	Date Out	Initial
Perform 70 GHz S Parar	meter Testing						
24 LNSL-1 Prepa	re Lid for Seal		PrepareLid	Date In	Initial	Date Out	Initial
Use Lid: P/N: MEC-10			·	2000		2000 000	
Use Moisture Getter: P							
Install RF Absorber? Y							
matum nasoraci;							
Link to specification "G	etter & RF Absorber Ar	oplication":					
http://infocenter.thorlal							
layouts/WordViewer.as							
id=/sites/JSP/PackageAs							
	22 1.2. 1 2 2 3 3 1 4 3 A						
Item #: ΙΝΔ6112	Batch:	******	Tyne:	(Substrate Item	#-	

Expected Qty: 1 pc

Route: LN60AMXX Devices Full Flow, Rev 0

γηαρστοντεστ
gharstontest

WO: Substrate ID:

Comment: Traveler Review

Route: LN60AMXX Devices Full Flow, Rev 0

рс

Expected Qty: 1

mui	suay, August	10, 2023				га	36 2 01 0
Item #		Batch: Devices Full Flow, Rev 0	*γηαρστοντεστ*	Type: WO:	Substrate Item : Substrate ID:	#:	
	ted Qty: 1	pc	gharstontest	Comment: Travele			
				N/ 11	· · · · · · · · · · · · · · · · · · ·	D 1 0 1	
_	LNSL-2	Visual Inspection Before Seal		Visualiisp	Date In Initial	Date Out	Initial
		ew all test data for all parts passi	ng.				
Link	to specificat	ion 'Visual Inspection':					
http:	://infocenter	.thorlabs.local/sites/JSP/					
layo	outs/WordVie	ewer.aspx?					
id=/s	sites/JSP/Pac	kageAssembly/WI-0253.docx					
				6 6 10 1			
26	LNSL-3	Seal Seam Vacuum Bake		SeamSealBake	Date In Initial	Date Out	Initial
Bake	e the device i	n Vacuum Bake Schedule: 16 h	ours at 95°C				
Link	to specificat	ion <u>'Seam Seal Bake':</u>					
http:	://infocenter	.thorlabs.local/sites/JSP/					
	outs/WordVie						
		kageAssembly/WI-0254.docx					
27	LNSL-4	Seal Lid Seam		SeamSeal	Date In Initial	Date Out	Initial
Use	Lid: P/N: N	ИЕС-100-0462					
Seal	Seal Progran	n Recipe: 24					
Link	to specificat	ion 'Seam Seal':					
		.thorlabs.local/sites/JSP/					
	outs/WordVie						
		kageAssembly/WI-0255.docx					
<u>1U-/ S</u>							
28	LNSL-5	Leak Test		LNLeakTest	Date In Initial	Date Out	Initial
Link	to specificat	ion "Leak Test":					
		.thorlabs.local/sites/JSP/					
	outs/WordVie						
		kageAssembly/WI-0245.docx					
<u></u>		rager is emory vir oz is. a cox					
29	LNBI1-1	BurnIn with Active Test		BurnInActive	Date In Initial	Date Out	Initial
Perf	orm Burnin v	vith device mounted in correct	Optical/Electric				
conf	iguration.						
Link	to specificat	ion "Burn-In":					
http:	://infocenter	.thorlabs.local/sites/JSP/					
	outs/WordVie						
		kageAssembly/WI-0256.docx					
30	LNBI1-2	Post Seal Final Test		PostSealFinalTest	Date In Initial	Date Out	Initial
Mod	dulator and	S-Parameter		F	inal Test Loss		
Link	to specificat	ion "Initial & Final Test (Modula	ator, S-				
		ttp://infocenter.thorlabs.local/si					
	outs/WordVie		<u></u>				
		kageAssembly/WI-0250.docx					
31	LNBI1-3	VPi at 1GHz Test		1GHzVPiTest	Date In Initial	Date Out	Initial
Link	to specificat	ion <u>"1GHz Vpi":</u>					
http:	://infocenter	.thorlabs.local/sites/JSP/					
	outs/WordVie						
		kageAssembly/WI-0251.docx					
<u> /</u>		gs. iccocijj iii ozoziwoch					
l+o	H. INIA C442	Dotah.		Tunar	Culpaturata Itaria	4.	
Item #	#: LNA6112	Batch:	*γηαρστοντεστ*	Type:	Substrate Item	н.	

WO:

Comment: Traveler Review

gharstontest

Substrate ID:

Thursday, August 10, 2023

Item #: LNA6112 Batch:
Route: LN60AMXX Devices Full Flow, Rev 0

γηαρστοντεστ

Substrate Item #:

Substrate ID:

Expected Qty: 1 pc

gharstontest WO: S Comment: Traveler Review

Type:

Jillilelli. ITavelel Kevlew

70GHzRFTest

LNFinalPrep

Da

out Initial

Page 6 of 6

32 LNBI1-4 70 GHz S Parameter Testing

Perform 70 GHz S Parameter Testing

33 LNFR-1 Final Prep & Packaging for Shipment

Link to specification "Final Packaging":

http://infocenter.thorlabs.local/sites/JSP/

layouts/WordViewer.aspx?

id=/sites/JSP/PackageAssembly/WI-0202.docx

LNFinalReview

Date In

Date

Initial

34 LNFR-2 Final Review and Seal

Review device labeling.

Link to specification "Final Packaging":

http://infocenter.thorlabs.local/sites/JSP/

layouts/WordViewer.aspx?

id=/sites/JSP/PackageAssembly/WI-0202.docx

Item #: LNA6112 Batch:
Route: LN60AMXX Devices Full Flow, Rev 0

Expected Qty: 1 pc

γηαρστοντεστ
gharstontest

Type: WO: Substrate Item #: Substrate ID:

Comment: Traveler Review