# **IPA Project Report**


# **Sequential Implementation**

#### TestCase:

A test case with all instructions along with call return and jump.

```
irmovq $9, %rdx
irmovq $21, %rbx
subq %rdx, %rbx
irmovq $128,%rsp
rmmovq %rsp, 100(%rbx)
pushq %rdx
popq %rax
je done
call proc
done:
   halt
proc:
   ret
```

Final\_Output Of Processor GTKwave:



#### **Output Terminal:**

```
| 1000 | 101 | 11 m | 1001 | A | 1111 | C | 1001 | A |
```

# Fetch stage:

The fetch stage reads 10 bytes from memory using the PC as the address of the first byte. This byte is split into two 4-bit quantities. The control logic

computes instruction and function codes based on the values read from memory or nop if the address is invalid. Three 1-bit signals are computed: instr\_valid (detects illegal instruction), need\_regids (checks for register specifier byte), and need\_valC (checks for constant word). instr\_valid and imem\_error generate the status code in the memory stage.

### Decode stage:

Decode stage gives valA and valB from the register file with index of rA rB or %rsp which in our implementation is a text file.

#### **Execute stage:**

In the execute stage, the ALU calculates valE for Opq,memory addresses, or changes R[%rsp] val for push pop instructions. Condition codes also are calculated.. In cmovxx update destination registers. Similarly, for jump instructions, it sees to it that a jump should be taken or not.

### Memory stage:

It writes or reads from memory based on valE and valM

#### **PC\_Update:**

Updates PC to valM or valP based on the icode and condition codes

# Single-Cycle Execution(Sequential processor timing Details)

- 1. Clock Cycle: Executes an entire instruction.
- **2. Combinational Logic**: Independent of the clock, propagates values when inputs change.
- **3. Control Elements:** PC, conditional control register, data memory, and register file update in a single cycle.
- **4. PC Update:** New instruction loaded into PC at the positive edge of the clock.


- **5.** Conditional Control: Loaded only during integer operations.
- **6. Data Memory Write:** Occurs for rmmovq, pushq, and call instructions.
- **7. Status Updates:** Calculated every cycle but updated only at the positive clock edge.

#### **Problems Faced**

Bro this is not what it is

- 1. For the given sample testcase we got a random value for valC so we had to change the reading of instruction from 0,1,2,..9 to 0,1,9,8...2.
- 2. Initially we put always @(\*) for everything we realized it wont work unless writeback is posedge, execute is always, fetch is posedge

# **Pipeline Architecture**



Pipeline architecture for handling data hazards

#### TestCases:

# 1)data forwarding

```
0x000: irmovq $10, %rdx
0x00a: irmovq $3, %rax
0x014: addq %rdx, %rax
0x016: halt
```

## 2) load/data hazard

```
0x000: irmovq $128,%rdx

0x00a: irmovq $3,%rcx

0x014: rmmovq %rcx, 0(%rdx)

0x01e: irmovq $10,%rbx

0x028: mrmovq 0(%rdx),%rax #

0x032: addq %ebx,%eax # Use


0x034: halt
```

# 3)call,ret,jmp,data forwarding, load/data hazard


```
irmovq $9, %rdx
irmovq $21, %rbx
subq %rdx, %rbx
irmovq $128,%rsp
rmmovq %rsp, 100(%rbx)
pushq %rdx
popq %rax
je done
call proc
done:
   halt
proc:
   ret
```

# **GTKwave Plot:**

1)



2)



### 3)

T/100	100 sec					200 sec								300   sec								
Time clk=0																						
F predPC[63:0] =6	22	32	42	44	46	64	65															
f_predPC[63:0] ={	32	42	44	46	64	65																
PC[63:0]=6	22	32	42	44	46	64	65	55		65					6	:	65					
D_icode[3:0] =0	6	3	4	10	11	7	θ	/1		8	9		1				θ		9	1		
E_icode[3:0] =7	3	6	3	4	10	11	7	)1			8		9	(1					0	9		
M_icode[3:0] =:	3		6	3	)4	10	(11	)7		1			8	9	)1					θ		
W_icode[3:0] =1	XXX	3		6	)3	4	10	)11		7	)1			8	9		1					
valE[63:0] =:	13	18446744+	128	96	127	128					(1.	27	128							129		
M_valE[63:0] =:	9	13	18446744	128	96	127	128						127	128								
W_valE[63:0] =:	XXX	9	13	18446744+	128	96	127	128						127	)1	28						
E_valA[63:0] =5	XXX	9		128	)9	127	55	0		55	6-	\$	127							128		
M_valA[63:0] =:	XXX		9		128	9	127	55		θ	/5	5	64	127								
D_rA[3:0] =1	2	15	4	2	0	15																
D_rB[3:0] =:	3	4	3	15																		
E_bubble = 1																						
D_bubble = :																						
F_stall=0																						
D_stall=0																						
W_stall=0																						

#### **Fetch**

- 1. Program Counter (PC) Selection:
  - Three sources: Mispredicted branch (valP from pipeline register M), ret instruction (W\_valM), or predicted value (F\_predPC).
  - o For call/jump instructions, valC is chosen; otherwise, valP is used.
- 2. Logic Blocks:
  - Need rA and rB and valC (same as SEQ) computes f\_valP.
- 3. Instruction Status Computation:

- In fetch stage:
  - Test for memory error (out-of-range instruction address).
  - Detect illegal instructions or halt instructions.
- Invalid data address detection deferred to memory stage.

#### **Decode and Writeback**

#### 1. Register IDs for Write Ports:

 Unlike SEQ, where regIDs come from the decode stage, in PIPE, they come from the write-back stage (W\_dstE and W\_dstM). This ensures writes occur to the correct destination registers specified by the instruction in the write-back stage.

#### 2. Sel+Fwd A Block:

- The main difference between seq and pipeline except the pipeline logic is the data forwarding in the decode stage which introduces
- Merges valP into valA to reduce pipeline register state.
- Exploits that only call and jump instructions need valP in later stages
- Five forwarding sources with data words and destination register IDs.

#### 3. Priority of Forwarding Sources:

o Priority: Execute stage, memory stage, and finally, write-back stage.


#### **Execute**

- Identical to SEQ.
- o e valE and e dstE are there for data forwarding
- Setcc logic sets condition codes

#### Memory

Does a similar function as seq but does data forwarding now.

#### Pipeline control mechanism



The pipeline control mechanism in a processor manages flow through the pipeline to ensure correctness of output and avoid hazards. This handles data hazards, control hazards, and structural hazards to take care of the functioning of the processor.

- **1. Instruction Flow Control:** Ensuring that instructions progress through the pipeline stages in the correct order without conflicts.
- **2. Hazard Detection and Resolution**: Identifying and resolving hazards that can arise due to dependencies between instructions, such as data hazards (e.g., read-after-write) and control hazards (e.g., branches).
- **3. Stall and Bubble Insertion:** Introducing stalls (delays) or bubbles (no-operation cycles) in the pipeline to resolve hazards and maintain data consistency.
- **4. Branch Prediction:** Predicting the outcome of branch instructions to minimize pipeline stalls in case of mispredictions.
- **5. Data Forwarding:** Routing data directly from one pipeline stage to another to prevent stalls caused by data dependencies.
- **6. Control Signals Generation:** Generating control signals to coordinate the activities of different pipeline stages and ensure proper instruction execution.

Pipeline control mechanism optimizes instruction throughput by reducing idle cycles, and maximizing the processor's performance as we have seen in the SEQ isn't as good with a lot of idle cycles.

## **Challenges Faces**

- 1. The main problem was when we were data forwarding, we didn't assign any values at the end instead output the values directly when calculated so the problem came that stuff was getting updated in the previous cycles itself.
- 2. We forgot to initialize a few variables like cnd and cc in the execute so it was in don't care .That took a while to find out
- 3. d\_srcB should be d\_rB and e\_dstE should be hf we interchanged that by mistake and had a hard time debugging.