Verilog Implementation of Digital Circuit Designs on FPGA using Vivado

By: ROHIT BAGDI (POWER ENGINNERING 214102113)

ABSTRACT:

Verilog designing is hardware descriptive language, the name itself suggest that it deals with the hardware designing and simulation. Basically, it becomes very difficult to mount the various electronic component on breadboard or PCB circuit. It also takes too much time for the simulation and sometimes many errors occur because of improper connection of components onto the circuit. And thus, to overcome this factor hardware descriptive language comes into conclusion. we can code the process using Verilog and we can mount it on a circuit or just upload it to the circuit accordingly so that particular circuit will work as according to the code we have written. HDL language is often used for sequential circuits like shift register, combinational logic circuit like adder, subtractor etc. basically it describes the digital systems like microprocessor or a memory. Whatever design that is describe in HDL are independent, it has its unique state of work, very much easy to simulate, designing and debugging, and very useful than schematics, especially for large circuits thus, to overcome difficulties or problems to design the circuits manually with breadboard and PCB, use of Verilog designing in this complex world is increasing a way better. Keywords: HDL, Verilog, PCB, Combinational logic circuit, microprocessor, simulation, register.

I. INTRODUCTION

Traffic light signal controlling is most important and essential thing for any country to protect the people from heavy load of traffic. before this kind of invention there was much difficult for traffic police to handle the heavy traffic (particular direction given manually). thus, traffic

signal controlling technology made much easier to handle the heavy loads of traffic. Safe movement of vehicles without any type of collision, accidents. Apart from the traffic it is very necessary for the people to cross the roads at particular time interval. And this is only possible by controlling the traffic by giving some kind of signal. Analysing the traffic, estimating the delays to the areas is crucial part.

States for Three intersection way.

The aim of the project is to design a traffic controller for a T-intersection. Let's understand the problem statement through the image given below.





Fig. 1 Traffic signals for T-intersection way



Present state ABC	Input	Next state	M1 RYG	M2 RYB	T RYB	S RYB
001	TNG	001	001	001	100	100
001	TMG	001	001	001	100	100
010	TY	001	001	010	100	100
010	TY	001	001	010	100	100
011	TTG	001	001	100	001	100
011	TTG	001	001	100	001	100
100	TY	010	010	100	010	100
100	TY	010	010	100	010	100
101	TSG	100	100	100	100	001
101	TSG	100	100	100	100	001
110	TY	100	100	100	100	010
110	TY	100	100	100	100	010

State table

Verilog code for traffic light controller:

```
//VHDL projects, Verilog projects
// Verilog project: Verilog code for traffic
light controller
module traffic_light(light_highway,
light_farm, C, clk, rst_n);
parameter HGRE_FRED=2'b00, //
Highway green and farm red
 HYEL\_FRED = 2'b01,// Highway
yellow and farm red
 HRED_FGRE=2'b10,// Highway red
and farm green
 HRED_FYEL=2'b11;// Highway red
and farm yellow
input C, // sensor
 clk, // clock = 50 MHz
 rst n; // reset active low
output reg[2:0] light_highway,
light_farm; // output of lights
```

```
// FPGA projects, VHDL projects, Verilog
projects
reg[27:0] count=0,count_delay=0;
reg delay10s=0,
delay3s1=0, delay3s2=0, RED\_count\_en=0,
YELLOW_count_en1=0,YELLOW_count
_en2=0;
wire clk_enable; // clock enable signal for
reg[1:0] state, next_state;
// next state
always @(posedge clk or negedge rst_n)
begin
if(~rst_n)
state <= 2'b00;
else
state <= next_state;</pre>
end
// FSM
```

```
always @(*)
                                             light highway = 3'b100;
begin
                                             light_farm = 3'b010;
case(state)
                                             RED count en=0;
HGRE_FRED: begin // Green on
                                              YELLOW_count_en1=0;
highway and red on farm way
                                             YELLOW_count_en2=1;
RED_count_en=0;
                                             if(delay3s2) next_state = HGRE_FRED;
YELLOW_count_en1=0;
                                             // turn green for highway, red for farm
YELLOW_count_en2=0;
                                             road
light_highway = 3'b001;
                                             else next_state =HRED_FYEL;
light farm = 3'b100;
if(C) next_state = HYEL_FRED;
                                             default: next_state = HGRE_FRED;
// if sensor detects vehicles on farm road,
                                             endcase
// turn highway to yellow -> green
                                             end
else next_state =HGRE_FRED;
                                             //, VHDL projects, Verilog projects
                                             // create red and yellow delay counts
end
HYEL_FRED: begin// yellow on
                                             always @(posedge clk)
highway and red on farm way
                                             begin
                                             if(clk enable==1) begin
light highway = 3'b010;
light_farm = 3'b100;
RED_count_en=0;
                                             if(RED_count_en||YELLOW_count_en1||
YELLOW_count_en1=1;
                                             YELLOW_count_en2)
YELLOW_count_en2=0;
                                              count_delay <=count_delay + 1;</pre>
if(delay3s1) next_state = HRED_FGRE;
                                              if((count_delay == 9)&&RED_count_en)
// yellow for 3s, then red
                                              begin
 else next state = HYEL FRED;
                                               delay10s=1;
end
                                               delay3s1=0;
HRED_FGRE: begin// red on highway
                                               delay3s2=0;
and green on farm way
                                               count_delay<=0;
light_highway = 3'b100;
                                              end
light farm = 3'b001;
                                              else if((count delay ==
RED_count_en=1;
                                             2)&&YELLOW_count_en1)
YELLOW_count_en1=0;
                                              begin
YELLOW_count_en2=0;
                                               delay10s=0;
if(delay10s) next_state = HRED_FYEL;
                                               delay3s1=1;
// red in 10s then turn to yello -> green
                                               delay3s2=0;
again for high way
                                               count_delay<=0;
else next state =HRED FGRE;
                                              end
end
                                              else if((count_delay ==
HRED_FYEL:begin// red on highway
                                             2)&&YELLOW_count_en2)
and yellow on farm way
                                              begin
```

```
//`include
 delay10s=0;
                                   "counter define.h"
 delay3s1=0;
                                   module tb traffic;
 delay3s2=1;
                                   // 4. Parameter
 count_delay<=0;</pre>
                                   definitions
end
else
                                   parameter ENDTIME
                                   400000;
begin
                                   // 5. DUT Input regs
 delay10s=0;
                                   //integer count, count1,
 delay3s1=0;
                                   a;
 delay3s2=0;
                                   reg clk;
end
                                   reg rst n;
end
                                   req sensor;
end
                                   wire [2:0] light farm;
// create 1s clock enable
                                   // 6. DUT Output wires
always @(posedge clk)
                                   wire [2:0]
begin
                                   light highway;
count <= count + 1;
//if(count == 50000000) // 50,000,000 for
                                   //FPGA projects, VHDL
50 MHz clock running on real FPGA
                                   projects, Verilog
if(count == 3) // for testbench
                                   projects
count \leq 0;
                                   // 7. DUT Instantiation
end
                                   traffic light
assign clk_enable = count==3 ? 1: 0; //
                                   tb(light highway,
50,000,000 for 50MHz running on FPGA
                                   light farm, sensor, clk,
endmodule
                                   rst n);
Testbench Verilog code for functional
simulation
                                   // 8. Initial Conditions
// FPGA projects, VHDL
                                   initial
projects, Verilog
                                    begin
project
                                    clk = 1'b0;
// Verilog project:
                                    rst n = 1'b0;
Verilog code for traffic
                                    sensor = 1'b0;
light controller
                                    // count = 0;
`timescale 10 ns/ 1 ps
                                   //// count1=0;
// 2. Preprocessor
                                   // a=0;
Directives
                                    end
`define DELAY 1
                                   // 9. Generating Test
// 3. Include Statements
                                   Vectors
                                   initial
```


```
begin
                          // 10. Debug output
main;
end
                          task debug output;
task main;
                           begin
                           $display("-----
 fork
                          _____
clock gen;
                          ----");
 reset gen;
                                 $display("----
operation flow;
                          _____
debug output;
                          ----");
endsimulation;
                           $display("-----
join
                          SIMULATION RESULT -----
endtask
                          ----");
task clock gen;
                           $display("-----
begin
forever #`DELAY clk =
                                      _____
                          ----");
!clk;
                           $display("-----
end
endtask
                                     -----
                          ----");
                           $display("-----
task reset gen;
                           ._____
begin
                          ----");
rst n = 0;
# 20
                           $monitor("TIME = %d,
                          reset = %b, sensor = %b,
rst n = 1;
end
                          light of highway = %h,
endtask
                          light of farm road =
                          %h", $time, rst n
//FPGA projects, VHDL
                          ,sensor,light highway,li
projects, Verilog
                          ght farm );
projects
                           end
                          endtask
task operation flow;
begin
sensor = 0;
                          //FPGA projects, VHDL
                          projects, Verilog
# 600
sensor = 1;
                          projects
                          //12. Determines the
 # 1200
sensor = 0;
                          simulation limit
# 1200
                          task endsimulation;
sensor = 1;
                           begin
                           #ENDTIME
end
```

endtask

```
$display("------
- THE SIMUALTION END ---
-----);
$finish;
end
endtask
```

endmodule

Output waveform:



After synthesis

