code Generation

I The final phase in own compiler model is the code generator. It take ang Elp an intermediate refresentation of the source program & Produce as OIP an equivalent target program (persently)

-> The requirements traditionally imposed on a code generator are

* meaning that it should make effective use of the nesources

of the target machine. I It should warry the Enact meaning of the source parshould be expicient interms of CPV usage is memory management code.

* the code generator itself should men efficiently. (wing descri

En: - 2:4+2 mov 7,00 mov 808 Sourle T frontend Illi Lode Intermediate Code Toriget optimizen Generato program mor alo educationt times > Register & escripto eo contat tinko Sub 6RO t'a-6 - Address discription win R. u=a-c movaRi Subcr, R, " W 5 contains the track of AddRIRO ROMY d=v+u AddRiRO Romes of John Ro warent value of the location where some the confidence of some of the confidence of the c lower-level programming language, for Ex: Assembly language.

I somes in the design of code generator: 3 The important criterion is that it produce correct code. The design goals are * connectners * easily implemented * tested & maintain 390 the code generation phose, various issues can orises.

1. Input to the code Generator:

It consists of the intermediate nepresentation of the source Program peroduced by front end, together with info in the S.T. to determine nun-time addresses of the data objects denoted by the names in the intermediate nepresentation.

1. Postpink abt triple +Intermediate representation con be 2.3-addresside quadruple Indirect triple 3. syntan tree I dags. * frontend produces low-level intera*b+a*b mediate representation directly. manipulated by the machine instructions. *Theode generator phase needs complete abab evororfree Intermediate code ason (1P. 2. Target program: - The OIP of the Cln is the target program Absolute machine tode Language j' 20e The OIP may be direct placed in a fined membra Relocatable machine Language, obsidinted Stallows subpromy * Kelocatoble in achine Lar Assembly Language, nemonics · osm (loadey) 3 membly management: Names in the S.P are mapped to addresses of data objects in neuntine memory by the front-e end. It can be done with the help of symbol table in fo's 4. Instruction selection: > The instruction set of the target machine should be > when you consider the expiciency of target machine then the instruction speed & machine idioms are important factory -> The quality of the generated code can be determined Eng: 2=4+2, w=x+s by its speed & size. Eaz: x=a+1 mov y, Ro €a:- a:= b+ C INCX & MOV X, RO

INCX & ADD #1, RO

MOV RO, X. ADD Z, RO Rosb mov Ro, 2 mov æ, Ro! 1 MOV b, RO pot co ABB C, Ro a>RO ADD S, RO elin mol Ro,a MOV RO,W

5. Register allocation: - grestructions involving negister operands are shorter & faster than those involving operands in memory. she following subproblems arise when we use negisters. * Register ollocation: set of vor's that reside in negistors. (allocation of the memory to the voriobles)

* Register Assignment: The specific spegister that a variable will neside is selected | we have to select the specific negister for a particular valuable (sessions the values to the variable)

Here we did n' & allocate ROSL mov x, RO ROXZ => Regitor temp. variable Ex: t=x+4 ROTY ADD 4, RO Rois à single magis MUL ZIRO t=t/w ROLW DIN W, RO used to performall t>Ro mov Ro,t operations.

6. Evaluation order: The code generator decides the order in which the instruction will be Executed. The order in which computations are performed can effect the efficiency of the target code.

tr.			a a contract for the same	SHOW!
En:- atb-(c+ Three-address code	code	residered rivel-address	code	66A 98
1 1- 014	1. MOV Q,RO 2. ADD b,RO 3. MOV RO, t Rofree 4. MOV C,R1 5. ADD d,R1 6. MOV E, RD 7. MUL RIIRO multi	t2:,=C+d t3:=t2*e t1:=a+b t4:=t1-t3	1. MOV C,RO 2. ADD dIRO 3. MOV E,RI 4. MUL RO,RI 5. MOV A,RO 6. ADD b,RO 1. SUB RI,R 8. MOV RO,	2. thus souled in cost.
	10. MON RUNGY		ed test =	b 3

Generic code Generation Algorithm:

It generales torget code for a sequence of instructions.

> code generation algorithm considers each three-address
instruction in them and decides what loads are necessary to
get the needed operands into negisters.

I also generates that store.

The code generated has to track both the negisters & addresses while generating the code, for both availability & location of values the following two descriptors are used.

1. Register descripton: for each available names whose current descriptor keeps track of the variable names whose current value is in that register. initially all negisters one empty. These negisters one used for local use within a basic block.


a Address descriptor: for each program variable, an address descriptor brock of the location where the current value of the name can be found. It may be a neglister festack location memory address.

2a:-d=(a-b)+(a-c)+(a-c) $t_1=a-b$ $t_2=a-c$ $t_3=t_1+t_2$ $d=t_3+t_2$

ty= 11 = ty= 1 = 0

8 = 2 xa

Statements]	code crenerato	Reg. Descripto	Address design			
t1=0-h	mov airo	Regis are empty Ro containst,	ti'm Ro			
t1=a-6	mor airo sub biro	Ro containst	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
	300		175 1772			
t2=a-c	mail a P.		1 2000			
	mod a, R, sub c, R,	Ro contains to	tin Ro trin R,			
	sub c, RI	R1 contains tz	trunk,			
+	I I was a second to the	le contract de la con	10 10 10 10 10 10 10 10 10 10 10 10 10 1			
t3=41+62	ADD RI, RO	Ro contains to RI contains to	tzin Ri tzin Ro			
		RI contains tz	bzinRo			
$d = t_3 + t_2$	ADP RI, RO	1	Profession Comments			
	May 0	Ro containes &	din Rosmensy			
	mou Ro, d	100	dingermen			
Inducani tim	conte como o ac		work working			
code beneration using DAG:						
2 =	- Sacray Of	10,7				
> Dinected Ac	telle braph (DAG) i	s a tool that depict	s the structure			
of basic block	s, helps to soo, th	e flow of Values	flowing among			
the basic block	s, and offers optim	mization too.	1,000.1			
			at.			
* leaf nodes represent identifiers, names & constants. * Interior nodes suppresent operators.						
* Interior nodes also represent the results of Enpressions of three addressions to the code of the son DAG is much simples than the linear seq of three code						
> methods generaling and Paran are a are in a assent						
> using DAG We langer agained some sequence of instruction an exticiented						
> methods generaling code from DAG's are: > using DAG we con no arrange some sequence of instruction a certiciented 1. Rearranging order. 2. Heuristic ordering 3. Labeling algorithm						
1. Rearranging order: The order of 3-address code effects the 68st						
A A						
of the object wide being generated.						
of the object code being generated. > By changing the order in which computations are done use con movices. ADD b, RO ADDD, RO						
> By changing the older on ADD b, Ro ADD d, R						
obtain the obje	ut wide with min	mum cost = C+d	MON C'KI PHONO			
500 dis = 500 di						
to ct d to (t)						
t2:20-t2		F) t2 ty:= t1-t3	SUB RI, RO SUBRIPE			
tu:= ti-t		(a) (b)	SUB ROLL Ass. wode			
	DAG (C)	000	MON RIFL			



3 Labeling Algorithm: - The Labeling algorithm generates the optimal code for given enpression in which minimum registers are requi -red:

=> so this labelling algorithm the labeling can be done to tree

+ tree to be ling algorithm the labeling can be done to tree by visiting nodes in bottom uporder. (leatnode > interior > rootnode) > for computing the label at node in' with the label LI to left child then the value is i'. and label L2 to right wild then the value is o'. label (n) = max (L1, L2) if L, not excual to L2 Label (n) = Litl if Li= L2 -adbressionde =1 := a + b t2:= c + d t3:= e - t2 ty:= t1-t3 @ @ (+2) mov a, Ro 3-adressorde 3-adressode En: - ti:a+b ADD b, RO mov Ro, ti t2:=C+d mov C,R, t3 := e-t2 ADD d, RI mov RI, tz mov e, Ro SUB RO, RI (L-R-ROOT) ADD EI, RO Postordentoaversal: abtiecdtztzty BUB RO, RI mod Risty. $t_1 = a + b$ $t_2 = c + d = t_1 + 1$ $t_2 = c + d = t_1 + 1$ tuo gregisters RO, R, Enz: t1=a+b MOV a, RO ADD 6, RO mov C, R1 ADD d, R, ADD ROIR, Algorithm: for computing the label at node n mov Ri, t3 1. 9¢ nis a leaf then (). 2. It nis the left most wild of its parent then label (n):=1 3. else boble (n):=0. else begin 1x nis an interior node x) so label (ni) ≥ label (nz) ≥ ... ≥ label (nx); 4 [label(n):= man (label(ni)+i-1) where 1 zizk.

```
Peephole optimization technique;
 & This technique works locally on source code to transform
 it into an optimized code.
-> It is a short sea of target instruction that can be replaced
by ishortern of faster sequinstructions in a window (peophole).

This tech is applied to improve the performance of program by Examing thereacterist is at Peophole optimization:

a short sea of inst in a pay
M. Redundant instruction elimination.
2. Removal of unneachable code
 3. flow of control optimisation
5. Machine idioms (Ex: a=a+1 > Inca, a=a-1 > DEC a)
mov a, Ro somemore and instruction & consider one.
 -) egi- int 'add (inta, intb)
      f int czato;
      Print ("1.d", c); . Il eliminate this inst betoz once neturn
                                  occur in colled en control moves to callingt
                                  ¿ Enecute ment start in while en so it is
        Engle &
                                  not a optimized code.
 Lo 273: Here using peophole optimization unnersary Jemps lande elimina
                                             0000 CZ
, 20 to L1
                multiple Jumpslan
                                             L, : go to Ls
  1, goto 12
                -> make the code
                 inefficient above
  =
Lz: 90 to Ls
                                             12: 90 to L3
                  code can be
                 neplaced by
  lz' mova, Ro
                                              Lz : mov a, Ro
 Ezy: x=x+0(08) x = x x 1 stree a a= x^2 neplaced with a= x x a
the above states can be eliminated becoz by Executing thosestate
ELEAS: - It is the Process of using powerful features of CPU inst
  Ex:- a=a+1 -> Inca
       a=a-1 -> Dec a
```

D'imple code henerats (01) henerie code generation algorithm: It generales target vode for a sequence of instructions. 391 uses a function get Reg (s to assign negisters to variables. stor each operator in a three address code there is a correspondy target language operator (+, -, * etc).

> 9+ uses 2 data structures. 1. Register descriptor Register descriptor: used to keep track of which variable is stored in a negister. Initially all negisters are empty. for Example if we are using Ro ER, for storing the values, then negister descriptor talls what is warrently for Ro, RI.

> RD maintain the value stored in negister & inform the availability of negisters to code generator.

Address descriptor: used to neep track of location where the Variable is stored. location may be negister, memory address, see -> It maintain the memory location which are used in program

Algorithm: [wied to generate code for the single basic block]

FREACH instruments code of the form x = yopt, & Assumes that L'is the location where the oil pot y opz is to be stored.

- 1. call function get Reg () to gets the location of L.
- 2. Determine the present location of 'y' by consulting address descripto of y. gf'y's not present in location 'L' then general the instruction mov Y, L to copy value of y to L.
- 3. The present location of z is determined using the instr is generated as OPZ, L. it to indicate that it is stored int. if suppose address descriptor of it to indicate that it is stored int. if yop is now it to indicate that it is stored int. if y & 2 have no next uses and not live one nit, update the descriptous to remove yet.

- simple code oveneration of code grene > Ex: 0= (a-b)+ (a-c) + (a-c) three address code: t1=a-b

t2=a-c t3261+t2

tiza-b mov airo Rocontains et times sub biro	
tz=a-c mov a, Ri Rocontainsti tim sub c, Ri Ricontainstz tz	RO mRI
to - but add R. Ro Ro containsts to in	n Ro in R,
The world will be a second with the world will be a second with the world will be a second	n Ro final negult

In this webseg get Reg is used to select negister for each memory for each memory location associated with the three address states. This function decides the status of negister

- -> Basic block is a collection of 3 address state, needs tack
- of negister allocation & assignment. * Register allocation: is a process of deciding what value
- * Register resignment is a process of picturing up a negistr to 8 tre a value of variable.

Operations of get Regis: - There were 3 types of operations 1. Load operations: LO 8, x roads value in location x in negister s.

- 2. store operations: ST &, x stores value in negister 8 in lo cotion x.
- compulation Operations: Add, Sub, mul, div, Inc etc.

1. The code generation algorithm used negretors to hold values for the duration of a singleblock, howevery all the live variables were stored at the end of each block.

2. To sale some of these stored and covers fonding bads, we might arrange to assign negristers to frequently used variables and keep these nearsters newsters consistent across block boundries (globally).

3. Since programs spend most of their time inner loops, anatural approach to global negister assignment is try to keep a trequest used value in a fined negister shrower a loop.

4. one strategy for global negister allocation is to assign some fixed no of registers to hold the most active values in each inner 100P.

is allocated a register, then count a savings of two foresch

> formula for the benefit to be realised from allocating a register to 'x' within loop is:

blocks Bin L and is not preceded by an exignment where use (x,B) is the no. of limes z is used in B prior to any definition of a.

List (x,B) = 1, if x is live on exit from B and assigned as alue in B. Live (x,B)=0, otherwise.

