

# Unit - V

## Code Generation

→ The final phase in our compiler model is the code generator. It takes as input an intermediate representation of the source program & produces as output an equivalent target program (Assembly)


→ The requirements traditionally imposed on a code generator are

- \* The output code must be correct & of high quality.
  - It should carry the exact meaning of the source code.
- \* meaning that it should make effective use of the resources of the target machine. It should carry the exact meaning of the source code.
  - It should be efficient in terms of CPU usage & memory management.
- \* the code generator itself should run efficiently. (using descriptors)

$$E_n = 2i + 2$$

MOV R0, R0  
ADD R0, R0

MOV R0, R0



→ the code generated by the compiler is an object code of some lower-level programming language, for ex: Assembly language.

## Issues in the design of code generator:-

→ The important criterion is that it produce correct code. The design goals are:
 

- \* correctness
- \* easily implemented
- \* tested & maintain

\* In the code generation phase, various issues can arise.

## 1. Input to the code generator:-

It consists of the intermediate representation of the source program produced by front end, together with info in the S.T (Symbol Table) to determine run-time addresses of the data objects denoted by the names in the intermediate representation.



→ Intermediate representation can be


\* Frontend produces low-level intermediate representation directly.

manipulated by the machine instructions.

\* The code generator phase needs complete error free intermediate code as an IP.

1. Postfix  $ab+$
2. 3-address code  $\left\{ \begin{array}{l} \text{triple} \\ \text{quadruple} \\ \text{indirect triple} \end{array} \right.$
3. Syntax tree / DAGs.

$a * b + a * b$



2. Target Program:- The O/P of the CG is the target program.

The O/P may be directly placed in a fixed memory & allows subprograms to be compiled separately.

- \* Absolute machine Language  $\rightarrow$  .exe
- \* Relocatable machine Language  $\rightarrow$  .obj (linked)
- \* Assembly Language  $\rightarrow$  .asm (loader)

3. Memory management:- Names in the S.P are mapped to addresses of data objects in runtime memory by the frontend. It can be done with the help of symbol table in FO's.

4. Instruction selection:-

→ The instruction set of the target machine should be complete & uniform.

→ when you consider the efficiency of target machine then the instruction speed & machine idioms are important factors.

→ The quality of the generated code can be determined by its speed & size.

Ex<sub>1</sub>:-  $a := b + c$

MOV b, R0  $R_0 \rightarrow b$   
ADD C, R0  $R_0 \rightarrow b + c$   
MOV R0, a  $a \rightarrow R_0$

Ex<sub>2</sub>:-  $x := x + 1$

INC x  $\left\{ \begin{array}{l} \text{MOV } x, R_0 \\ \text{ADD } \#1, R_0 \\ \text{MOV } R_0, x \end{array} \right.$

Ex<sub>3</sub>:-  $x = y + z, w = x + s$

MOV y, R0  
ADD z, R0  
MOV R0, x  
MOV x, R0  
ADD s, R0  
MOV R0, w

this can be eliminated



5. Register allocation:- Instructions involving register operands are shorter & faster than those involving operands in memory.

→ The following subproblems arise when we use registers.

\* Register allocation: set of var's that reside in registers/ (allocation of the memory to the variables)

\* Register Assignment: The specific register that a variable will reside is selected | we have to select the specific register for a particular variable (Assigns the values to the variable)

Ex:-  $t = x + y$   
 $t = t * z$   
 $t = t / w$

⇒  $\text{MOV } x, R0$   
 $\text{ADD } y, R0$   
 $\text{MUL } z, R0$   
 $\text{DIV } w, R0$   
 $\text{MOV } R0, t$

$R0 \rightarrow x$   
 $R0 + y$   
 $R0 * z$   
 $R0 / w$   
 $t \rightarrow R0$

Here we didn't allocate Reg. for temp. variable &  $R0$  is a single reg. is used to perform all operations.

6. Evaluation order:- The code generator decides the order in which the instructions will be executed. The order in which computations are performed can effect the efficiency of the target code.

Ex:-  $a + b - (c + d) * e$

Three-address code	Code	Reordered three-address code	Code	
$t_1 := a + b$ $t_2 := c + d$ $t_3 := t_2 * e$ $t_4 := t_1 - t_3$	1. MOV a, R0 2. ADD b, R0 3. MOV R0, t1 <small>Ro free</small> 4. MOV c, R1 5. ADD d, R1 6. MOV e, R0 7. MUL R1, R0 <small>mul: R0</small> 8. MOV t1, R1 9. SUB R0, R1 10. MOV R4, t4	$t_2 := c + d$ $t_3 := t_2 * e$ $t_1 := a + b$ $t_4 := t_1 - t_3$	1. MOV c, R0 2. ADD d, R0 3. MOV e, R1 4. MUL R0, R1 5. MOV a, R0 6. ADD b, R0 7. SUB R1, R0 8. MOV R0, t4	The needed Inst's needed The no. of Final code by 2. Thus Saved in cost.

## Generic Code Generation Algorithm:-

It generates target code for a sequence of instructions.

→ Code generation algorithm considers each three-address instruction in turn and decides what loads are necessary to get the needed operands into registers.

→ After generating the loads, it generates the operation itself, then, if there is a need to store the result into a memory location.

It also generates that store.

→ The code generator has to track both the registers & addresses while generating the code, for both availability & location of values the following two descriptors are used.

1. Register descriptor:- For each available register, a register descriptor keeps track of the variable names whose current value is in that register. Initially all registers are empty. These registers are used for local use within a basic block.

2. Address descriptor:- For each program variable, an address descriptor tracks the location where the current value of the name can be found. It may be a register or stack location or memory address.

Ex:-  $d = (a-b) + (a-c) + (a-c)$

$$t_1 = a - b$$

$$t_2 = a - c$$

$$t_3 = t_1 + t_2$$

$$d = t_3 + t_2$$

$$t_4 = 4 \times 3$$

$$t_4 = t_4 + 4$$

$$a = 2 \times a$$

$$a = a + a$$



Statements	code generator	Reg. Descriptor	Address descrip
$t_1 = a - b$	MOV a, R0 SUB b, R0	Reg's are empty R0 contains $t_1$	$t_1$ in R0
$t_2 = a - c$	MOV a, R1 SUB c, R1	R0 contains $t_1$ R1 contains $t_2$	$t_1$ in R0 $t_2$ in R1
$t_3 = t_1 + t_2$	ADD R1, R0	R0 contains $t_3$ R1 contains $t_2$	$t_2$ in R1 $t_3$ in R0
$d = t_3 + t_2$	ADD R1, R0 MOV R0, d	R0 contains $d$	$d$ in R0 $d$ in R0 & memory

generating code from DAG:  
Code generation using DAG:-

→ Directed Acyclic Graph (DAG) is a tool that depicts the structure of basic blocks, helps to see the flow of values flowing among the basic blocks, and offers optimization too.

\* Leaf nodes represent identifiers, names or constants.

\* Interior nodes represent operators.

\* Interior nodes also represent the results of expressions

→ Generating code from DAG is much simpler than the linear seq of three add code


→ methods generating code from DAG's are:

→ using DAG we can rearrange some sequence of instructions to generate an efficient code

1. Rearranging order. 2. Heuristic ordering 3. Labeling algorithm

1. Rearranging order: The order of 3-address code affects the cost of the object code being generated.

→ By changing the order in which computations are done we can obtain the object code with minimum cost.



MOV a, R0  
ADD b, R0  
MOV c, R1  
ADD d, R1  
MOV R0, t1  
MOV e, R0  
SUB R1, R0  
MOV t1, R1  
SUB R0, R1  
MOV R0, t4

MOV c, R0  
ADD d, R0  
MOV e, R1  
SUB R0, R1  
MOV a, R0  
ADD b, R0  
SUB R1, R0  
MOV R0, t1  
SUB R0, R1  
MOV R0, t4

Ass. code



+ heuristic ordering:-

obtain all the interior nodes. consider these interior nodes as unlisted nodes.


Algorithm:-  
ATgm H-DALC

While (unlisted interior nodes remain) do

2.  $\{$  pickup an unlisted node  $n$ , whose parents have been listed:  $\}$  or root.

list n;

list n;  
while (the left most child of 'n' has no unlisted parent AND is not leaf)

$$\{ \text{list } m; \}$$
$$m := m;$$


$$b_h = b + c$$

$$t_5 = t_6 + b$$

$$t_4 = a + t_6$$

$$t_9 = t_4 + t_5$$

$$t_1 = t_4 = t_5$$

$$E_1 = E_1 - E_2$$


$\text{rider} = \text{reverse of the order of listing of nodes;}$

→ Given the DAG first numbered from top to bottom & from left to right then consider the unlisted interior nodes.

Interior nodes = 1, 2, 3, 4, 5, 6, 7

unlisted nodes = 1, 2, 3, 4, 5, 6, 7.

ii) Pick up an unlisted node, whose parents have been listed



① root  
no parent  
list ①

② Parent ② is ①  
listed as ②

③ Parent ③ is listed, R  
↓ left child

④

⑤

⑥ Parent ⑤ is not listed  
not listed ⑥

⑦

⑧

⑨

⑩

⑪

⑫

⑬

⑭

⑮

⑯

⑰

⑱

⑲

⑳

㉑

㉒

㉓

㉔

㉕

㉖

㉗

㉘

㉙

㉚

㉛

㉜

㉝

㉞

㉟

㊱

㊲

㊳

㊴

㊵

㊶

㊷

㊸

㊹

㊺

㊻

㊼

㊽

㊾

㊿

①

②

③

④

⑤

⑥

⑦

⑧

⑨

⑩

⑪

⑫

⑬

⑭

⑮

⑯

⑰

⑱

⑲

⑳

㉑

㉒

㉓

㉔

㉕

㉖

㉗

㉘

㉙

㉚

㉛

㉜

㉝

㉞

㉟

㊱

㊲

㊳

㊴

㊵

㊶

㊷

㊸

㊹

㊺

㊻

㊼

㊽

㊾

㊿

①

②

③

④

⑤

⑥

⑦

⑧

⑨

⑩

⑪

⑫

⑬

⑭

⑮

⑯

⑰

⑱

⑲

⑳

㉑

㉒

㉓

㉔

㉕

㉖

㉗

㉘

㉙

㉚

㉛

㉜

㉝

㉞

㉟

㊱

㊲

㊳

㊴

㊵

㊶

㊷

㊸

㊹

㊺

㊻

㊼

㊽

㊾

㊿

①

②

③

④

⑤

⑥

⑦

⑧

⑨

⑩

⑪

⑫

⑬

⑭

⑮

⑯

⑰

⑱

⑲

⑳

㉑

㉒

㉓

㉔

㉕

㉖

㉗

㉘

㉙

㉚

㉛

㉜

㉝

㉞

㉟

㊱

㊲

㊳

㊴

㊵

㊶

㊷

㊸

㊹

㊺

㊻

㊼

㊽

㊾

㊿

①

②

③

④

⑤

⑥

⑦

⑧

⑨

⑩

⑪

⑫

⑬

⑭

⑮

⑯

⑰

⑱

⑲

⑳

㉑

㉒

㉓

㉔

㉕

㉖

㉗

㉘

㉙

㉚

㉛

㉜

㉝

㉞

㉟

㊱

㊲

㊳

㊴

㊵

㊶

㊷

㊸

㊹

㊺

㊻

㊼

㊽

㊾

㊿

①

②

③

④

⑤

⑥

⑦

⑧

⑨

⑩

⑪

⑫

⑬

⑭

⑮

⑯

⑰

⑱

⑲

⑳

㉑

㉒

㉓

㉔

㉕

㉖

㉗

㉘

㉙

㉚

㉛

㉜

㉝

㉞

㉟

㊱

㊲

㊳

㊴

㊵

㊶

㊷

㊸

㊹

㊺

㊻

㊼

㊽

㊾

㊿

①

②

③

④

⑤

⑥

⑦

⑧

⑨

⑩

⑪

⑫

⑬

⑭

⑮

⑯

⑰

⑱

⑲

⑳

㉑

㉒

㉓

㉔

㉕

㉖

㉗

㉘

㉙

㉚

㉛

㉜

㉝

㉞

㉟

㊱

㊲

㊳

㊴

㊵

㊶

㊷

㊸

㊹

㊺

㊻

㊼

㊽

㊾

㊿

①

②

③

④

⑤

⑥

⑦

⑧

⑨

⑩

⑪

⑫

⑬

⑭

⑮

⑯

⑰

⑱

⑲

⑳

㉑

㉒

㉓

㉔

㉕

㉖

㉗

㉘

㉙

㉚

㉛

㉜

㉝

㉞

㉟

㊱

㊲

㊳

㊴

㊵

㊶

㊷

㊸

㊹

㊺

㊻

㊼

㊽

㊾

㊿

①

②

③

④

⑤

⑥

⑦

⑧

⑨

⑩

⑪

⑫

⑬

⑭

⑮

⑯

⑰

⑱

⑲

⑳

㉑

㉒

㉓

㉔

㉕

㉖

㉗

㉘

㉙

㉚

㉛

㉜

㉝

㉞

㉟

㊱

㊲

㊳

㊴

㊵

㊶

㊷

㊸

㊹

㊺

㊻

㊼

㊽

㊾

㊿

①

②

③

④

⑤

⑥

⑦

⑧

⑨

⑩

⑪

⑫

⑬

⑭

⑮

⑯

⑰

⑱

⑲

⑳

㉑

㉒

㉓

㉔

㉕

㉖

㉗

㉘

㉙

㉚

㉛

㉜

㉝

㉞

㉟

㊱

㊲

㊳

㊴

㊵

㊶

㊷

㊸

㊹

㊺

㊻

㊼

㊽

㊾

㊿

①

②

③

④

⑤

⑥

⑦

⑧

⑨

⑩

⑪

⑫

⑬

⑭

⑮

⑯

⑰

⑱

⑲

⑳

㉑

㉒

㉓

㉔

㉕

㉖

㉗

㉘


㉙

㉚

㉛

㉜

㉝



Reverse order of listing nodes: 7, 6, 5, 4, 3, 2, 1

$$t_7 = d + e$$

$$t_h = a + b$$


$$t_5 = t_6 - c$$

$$t_4 = t_5 * t_7$$

$$t_3 = t_4 - e$$

$$t_2 = t_6 + t_4$$

Here we get  
optimal 3-address  
code by using heuristic  
ordering.



Labeling Algorithm:- The labeling algorithm generates the optimal code for given expression in which minimum registers are required. (4)

→ In this labelling algm is used to find the min. no. of reg used for executing the code

→ Using labeling algorithm the labeling can be done to tree by visiting nodes in bottom up order. (leaf node → interior → root node)


→ For computing the label at node 'n' with the label  $L_1$  to left child then the value is '1'. and label  $L_2$  to right child then the value is '0'.

$$\text{Label}(n) = \max(L_1, L_2) \text{ if } L_1 \neq L_2$$

$$\text{Label}(n) = L_1 + 1 \text{ if } L_1 = L_2$$

3-address code

Ex 1:-  $t_1 := a + b$   
 $t_2 := c + d$   
 $t_3 := e - t_2$   
 $t_4 := t_1 - t_3$



(LR-root)

Postorder traversal: a b t1 e c d t2 t3 t4


⇒

```

MOV a, R0
ADD b, R0
MOV R0, t1
MOV c, R1
ADD d, R1
MOV R1, t2
MOV e, R0
SUB R0, R1
ADD t1, R0
SUB R0, R1
MOV R1, t4
    
```

two registers R0, R1

Ex 2:-  $t_1 = a + b$   
 $t_2 = c + d$   
 $t_3 = t_1 + t_2$



⇒

```

MOV a, R0
ADD b, R0
MOV c, R1
ADD d, R1
ADD R0, R1
MOV R1, t3
    
```

Algorithm:- for computing the label at node n

1. If n is a leaf then  $\text{label}(n) = 0$ .
2. If n is the left most child of its parent then  $\text{label}(n) = 1$ .
3. Else  $\text{label}(n) = 0$ . else begin { n is an interior node }  
 so  $\text{label}(n_1) \geq \text{label}(n_2) \geq \dots \geq \text{label}(n_k)$ ;  
 If  $\text{label}(n) := \max(\text{label}(n_i) + i - 1)$  where  $1 \leq i \leq k$ .



## Peephole optimization technique:-

→ This technique works locally on source code to transform it into an optimized code.

→ It is a short seq of target instruction that can be replaced by shorter or faster seq. instructions in a window (Peephole).  
→ This tech is applied to improve the performance of prgm by examining a short seq of inst in a peephole.

### Characteristics of Peephole optimization:-

1. Redundant instruction elimination.

2. Removal of unreachable code

3. Flow of control optimization

4. Algebraic simplifications

5. Machine idioms. (Ex:  $a = a + 1 \rightarrow \text{INC } a$ ,  $a = a - 1 \rightarrow \text{DEC } a$ )

→ Ex: - `mov R0, a` ; `mov R0, a` Here `a` is already in register `R0`  
`mov a, R0` so remove 2nd instruction & consider one.

→ Ex: - `int add (int a, int b)`  
`{ int c = a + b;`  
`return c;`

`Print f("%d", c);` // eliminate this inst. becoz once return occur in called fn control moves to calling fn & execute next stmt in calling fn. so it is not a optimized code.

→ Ex: - Here using peephole optimization unnecessary jumps can be eliminated.

• `goto L1`  
`L1: goto L2` multiple jumps can  
`L2: goto L3` ⇒ make the code  
`L3: mov a, R0` inefficient above  
code can be  
replaced by

`goto L3`  
`L1: goto L3`  
`L2: goto L3`  
`L3: mov a, R0`

Ex: -  $a = a + 0(05)$   $a = a * 1$  i.e.,  $a = a^2$  replaced with  $a = a * a$   
the above stmts can be eliminated becoz by executing those stmts the result 'a' won't changes.

Ex: - It is the process of using powerful features of CPU inst

Ex: -  $a = a + 1 \rightarrow \text{INC } a$   
 $a = a - 1 \rightarrow \text{DEC } a$



## Simple code generator (or) generic code generation algorithm:-

It generates target code for a sequence of instructions.  
It uses a function `getReg()` to assign registers to variables.  
For each operator in a three address code there is a corresponding target language operator (+, -, \* etc).

→ It uses 2 data structures: 1. Register descriptor  
2. Address descriptor

Register descriptor:- used to keep track of which variable is stored in a register. Initially all registers are empty.

For example if we are using R0 & R1 for storing the values, then register descriptor tells what is currently in R0, R1.

→ RD maintain the value stored in register & inform the availability of registers to code generator.

Address descriptor:- used to keep track of location where the variable is stored. location may be register, memory address, etc.

→ It maintain the memory location which are used in program.

Algorithm:- [used to generate code for the single basic block]

For each <sup>three</sup> ~~instr~~ address code of the form  $x = y \text{ OP } z$ , & assumes that 'L' is the location where the O/P of  $y \text{ OP } z$  is to be stored.

1. call function `getReg()` to get the location of L.
2. Determine the present location of 'y' by consulting address descriptor of y. If 'y' is not present in location 'L' then generate the instruction `mov y, L` to copy value of y to L.
3. The present location of z is determined using <sup>step 2 and</sup> the instr.  
is generated as `OP z, L` to indicate that it is stored in L; if <sup>update</sup> address descriptor of 'x' to indicate that it is stored in L; if
4. Now 'L' contains the value of  $y \text{ OP } z$  i.e. assigned to 'x'. So, y & z have no next uses and not live on exit, update the descriptors to remove y & z.



→ Ex:-  $d = (a-b) + (a-c) + (a-c)$  → simple code generation of code generation

three address code:  $t_1 = a-b$

$t_2 = a-c$

$t_3 = t_1 + t_2$

$d = t_3 + t_2$

Statement	Code generation	Register description	Address description
$t_1 = a-b$	mov a, R0 sub b, R0	R0 contains $t_1$	$t_1$ in R0
$t_2 = a-c$	mov a, R1 sub c, R1	R0 contains $t_1$ R1 contains $t_2$	$t_1$ in R0 $t_2$ in R1
$t_3 = t_1 + t_2$	Add R1, R0	R0 contains $t_3$ R1 contains $t_2$	$t_3$ in R0 $t_2$ in R1
$d = t_3 + t_2$	Add R1, R0 <del>mov R0, d</del>	R0 contains d R1 contains $t_2$	d in R0 ↳ final result

In this ~~getreg~~ getReg is used to select register for each memory for each memory location associated with the three address stmts. This function decides the status of register & location of value name.

→ Basic block is a collection of 3 address stmts, keeps track of register allocation & assignment.

- \* Register allocation: is a process of deciding what value a register must hold.
- \* Register Assignment is a process of picking up a register to store a value of variable.

Operations of getReg(): There are 3 types of operations

1. Load operations: LD  $r, x$  loads value in location  $x$  in register  $r$ .
2. Store operations: ST  $x, r$  stores value in register  $r$  in location  $x$ .
3. Computation Operations: Add, Sub, mul, div, inc etc.



## Global register allocation:-

(6)

1. The code generation algorithm used registers to hold values for the duration of a single block. However, all the live variables were stored at the end of each block.
2. To save some of these stored and corresponding loads, we might arrange to assign registers to frequently used variables and keep these registers ~~registers~~ consistent across block boundaries (globally).
3. Since programs spend most of their time in loops, a natural approach to global register assignment is to keep a frequently used value in a fixed register throughout a loop.
4. One strategy for global register allocation is to assign some fixed no. of registers to hold the most active values in each inner loop.

usage count - count a savings of one for each use of  $x$  in loop  $L$ .

→ if  $x$  is allocated a register, then count a savings of two for each block  $L$ .

→  $x$  is allocated to a reg.

→ formula for the benefit to be realised from allocating a register to  $x$  within loop is:

$$\sum_{\text{blocks } B \text{ in } L} [\text{use}(x, B) + 2 * \text{live}(x, B)]$$


and is not preceded by an assignment to  $x$  in the same block.

where  $\text{use}(x, B)$  is the no. of times  $x$  is used in  $B$  prior to any definition of  $x$ .

$\text{live}(x, B) = 1$ , if  $x$  is live on exit from  $B$  and assigned a value in  $B$ .  $\text{live}(x, B) = 0$ , otherwise.



En:-



B<sub>1</sub>      B<sub>2</sub>      B<sub>3</sub>      B<sub>4</sub>      same units of cost

$$a = (0 + 2 \times 1 = 2) + (1 + 2 \times 0 = 1) + (1 + 2 \times 0 = 1) + (0 + 0) = 4$$

$$b = (2 + 2 \times 0 = 2) + (0 + 2 \times 0 = 0) + (0 + 2 \times 1 = 2) + (0 + 2 \times 1 = 2) = 6$$

$$c = (1 + 2 \times 0 = 1) + (0 + 2 \times 0 = 0) + (1 + 2 \times 0 = 1) + (1 + 2 \times 0 = 1) = 3$$

$$d = (0 + 2 \times 1 = 2) + (1 + 2 \times 0 = 1) + (1 + 2 \times 0 = 1) + (1 + 2 \times 0 = 1) = 5$$

$$e = (0 + 2 \times 1 = 2) + (0 + 2 \times 0 = 0) + (0 + 2 \times 1 = 2) + (0 + 2 \times 0 = 0) = 4$$

$$f = (1 + 2 \times 0 = 1) + (0 + 2 \times 1 = 2) + (1 + 2 \times 0 = 1) + (0 + 2 \times 0 = 0) = 4$$

a	R <sub>0</sub>	d	R <sub>1</sub>	e	R <sub>2</sub>
↑		↑		↑	
@					
cost		b		d	

a, b, d higher units to save so  
here fix R<sub>0</sub>, R<sub>1</sub>, & R<sub>2</sub> registers

→ c, e, f are used to use any registers R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>