

VHDL


Module - 4

Flip Flops & Latches

The basic storage element is called latch.

As the name suggest its latch (0,1)

~~V. Imp~~ * Design a ckt for S-R latch using NOR gate (+)



A	B	y
0	0	1
0	1	0
1	0	0
1	1	0

NOR gate truth table

Case 1 $S=0, R=1 \quad Q=0 \quad \bar{Q}=1$

$S=0 \quad R=0 \quad Q=0 \quad \bar{Q}=1 \rightarrow \text{memory}$

Case 2 $S=1 \quad R=0 \quad Q=1 \quad \bar{Q}=0$

$S=0 \quad R=0 \quad \bar{Q}=1 \quad \bar{\bar{Q}}=0 \rightarrow \text{memory}$


Case 3 $S=1 \quad R=1 \quad Q=0 \quad \bar{Q}=0$

Not used

$S=0 \quad R=0 \quad Q=1 \quad \bar{Q}=0 \rightarrow \text{memory}$

S	R	Q	\bar{Q}
0	0	memory	
0	1	0	1
1	0	1	0
1	1	Not used	

* Design a ckt for S-R latch using NAND gate



Case 1 $S=0 \quad R=1 \quad Q=0 \quad \bar{Q}=1$
 $S=1 \quad R=1 \quad Q=0 \quad \bar{Q}=1 \rightarrow \text{memory}$

Case 2 $S=1 \quad R=0 \quad Q=1 \quad \bar{Q}=0$
 $S=1 \quad R=1 \quad Q=0 \quad \bar{Q}=1 \rightarrow \text{memory}$

Case 3 $S=1 \quad R=1 \quad Q=0 \quad \bar{Q}=1$
 $S=0 \quad R=0 \quad Q=1 \quad \bar{Q}=1$
 not used

S	R	Q	\bar{Q}
0	0	Not used	
0	1	0	1
1	0	1	0
1	1	memory	


$\rightarrow \rightarrow$ edge triggered / +ve
 \rightarrow level —
 $\rightarrow \rightarrow$ -ve —

~~V.V Imp X~~
Pakka

SR Flip Flop

\bar{Q} na thagobeku

S*	R*	Q_{n+1} (ns)
0	0	not used
0	1	0 D 01
1	0	0 01 D
1	1	memory (Q_m) (PS)



II

$$S^* = (S \cdot \bar{CLK}) = \bar{S} + \bar{CLK}$$

$$R^* = (R \cdot \bar{CLK}) = \bar{R} + \bar{CLK}$$

Case 1: $S=0, R=0, CLK=1$

$$S^* = 1+0=1$$

$$R^* = 1+0=1$$

Case 2: $S=0, R=1, CLK=1$

$$S^* = 1+0=1$$

$$R^* = 0+0=0$$

Case 3: $S=1, R=0, CLK=1$

$$S^* = 0+0=0 \quad R^* = 1+0=01$$

Case 4: $S=1, R=1, CLK=1$

$$S^* = 0+0=0$$

$$R^* = 0+0=0$$

V. Imp

~~SR Flip flop~~

S	R	Q	\bar{Q}
0	0	Not used	
0	1	D	1
1	0	1	0
1	1	memory (Q_n)	

I	CLK	S	R	Q_{n+1}
0	X	X		Q_n
1	0	0		Q_n
1	0	1	0	
1	1	0	1	
				Not used


$$S^* = (S \cdot \bar{CLK}) = \bar{S} + \bar{CLK}$$

$$R^* = (R \cdot \bar{CLK}) = \bar{R} + \bar{CLK}$$

<u>CI</u>	<u>Q_n</u>	S	R	Q_{n+1}
0	0	0	0	0
0	0	1	0	0
0	1	0	0	1
0	1	1	X	X
1	0	0	0	1
1	0	1	0	0
1	1	0	0	1
1	1	1	X	X

<u>ET</u>	<u>Q_n</u>	<u>Q_{n+1}</u>	S	R
0	0	0	0	X
0	1	1	1	0
1	0	0	0	1
1	1	X	1	0

STP ($Q_n \rightarrow Q_n$)



Q_n	$\bar{S}R$	$\bar{S}\bar{R}$	$S\bar{R}$	$S\bar{R}$
0	0	0	X	1
1	1	0	1	2


$$Q_{n+1} = S + Q_n \bar{R}$$

Parkka

~~D-Flipflop~~

$D \rightarrow \text{data}$

T



<u>CLK</u>	<u>D</u>	<u>Q_{n+1}</u>
0	X	Q_n
1	0	0
1	1	1
1	1	1

<u>CLK</u>	<u>S</u>	<u>R</u>	<u>Q_{n+1}</u>
0	X	X	Q_n
1	0	0	Q_n
1	0	1	1
1	1	0	0
1	1	1	1

CT

<u>Qn</u>	<u>D</u>	<u>Q_{n+1}</u>
0	0	0
0	1	1
1	0	0
1	1	1

<u>ET</u>	<u>Q_n</u>	<u>Q_{n+1}</u>	<u>D</u>
0	0	0	0
0	1	1	1
1	0	0	0
1	1	1	1


CT \rightarrow characteristic
table

ET \rightarrow esitation table

Q_n	P	\bar{D}	D
Q_n	0	0	1
Q_n	0	1	0
Q_n	1	0	0

$$Q_{n+1} = \underline{\underline{D}}$$


$$STD Q \rightarrow Q_{n+1}$$



V.V.Amp
Pakka * JK Flip Flop

<u>CLK</u>	<u>S</u>	<u>R</u>	<u>Q_{n+1}</u>
0	X	X	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	Invalid

J



CLK	J	K	Q_{n+1}
0	X	X	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	Toggle (\bar{Q}_n)

I (J, K, CLK) = J=1, K=1, CLK=1

Assume $Q_n=0$, $\bar{Q}_n=1$

II

CT (T)

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

III ET(CT)

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

IV


Q_n	JK	JK	JK	JK	JK
\bar{Q}_n	0	0	1	1	1
Q_n	1	0	1	0	1

y_1

y_2


$$Q_{n+1} = \bar{Q}_n J + Q_n K$$

V STD ($Q_n \rightarrow Q_{n+1}$)




Amp & JK Master/slave
Pakka

Graph



MASTER

SLAVE



I	CLK	J	K	Q_{n+1}
0	X	X		Q_n
1	0	0		Q_n
1	0	1		0
1	1	0		1
1	1	1		Q_n


II CT

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

III ET(CT)


Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

IV





$$Q_{n+1} = \bar{Q}_n J + Q_n K$$

I STD ($Q_n \rightarrow Q_{n+1}$)



* I - Flipflop



$$\begin{aligned} & J \quad K \\ & 0 \quad 0 \rightarrow Q_n \\ & 1 \quad 1 \rightarrow Q_n \end{aligned}$$

<u>CLK</u>	<u>T</u>	<u>Q_{n+1}</u>
0	X	\bar{Q}_n
1	0	\bar{Q}_n
1	1	$\bar{\bar{Q}}_n$

CT

<u>Q_n</u>	<u>T</u>	<u>Q_{n+1}</u>
0	0	0
0	1	1
1	0	1
1	1	0


EI :-

<u>Q_n</u>	<u>Q_{n+1}</u>	<u>T</u>
0	0	0
0	1	1
1	0	1
1	1	0

<u>Q_n</u>	<u>T</u>	<u>\bar{T}</u>	<u>T</u>
\bar{Q}_n	0	0	(1)
Q_n	(1)	0	3

$$\begin{aligned} Q_{n+1} &= Q_n \bar{T} + \bar{Q}_n T \\ &= Q_n \oplus T \end{aligned}$$

STD ($Q_n \rightarrow Q_{n+1}$)



R.K.Ka
J.S.M.F
X

Conversion of Flipflops

10v/6M X Convert JK to D

- Step-1 Identify available & required flipflop
- 2 Make a characteristic table for required flip flop
- 3 Make a ET for available flipflop
- 4 Combine require. flipflop with available flipflop
- 5 Write a boolean expression for available flipflop
- 6 Draw a circuit

I Available FF \rightarrow JK
Required FF \rightarrow D

Dr KISHORE G R

Associate Professor

Dept. of ISE

Jyothy Institute of Technology

II		Q_n	D	Q_{n+1}
0	0	0		
0	1	1		
1	0	0		
1	1	1		

III		Q_n	Q_{n+1}	J	K
0	0	0	0	X	
0	1	1	1	X	
1	0	X	1		
1	1	X	0		

Required FF Available FF

IV	Q_n	D	Q_{n+1}	J	K
	0	0	0	0	X
	0	1	1	1	X
	1	0	0	X	1
	1	1	1	X	0

V K-MAP (AV FF)

Q_n	D	\bar{D}	D
\bar{Q}_n	0	(1)	
Q_n	X	(X)	

Q_n	D	\bar{D}	D
\bar{Q}_n	(X)	(1)	X
Q_n	(1)	0	0

$$\boxed{J = D}$$

$$\boxed{K = \bar{D}}$$

VI



* Convert SR to JK.

I Available FF \rightarrow SR

Required FF \rightarrow JK

II	Q_n	J	K	Q_{n+1}
	0	0	0	0
	0	0	1	0
	0	1	0	1
	0	1	1	1
	1	0	0	1
	1	0	1	0
	1	1	0	1
	1	1	1	0

III	Q_n	Q_{n+1}	S	R
	0	0	X	0
	0	1	0	1
	1	0	1	0
	1	1	0	X


IV	Q_n	J	K	Q_{n+1}	S	R
	0	0	0	0	X	0
	0	0	1	0	X	0
	0	1	0	1	0	1
	0	1	1	1	0	1
	1	0	0	1	0	X
	1	0	1	0	1	0
	1	1	0	1	0	X
	1	1	1	0	1	1

V K-MAP

$Q_n \backslash JK$	$\bar{J}\bar{K}$	$\bar{J}K$	$J\bar{K}$	JK
\bar{Q}_n	X ₀	X ₁	0 ₃	0 ₂
Q _n	0 ₄	(₁ ₅) _{D_7}	0 ₆	
S = $Q_n \cdot K$				

$Q_n \backslash JK$	$\bar{J}\bar{K}$	$\bar{J}K$	$J\bar{K}$	JK
\bar{Q}_n	0 ₀	0 ₁	(₃) _{D_2}	
Q _n	X ₄	0 ₅	0 ₇	X ₆
R = $Q_n \cdot J$				

VI



* Convert SR to D

I Available FF \rightarrow SR

Required FF \rightarrow D

II	Q_n	D	Q_{n+1}
0	0	0	0
0	1	1	1
1	0	0	0
1	1	1	1

III	Q_n	Q_{n+1}	S	R
0	0	0	X	0
0	1	1	0	0
1	0	0	1	X
1	1	X	0	1

IV	Q_n	D	Q_{n+1}	S	R
0	0	0	0	X	
0	1	1	1	0	
1	0	0	0	1	
1	1	1	X	0	

V


Q_n	D	\bar{D}	D
\bar{Q}_n	0	(1)	
Q_n	0	X	

Q_n	D	\bar{D}	D
\bar{Q}_n	(X)	0	
Q_n	1	0	

$$S = D$$

$$R = \bar{D}$$

VI



* SR to T:

I Avail FF \rightarrow SR

Req FF \rightarrow T

II	Q_n	T	Q_{n+1}
	0	0	0
	0	1	1
	1	0	1
	1	1	0

III	Q_n	Q_{n+1}	S	R
	0	0	0	X
	0	1	1	0
	1	0	0	1
	1	1	X	0

II	Qn	T	Qnti	I	S	R
	0	0	0		0	X
	0	1	1		1	0
	1	0	1		X	D
	1	1	0		D	1

V


Q_n	T	\bar{T}	T
\bar{Q}_n	0	1	
Q_n	X	0	

Q_n	T	\bar{T}	T
\bar{Q}_n	X	0	
Q_n	0	1	

$$S = \underline{\bar{Q}_n T}$$

$$R = \underline{Q_n T}$$

VI



* D to JK

I Avai FF \rightarrow D

Req FF \rightarrow JJK

II	<u>Q_n</u>	J	K	<u>Q_{n+1}</u>
	0	0	0	0
	0	0	1	0
	0	1	0	1
	0	1	1	1
	1	0	0	1
	1	0	1	0
	1	1	0	1
	1	1	1	0

III	<u>Q_n</u>	<u>Q_{n+1}</u>	D
	0	0	0
	0	1	1
	1	0	0
	1	1	1


IV	<u>Q_n</u>	J	K	<u>Q_{n+1}</u>	D
	0	0	0	0	0
	0	0	1	0	0
	0	1	0	1	1
	0	1	1	1	1
	1	0	0	1	1
	1	0	1	0	0
	1	1	0	1	1
	1	1	1	0	0

V

Q_m	JK	$\bar{J}K$	$\bar{J}K$	JK	JK	$\bar{J}\bar{K}$
\bar{Q}_n	0 0	0 1	(1 3)	1 2		
Q_n	1 4	0 5	0 7	1 6		

$$D = \bar{Q}_n J + Q_n K$$

VI




* Introduction to VHDL

- * VHDL stands for Very High Speed Integrated Circuit - Hardware Description Language.
- * VHDL is a hardware description language i.e used to describe the behaviour & structure of digital system.
- * VHDL is a general-purpose hardware description language which can be used to describe & simulate the operation of the wide variety of digital systems, ranging in complexity from a few gates to an interconnection of many complex integrated circuits.

VHDL Description of Combinational Circuits

- * In VHDL, a signal assignment statement of the form : signal name <= expression;
- * The expression is evaluated when the statement is executed, & the signal on the left side is scheduled to change after delay.
- * The square brackets indicate that after delay is optional. If after delay is omitted, then the signal is scheduled to be updated after the delta delay, a infinitesimal delay.
- * A VHDL ~~signal~~ ^{entity} is used to describe a signal in a physical system.
- * The VHDL language also includes variables, similar to variables in programming languages.



Gate Circuit.

* Data Flow Description

- * The two assignment statements give a data flow description of the above circuit, where it is assumed that each gate has a 5-ns propagation delay.
- * When these statements are simulated, the first statement will be evaluated any time A or B changes, & the second statement will be evaluated any time C or D changes.
- * Suppose that initially $A = 1$, & $B = C = D = E = 0$; and if B changes to 1 at time 0, C will change to 1 at the time equals to 5ns. Then, E will change to 1 at time = 10ns. $C \leftarrow A$ & B after 5ms; $E \leftarrow C$ or D after 5ms;

* Behavioural Description:


- * A behavioural description of the above circuit shown is $E \leftarrow D$ or $(A \& B)$; parenthesis are used to specify the order of operator execution.

* Structural Description

- * The above ckt shown can also be described using structural VHDL code. To do so requires that a two-i/p AND gate component & a 2-input OR gate component be declared & defined.
- * The ckt shown is described by instantiating the AND & OR gate as follows:
 Gate 1: AND2 port map (A, B, D);
 Gate 2: OR2 port map (C, D, E);
- * The following figure shows an inverter with the o/p connected back to the i/p. If the o/p

is "0", then this "0" feeds back to the i/p & the inverter o/p changes to "1" after the inverter delay, assumed to be 10 ns. Then, the "1" feeds back to the i/p, & the o/p changes to "0" after the inverter delay.


- * The signal CLK will continue to oscillate b/w "0" & "1", as shown in the waveform. The corresponding concurrent VHDL statement will produce the same result. If CLK is initialized to "0", the statement executes & CLK changes to "1", after 10 ns. Because CLK has changed, the statement executes again, & CLK will change back to "0" after another 10 ns. This process will continue indefinitely.



- * The following figure shows 3 gates that have the signal A as a common i/p & the corresponding VHDL code. The 3 concurrent statements execute simultaneously whenever a changes, just as the 3 gates start processing the signal change at the same time. However, if the gates have different delays, the gate o/p can change at different times.

- * If the gates have delays of 2 ns, 1 ns & 3 ns, respectively & 'A' changes at time 5 ns, then the gate o/p 'D', 'E' & 'F' can change at time 7 ns, 6 ns, & 8 ns, respectively. However, if no delays were specified, then D, E & F would all be updated

at Time $5 + \Delta$



-- when A changes, these concurrent statements all execute at the same time
 $D \leftarrow A \& B$ after 2Δ ;
 $E \leftarrow \text{not } A$ after 1Δ ;
 $F \leftarrow A \text{ or } C$ after 3Δ ;

3 gates that have signal A as a common i/p & the corresponding VHDL code

* Inertial delay model

* Signal assignment statements containing "after delay" create what is called an inertial delay model

* Consider a device with an inertial delay of D time units. If an i/p change to the device will cause its o/p to change, then the o/p changes D time units later. However, this is not what happens if the device receives 2 i/p changes within a period of D time units & both i/p changes should cause the o/p to change. In this case the device o/p does not change in response to either i/p change.

* Ideal (Transport) delay


* VHDL can also model devices with an ideal (transport) delay

* O/p changes caused by i/p changes to a device exhibiting an ideal (transport) delay of D time units are delayed by D time units, & the o/p changes occur even if they occur within D time units

* VHDL signal assignment statement models ideal (transport) delay if signal name <= transport expression after delay.


* VHDL Models for Multiplexers

i 2:1 multiplexer with 2 data i/p & one control i/p




- The MUX o/p is = '0+1. The corresponding VHDL statement is $F \leftarrow (\text{not } A \& I0) \text{ or } (A \& I1)$;
- Alternatively, we can represent the MUX by a conditional signal assignment statement, $F \leftarrow I0 \text{ when } A = "0" \text{ else } I1$;
- This statement executes whenever A, I0 or I1 changes. The MUX o/p is I0 when $A = "0"$, & else it is I1. In the conditional statement, I0, I1 & F can either be bits or bit-vectors.
- Signal name <= expression 1 when condition 1
else expression 2 when condition 2
- else expression N

* Cascaded MUX representation



$F \leftarrow A \text{ when } E = "1"$
 $\text{else } B \text{ when } D = "1"$
 $\text{else } C$;

ii) 4:1 multiplexer



$\text{sel} = A \& B;$

-- Selected signal assignment statement with sel select

$F \leftarrow I0 \text{ when } "00";$

$I1 \text{ when } "01";$

$I2 \text{ when } "10";$

$I3 \text{ when } "11";$

$F \leftarrow I0 \text{ when } A = '0' \& B = '1'$
 $\text{else } I1 \text{ when } A = '0' \& B = '1'$
 $\text{else } I2 \text{ when } A = '1' \& B = '0'$
 $\text{else } I3;$

* The general form of a selected signal assignment statement is

with expression $\&$ select


signal \leftarrow expression 1 [after delay-time]
 when choice 1,

expression 2 [after delay-time]
 when choice 2,

...
 expression n [after delay-time]
 when others;

* VHDL Modules

To write a complete VHDL module, we must declare all of the i/p & o/p signals using an entity declaration, & then specify the internal operation of the module using an architecture declaration



```
entity two_gates is
port(A, B, D: in bit; E:
out bit);
```

```
end two_gates;
```


```
architecture gates of two_gates is signal C: bit;
begin
```

```
C <= A & B; -- concurrent
```

```
E <= C or D; -- statements
```

```
end gates;
```

* Full adder architecture



```
entity FullAdder is
port(X, Y, Cin: in bit; -- i/p
      Cout, Sum: out bit; -- o/p
end FullAdder;
```

* Entity declaration of the form


```
entity entity-name is
port(interface-signal-declaration);]
```

```
end entity [entity-name];
```

The items enclosed in [] are optional


The interface signal declaration normally has the following form:

list-of-interface-signals: mode type [:= initial value];
 list-of-interface-signals: mode type [:= initial value];
 ...
 list-of-interface-signals: mode type [:= initial value];



VHDL Program Structure

* Four-Bit Full Adder



entity Adder4 is

port(A,B: in bit_vector(3 downto 0); Ci: in bit;
 -- 4/P
 S: out bit_vector(3 down to 0); Co: out bit);
 -- 0/P

end Adder4;

architecture structure of Adder4 is

component FullAdder

port(X, Y, Cin: in bit; -- I/p
Cout, Sum: out bit); -- O/p
end component;
signal C: bit_vector(3 down to 1);
begin -- instantiate four copies of FullAdder
FA0: FullAdder port map(A(0), B(0), Ci, c(1),
S(0));
FA1: FullAdder port map(A(1), B(1), c(1), c(2),
S(1));
FA2: FullAdder port map(A(2), B(2), c(2), c(3),
S(2));
FA3: FullAdder port map(A(3), B(3), c(3), Co,
S(3));
end structure;