- 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion with Storage
- Asynchronous Parallel Clear
- Active High Decoder
- Enable/Disable Input Simplified Expansion
- Expandable for N-Bit Applications
- Four District Functional Modes
- Package Options Include Ceramic Chip Carriers and Flat Packages in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


description

These 8-bit addressable latches are designed for general purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches, and being a 1-of-8 decoder or demultiplexer with active-high outputs.


Four distinct modes of operation are selectable by controlling the clear (CLR) and enable (G) inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in terminal is written into the addressed latch. The addressed latch will follow the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possiblity of entering erroneous data in the latches, enable G should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output will follow the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

The SN54259 and SN54LS259B are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74259 and SN74LS259B are characterized for operation from 0°C to 70°C.

SN54259, SN54LS259B . . . J OR W PACKAGE SN74259 . . . N PACKAGE SN74LS259B . . . D OR N PACKAGE




SN54LS259B . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.



FUNCTION TABLE

INPUT		OUTPUT OF ADDRESSED	EACH OTHER	FUNCTION
CLR	G	LATCH	OUTPUT	
Н	L	D	Q _{iO}	Addressable Latch
н	Н	Q _{iO}	Q _{iO}	Memory
L	L	D	L	8-Line Demultiplexer
L	Н	L	L	Clear

 $H \equiv high \ level, \ L \equiv low \ level$

LATCH SELECTION TABLE

SEL	ECT IN	LATCH	
S2	S1	SO	ADDRESSED
L	L	L	0
L	L	H	1
L	Н	L	2
L	Н	H	3
н	L	L	4
Н	L	Н	5
Н	Н	L	6
Н	Н	н	7

schematic of inputs and outputs 259


EQUIVALENT OF EACH INPUT

VCC

Req

INPUT \overline{G} : Req = 2.2 k Ω NOM

All other inputs: Req = 4 k Ω NOM



TEQUIVALENT OF \overline{G} INPUT

EQUIVALENT OF ALL OTHER INPUTS

VCC

Req = 10 k Ω NOM

INPUT

INPUT

OUTPUT

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)			7 V
Input voltage: SN54259, SN74259			5.5 V
Operating free-air temperature range:	SN54259, SN54LS259B		$\dots -55^{\circ}C$ to $125^{\circ}C$
	SN74259, SN74LS259B		0°C to 70°C
Storage temperature range			$$ – 65° C to 150° C

NOTE 1: Voltage values are with respect to network ground terminal.



D ≡ the level at the data input

 $[\]alpha_{i0} \equiv$ the level of α_i (i = 0, 1, . . . 7, as appropriate) before the indicated steady-state input conditions were established.

recommended operating conditions

		SN54	SN54259 SN7425			UNIT	
	•	MIN NO	MAX	MIN NO	NOM MAX		
Supply voltage, V _{CC}		4.5	5 5.5	4.75	5 5.25	V	
High-level output current, IOH			-800		800	μΑ	
Low-level output current, IOL			16		16	mA	
Width of clear or enable pulse, tw		15		15		ns	
	Data	15↑		151			
Setup time, t _{gU}	Address	5↑		5↑		ns	
	Data	0↑		01			
Hold time, th	Address	20↑		20†		ns	
Operating free-air temperature, TA		-55	125	0	70	°C	

[†]The arrow indicates that the rising edge of the enable pulse is used for reference.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED		TEST OF	NDITIONS†	S	N5425	•		N7425	9	UNIT
	PARAMETER		1EST CC	MDHIONS.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
ViH	High-level input voltage	8			2			2			V
VIL	Low-level input voltage	•					0.8			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = 12 mA			-1.5			-1.5	V
Voн	High-level output volta	ge	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -800 μA	2.4	3.4		2.4	3.4		v
VOL	Low-level output volta	ge	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	٧
I _I	Input current at maxin	num input voltage	V _{CC} = MAX,	V ₁ = 5.5 V			1			1	mA
	High-level input	Ğ	1/ - 11A V	V = 2.4.V	ĺ		80			80	
ΙΗ	current	Other inputs	V _{CC} = MAX,	V ₁ = 2.4 V			40			40	μА
	Low-level input	G		V - 0 4 V	Ī		3.2			-3.2	^
HL	current	Other inputs	V _{CC} = MAX,	V ₁ = 0.4 V			-1.6			-1.6	mA
los	Short-circuit output cu	irrent§	V _{CC} = MAX		-18		-57	-18		– 57	mA
Icc	Supply current		V _{CC} = MAX,	See Note 2		60	90	1	60	90	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PHL	CLR	Any Q			16	25	ns
tPLH	0		1		14	24	-
^t PHL	Data	Any Q	CL = 15 pF,		11	20	ns
^t PLH			R _L = 400 Ω,		15	28	
tPHL	Address	Any Q	See Note 3		17	28	ns
[†] PLH	_		1		12	20	1
tPHL	Ğ	Any Q			11	20	ns

t_{PLH} = propagation delay time, low-to-high-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time.

NOTE 2: $I_{\mbox{\footnotesize{CC}}}$ is measured with the inputs grounded and the outputs open.

tpHL = propagation delay time, high-to-low-level output

recommended operating conditions

			SI	154LS2	59B	SN	174LS25	59B	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2	•		2			V
VIL	Low-level input voltage				0.7			0.8	V
ЮН	High-level output current				- 0.4			- 0.4	mA
IOL	Low-level output current				4			8	mA
	Pulse duration	G low	17			17			
tw	ruise duration	CLR low	10			10			, ris
		Data before G †	20			20			
t _{su}	Set up time	Address before G†	17			17			пѕ
		Address before G1	0			0			
		Data after G t	0			0			
th	Hold time	Address after G †	0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	DITIONET		Sf	N54LS2	5 9B	SN	598	UNIT	
FANAMETER		TEST COM	Dillons.		MIN	MIN TYP MAX			TYP	MAX	UNIT
VIK	V _{CC} = MIN,	I _I = - 18 mA					1.5			- 1.5	V
V _{OH}	V _{CC} = MIN, I _{OH} = - 0.4 m	V _{IH} = 2 V, A	VIL = MAX,		2.5	3.4		2.7	3.4		٧
V	V _{CC} = MIN,	V _{IH} = 2 V,		IOL = 4 mA		0.25	0.4		0.25	0.4	v
VOL	VIL = MAX			IOL = 8 mA		_			0.35	0.5	ľ
l ₁	V _{CC} = MAX,	V _I = 7 V					0.1			0.1	mA
ЧН	V _{CC} = MAX,	V ₁ = 2.7 V					20			20	μΑ
HL	V _{CC} = MAX,	V _I = 0.4 V				-	- 0.4			- 0.4	mΑ
los§	V _{CC} = MAX				- 20		- 100	- 20		- 100	mA
¹ cc	V _{CC} = MAX,	See Note 2				27	36		22	36	mΑ

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYP	MAX	UNIT
tPHL	CLR	Any Q		12	18	ns
^t PLH	Data	Any Q		19	30	
^t PHL	Data	Anya	C. = 15 × 5	13	20	ns
tPLH	Address	Any Q	$C_L = 15 pF$, $R_L = 2 k\Omega$ See Note 3	17	27	
tPHL	Address	Any Q	See Note 3	14	20	ns
tPLH	Ğ	Any Q		15	24	
^t PHL	3	Any Q		15	24	ns

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25°C.

 $[\]S$ Not more than one output should be shorted at a time, and duration short-circuit should not exceed one second.

NOTE 2: $I_{\mbox{\footnotesize{CC}}}$ is measured with the inputs grounded and the outputs open.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS259BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2023




*All dimensions are nominal

Г	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	SN74LS259BDR	SOIC	D	16	2500	340.5	336.1	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LS259BD	D	SOIC	16	40	507	8	3940	4.32
SN74LS259BN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS259BN	N	PDIP	16	25	506	13.97	11230	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated