

MODULE IV


①

Field Effect Transistor (FET) is another semiconductor device like BJT which can be used as an amplifier or switch. FET is also 3 terminal device but its principle of operation is completely different from BJT.

COMPARISON BETWEEN FET AND BJT

① Unipolar device i.e. current carried by either holes or electrons

② Voltage controlled device i.e. voltage at the Gate or Drain terminal controls the amount of current flowing through it



Symbols


④ Input resistance is very high i.e. several mega ohms

⑤ Negative temp. coefficient at high current levels i.e. current decreases as temperature increases

BJT

Bipolar device i.e. current carried by both electrons & holes

Current controlled device i.e. current I_B controls I_C



Symbols

Input resistance is very low i.e. few $k\Omega$

Positive temp. coefficient at high current levels i.e. current increases as temp. increases

FET

This characteristic prevents FET from break down.

(6) It does not suffer from minority carrier storage effects and therefore has higher switching speeds & cut-off frequencies

(7) Less noisy therefore used as input amplifier for low level signals

(8) Simple to fabricate as an integrated circuit and occupies less space

(9) ~~High~~ low gain-bandwidth product

(10) ~~High~~ High power gain

BJT

(2)

This characteristic leads BJT to thermal breakdown.


It suffers from minority carrier storage effects and therefore has lower switching speed and ~~cut~~ cut-off freqs than FETs

More noisy

Comparatively difficult to fabricate as an IC & occupies more space on IC chip


High Gain Bandwidth product

Less than FET




JUNCTION FIELD EFFECT TRANSISTOR (JFET)

Construction



N channel JFET



P-channel JFET

N channel JFET (construction)

It consists of an N type semiconductor bar with 2 P type heavily doped regions diffused on opposite sides of its middle portion. The P type regions form 2 P-N junctions. The space


between the junctions i.e. N region is called channel. Both the p regions are connected internally and a single wire is taken out in the form of terminal called Gate (G). The electrical connections (ohmic contacts) are made to both ends of the N type semiconductor and are taken out in the form of 2 terminals called drain (D) and source (S). Source is the terminal through which electrons enter the semiconductor bar and Drain is the terminal through which electrons leave the semiconductor bar.

Electrons are charge carriers in n channel JFET.

In p channel JFET holes are the charge carriers.

Unbiased JFET

In the absence of any applied voltage, JFET has gate channel junctions under no bias conditions. The result is depletion region, which has no carriers and hence no conduction.



Operation of N channel JFET

(5)




Fig (a) V_{DD} connected & V_{GS} Gate open


Q) The voltage V_{DD} is dropped across the N channel resistance (R_{DS}) giving rise to drain current $I_D = \frac{V_{DD}}{R_{DS}}$. Due to this current flow there will be a uniform voltage drop while going from drain to source.

Consider two points A and B in N channel. Let V_A and V_B be potential drops at these points. $V_A > V_B$ therefore due to the progressive voltage drop along the length of the channel, the reverse biasing effect on P-N junction is stronger near drain than near source. Due to this reason, the penetration of depletion region at A is more than at B. This explains why the depletion regions extends more near drain than source - when both V_{DD} and V_{GS} are applied.

(b) $V_{GS} = 0$, V_{DD} applied.

Let no potential be applied between Gate and source. ($V_{GS} = 0$) And a potential V_{DD}



applied between D and S. Current I_D flows from drain to S. which is maximum because the channel is widest.



(b)
 cc) $V_{GS} > 0$, V_{DD} applied

Let the G be reverse biased by applying a voltage V_{GS} between G and S. The G bias increases the depletion regions and thereby decreases the cross-section of N channel. I_D decreases.

(d) when V_{GS} is increased further, a stage is reached when two depletion regions touch each other & $I_D = 0$.




V-I CHARACTERISTICS OF JFET

(7)


(1) DRAIN CHARACTERISTIC

(2) TRANSFER CHARACTERISTIC



Experimental set up to plot JFET characteristics.

(1) DRAIN V-I CHARACTERISTIC FOR N CHANNEL JFET I_D vs V_{DS} for different V_{GS}



(i) V_{GS} and V_{DS} both = 0

When $V_{GS} = 0$, the channel is entirely open. But $V_{DS} = 0$, there is no attractive force for majority carriers and hence I_D does not exist.

(ii) When $V_{GS} = 0$

At $V_{GS} = 0$, in response to a small

voltage is reached at lower I_D than when $V_{GS} = 0$. (8)

If V_{GS} is increased in steps -2, -3 ... etc, the pinch off voltage is reached at lesser values of I_D .

(iv) Breakdown Region:

If V_{DS} is increased beyond pinch-off voltage V_p , the I_D remains constant upto a certain value of V_{DS} . If V_{DS} is increased further, a voltage will be reached at which gate channel junction breaks down due to avalanche effect. At this point I_D increases very rapidly and the device may be destroyed.

(v) Ohmic region - Here I_D varies with V_{DS} , JFET behaves as voltage variable resistance.

(vi) Saturation region - I_D remains fairly constant and does not vary with V_{DS} . FET as an amplifier operates in saturation region.

(vii) Cut-off: More negative V_{GS} causes I_D to reduce and pinch-off voltage reaches at lower I_D . When V_{GS} is made sufficiently negative I_D is reduced to zero. Depletion region completely closes the channel. This value of V_{GS} is designated as $V_{GS(off)}$.

applied voltage V_{DS} , n type bar acts (q) as a simple semiconductor resistor and current I_D increases linearly with V_{DS} . As V_{DS} increases the voltage drop along the channel also increases. This increase in voltage drop increases the reverse bias on G-S junction and causes the depletion regions to penetrate into the channel reducing channel width. The effect of reduction in channel width provides more opposition to increase in I_D . Thus rate of increase in I_D w.r.t. V_{DS} is now reduced (Curved slope)

At some value of V_{DS} , I_D cannot be increased further, due to reduction in channel width. I_D approaches a constant saturation value (I_{DSS}). The voltage at which the current I_D reaches its constant saturation level is called 'pinch-off voltage' V_p .

$$I_D = I_{DSS} \left[1 - \frac{V_{AS}}{V_p} \right]^2$$

Schodey's equation.

When $V_{AS} = 0$, $I_D = I_{DSS}$


(iii) V_{AS} with negative bias

When $V_{AS} = -V$, gate channel junctions are further reverse biased, reducing the effective width of the channel available for the conduction. Because of this I_D reduces and pinch-off

NOTE: Do not confuse cut-off and pinch-off.

- (i) Pinch off voltage V_p is the value of V_{DS} at which I_D reaches a constant value for given value of V_{GS} .
- (ii) Cut-off voltage $V_{GS(off)}$ is the value of V_{GS} at which $I_D = 0$. I_D becomes 0 only when $V_{GS} \geq V_p$

(2) TRANSFER CHARACTERISTICS OF n-channel JFET. (Between I_D & V_{GS})



(i) The relationship between I_D & V_{GS} is non-linear and is given by Shockley's equation $I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$

- (ii) $I_D = 0$ when $V_{GS} = V_{GS(off)}$
- $I_D = I_{DSS}$ when $V_{GS} = 0$.