

# BIPOLAR TRANSISTOR

---

## *Bibliography:*


- **H. Mathieu**, « Physique des semi-conducteurs et des composants électroniques », 4<sup>e</sup> édition, Masson 1998.
- **D.A. Neamen**, « semiconductor physics and devices », McGraw-Hill, Inc 2003.
- **P. Leturcq et G.Rey**, « Physique des composants actifs à semi-conducteurs », Dunod Université, 1985.
- **J. Singh**, « semiconductors devices :an introduction », McGraw-Hill, Inc 1994.
- **Y. Taur et T.H. Ning**, « Fundamentals of Modern VLSI devices », Cambridge University Press, 1998.
- **K.K. Ng**, « complete guide to semiconductor devices », McGraw-Hill, Inc 1995.
- **D.J. Roulston**, « Bipolar semiconductor devices », McGraw-Hill, Inc 1990.

# Plan

- Geometry
- Principle of operating
- Static characteristics
- Ebers-Moll Equations
- Static parameters ( gain...)
- Second order effects
- Switching performances
- Transistor in HF domain
- Hetero-junction Bipolar Transistor (HBT or TBH)


# Geometry

- Geometry:
  - Lateral
  - Vertical
- For digital circuits, *vertical design*




*vertical*

*lateral*



# Geometry for IC




Conventional npn transistor

(a)

Muller et Kamins, « device electronics for IC », 2nd Ed., Wiley, 1986


## Geometry with insulating oxide



Muller et Kamins, « device electronics for IC », 2nd Ed., Wiley, 1986

## BJT always present: why?

- speed
- Low noise
- High gain
- Low output resistance






Analogue  
amplifier

- Still present in mobile phone ( analog part)
- Low density, mainly in power stage
- BiCMOS

# Working principle


- 2 PN Junctions with one common region (base)
  - The first Junction (EB) will inject carriers
  - The second one (CB) will collect carriers
- The base must be thin (lower than diffusion )length






# Working principle

- Reverse biased Junction:
  - Low current due to empty « tank »
  - En modulant le remplissage du réservoir, modulation du courant inverse collecté (collecteur)
  - On remplit le réservoir (la base) en polarisant en direct la jonction EB




# Working principle


- The reverse biasing CB junction creates a favorable electric field for the collect
- Conditions:
  - Thin base:
    - Avoid recombination effects
  - Lightly doped base compared to emitter
    - favors one type of injected carriers (better injection efficiency)



# Statics characteristics




**NPN Transistor**




**NPN Transistor**

# Minority carrier distribution in a forward biased npn transistor



With recombination




# Statics characteristics + simplifying hypotheses

No recombination in the Base ! (  $\times$  )

1D Approximation

Homogeneous doping in the Base

Low Injection



PNP Transistor

## Current components in the NPN Transistor

- In the neutral Base region:
  - Continuity equation

$$p \frac{J_n}{eD_n} - n \frac{J_p}{eD_p} = \frac{d(p.n)}{dx}$$

- and  $J_n \gg J_p$  ,  $n \ll p$



$$p \frac{J_n}{eD_n} = \frac{d(p.n)}{dx}$$

- Integrating from E-B to C-B:

$$J_n = -eD_{nb}n_{iB}^2 \frac{\left[ \exp\left(\frac{eV_{BE}}{kT}\right) - \exp\left(\frac{eV_{BC}}{kT}\right) \right]}{\int_{E'}^{C'} p(x)dx}$$

- finally:

$$J_n = -eD_{nb}n_{iB}^2 \frac{\left[ \left(e^{\frac{eV_{BE}}{kT}} - 1\right) - \left(e^{\frac{eV_{BC}}{kT}} - 1\right) \right]}{\int_{E'}^{C'} p(x)dx}$$

- In forward active regime,  
 $J_n$  is negative (  $e^-$  vers  $x < 0$  )

## Current components in the NPN Transistor

$$J_n = -eD_{nb}n_{iB}^2 \frac{\left[ \left( e^{\frac{eV_{BE}}{kT}} - 1 \right) - \left( e^{\frac{eV_{BC}}{kT}} - 1 \right) \right]}{\int_{E'}^{C'} p(x) dx} = - \left[ \frac{eD_{nb}n_{iB}^2}{\int_{E'}^{C'} p(x) dx} \left( e^{\frac{eV_{BE}}{kT}} - 1 \right) - \frac{eD_{nb}n_{iB}^2}{\int_{E'}^{C'} p(x) dx} \left( e^{\frac{eV_{BC}}{kT}} - 1 \right) \right]$$

and:  $\int_{E'}^{C'} p(x) dx = N_{A_B} \times W_{Beff}$

So: 
$$I_n = -A_E \left[ \frac{en_{iB}^2 D_{nb}}{N_{A_B} W_{Beff}} \left( e^{\frac{eV_{BE}}{kT}} - 1 \right) - \frac{en_{iB}^2 D_{nb}}{N_{A_B} W_{Beff}} \left( e^{\frac{eV_{BC}}{kT}} - 1 \right) \right] = -I_{Sn} \left[ \left( e^{\frac{eV_{BE}}{kT}} - 1 \right) - \left( e^{\frac{eV_{BC}}{kT}} - 1 \right) \right]$$

with : 
$$I_{Sn} = A_E \frac{en_{iB}^2 D_{nb}}{N_{A_B} W_{Beff}} = A_E \frac{en_i^2}{G_B}$$
 Saturation current of electrons in the PN narrow junction ( or without recombination in the Base).

$$G_B = \frac{n_i^2}{n_{iB}^2} \frac{N_{A_B}}{D_{nb}} W_{Beff} = \frac{n_i^2}{n_{iB}^2} \frac{p}{D_{nb}} W_{Beff}$$

Gummel number in the Base (s/cm<sup>4</sup>)

## Current components in the NPN Transistor

- Emitter current
- Collector current

$$J_{pE} = -J_{spE} \left( \exp\left(\frac{eV_{BE}}{kT}\right) - 1 \right)$$


$$J_{pC} = J_{spC} \left( \exp\left(\frac{eV_{BC}}{kT}\right) - 1 \right)$$

■ finally

$$I_E = I_{pE} + I_n$$

$$I_C = +I_{pC} - I_n$$

$$I_B = -I_C - I_E = -I_{pE} - I_{pC}$$



**NPN**



## Current components in the NPN Transistor

- And (!) :

$$I_E = I_n + I_{pE} = -\left[\frac{Aen_i^2 D_{nb}}{C' \int_{E'} p(x) dx} + I_{spE}\right] \left(\exp \frac{eV_{BE}}{kT} - 1\right) + \frac{Aen_i^2 D_{nb}}{C' \int_{E'} p(x) dx} \left(\exp \frac{eV_{BC}}{kT} - 1\right)$$

$I_{sn}$

$$I_C = -I_n - I_{pC} = +\frac{Aen_i^2 D_{nb}}{C' \int_{E'} p(x) dx} \left(\exp \frac{eV_{BE}}{kT} - 1\right) - \left[\frac{Aen_i^2 D_{nb}}{C' \int_{E'} p(x) dx} + I_{spC}\right] \left(\exp \frac{eV_{BC}}{kT} - 1\right)$$

$$I_B = -I_E - I_C = -I_{pE} - I_{pC} = +I_{spE} \left(\exp \left(\frac{eV_{BE}}{kT}\right) - 1\right) - I_{spC} \left(\exp \left(\frac{eV_{BC}}{kT}\right) - 1\right)$$

## Statics characteristics

- Forward active region:
  - E-B (forward) and C-B (reverse)

$$I_E = -\left(\frac{Ae^2 n_i^2 D_{nB}}{Q_B + Q_S} + I_{SpE}\right) \exp \frac{eV_{BE}}{kT} = -(I_{Sn} + I_{SpE}) \exp \frac{eV_{BE}}{kT}$$

$$I_C = +\left(\frac{Ae^2 n_i^2 D_{nB}}{Q_B + Q_S}\right) \exp \frac{eV_{BE}}{kT} = I_{Sn} \exp \frac{eV_{BE}}{kT}$$

$$I_B^* = -I_E - I_C = -I_{SpE} \exp \frac{eV_{BE}}{kT}$$

## Statics characteristics

- Emitter injection efficiency:

$$\gamma_E = \frac{I_n}{I_{Ep}}$$

- DC common base current gain:

$$\alpha = \frac{I_C}{I_E} = \frac{1}{1 + \frac{J_{Sp} \cdot (Q_B + Q_S)}{e^2 n_i^2 D_{nB}}} = \frac{I_{Sn}}{I_{Sn} + I_{Sp}}$$

- DC common emitter current gain :

$$\beta = \frac{I_C}{I_B} = \frac{\alpha}{1 - \alpha}$$

NB: if we neglect recombination process  $\beta$  and  $\gamma_E$  are equivalent


# Statics characteristics

- Base transport factor:
  - Take into account recombination in **neutral base** region

$$I_{rB} = \frac{Q_s}{\tau_n} \approx \frac{AeX_{B_{eff}}(n_p(0) - n_p)/2}{\tau_n}$$

$$I_C = Q_s / \tau_t$$

$$\delta = \frac{I_C}{I_{rB}} = \frac{\tau_n}{\tau_t} = \frac{2L_n^2}{X_{B_{eff}}^2} > 1$$



# Statics characteristics


- Recombination factor:
  - Take into account recombination in **depleted base** region

$$I_{rD} = \frac{Aen_i}{2\tau} W_T \exp\left(\frac{eV_{BE}}{2kT}\right)$$

with  $W_T$ , width of E-B space charges.

When we add up all the contribution to the base current we get:

$$I_B = I_B^* + I_{rB} + I_{rD}$$



## Statics characteristics

- The common emitter gain can be expressed as:

$$\frac{1}{\beta} = \frac{I_B}{I_C} = \frac{I_B^* + I_{rB} + I_{rD}}{I_C} = \frac{1}{\gamma_E} + \frac{1}{\delta} + \frac{I_{rD}}{I_C}$$


- $I_B^*$  intrinsic base current (no recombination)
- $I_{rB}$  recombination current in the neutral base region
- $I_{rD}$  recombination current in the depletion zone of EB junction

## Other modes of operation

- Saturation mode (regime):
  - The two junctions are forward biased.

$$I_E \cong -\left(\frac{Ae^2 n_i^2 D_{nB}}{Q_S + Q_B} + I_{spE}\right) e^{\frac{eV_{BE}}{kT}} + \frac{Ae^2 n_i^2 D_{nB}}{Q_S + Q_B} e^{\frac{eV_{BC}}{kT}}$$

$$I_C \cong \frac{Ae^2 n_i^2 D_{nB}}{Q_S + Q_B} e^{\frac{eV_{BE}}{kT}} - \left(\frac{Ae^2 n_i^2 D_{nB}}{Q_S + Q_B} + I_{spC}\right) e^{\frac{eV_{BC}}{kT}}$$



## Saturation mode

- Low injection : ( $Q_S \ll Q_B$ ):
  - Current is due to saturation charge injected into the base, *ie*  
 $Q_{ST} = Q_{S1} + Q_{S2}$
  - If we deal with « narrow » junction, this charge is simply given by the surface of ½ trapeze (linear decay)


$$Q_{S1} = -\frac{1}{2}W_B en(x=0) = -\frac{1}{2}W_B \frac{n_i^2}{N_A} e^{\frac{eV_{BE}}{kT}} = -\tau_t J_{sn} e^{\frac{eV_{BE}}{kT}}$$

$$Q_{S2} = -\frac{1}{2}W_B en(x=W_B) = -\frac{1}{2}W_B \frac{n_i^2}{N_A} e^{\frac{eV_{BC}}{kT}} = -\tau_t J_{sn} e^{\frac{eV_{BC}}{kT}}$$



# Saturation mode

- Low injection: ( $Q_S \ll Q_B$ ):
  - An other « view » of saturation charge (from *Ablard*):
    - We consider transistor in active mode with a charge  $Q_{SN}$  and a charge  $Q_{SAT}$  (we have to determine) which supply the same saturation current  $I_{csat}$ .



# Saturation mode

- High injection level
  - In this case, injected electron density reaches holes density into the base (  $n \approx p$  )
  - Equivalent study leads to the following result :


$$Q_s = -\frac{1}{2}en_i(e^{\frac{eV_{BE}}{2kT}} + e^{\frac{eV_{BC}}{2kT}})W_B$$

$$J_n = -\frac{2eD_{nB}}{W_B}n_ie^{\frac{eV_{BE}}{2kT}} - \frac{2eD_{nB}}{W_B}n_ie^{\frac{eV_{BC}}{2kT}}$$

• .

## Nonideal Effects

- « *Gummel plot* »:
  - Graph of  $I_C$  and  $I_B$  versus  $V_{BE}$



## Nonideal Effects


- Early effect / collector punchthrough
- Base – collector junction breakdown
- Emitter and Base serie resistance
- $I_c$  « collapse » fort high current
- « crowding effect »

## Early effect / collector punchthrough

- At "first glance"  $I_C$  is independent of  $V_{CB}$

$$I_C = -\left(\frac{Ae^2n_i^2D_{nB}}{Q_B + Q_S}\right)\exp\frac{eV_{BE}}{kT}$$

- In fact we have the modulation of the width of the neutral region in the base, so in the same way  $Q_B + Q_S$ , and so  $I_C$ !




## Early effect / collector punchthrough

- At the limit:
  - The space charge BC « depletes » totally the neutral base
  - collector injects directly current into the emitter.
  - Current only limited by serie resistance  $R_{\text{serie}}$  form E and C


$$V_{pt} = \frac{eW_B^2 N_{A_B} (N_{A_B} + N_{D_C})}{2\epsilon_{SC} N_{D_C}}$$

$$|V_A| \approx \frac{Q_{pB}}{C_{dBC}} = \frac{eN_B W_B}{\epsilon_{SC} / W_{ZCE_{BC}}}$$




# Base - Collector junction breakdown

- Avalanche of BC:
  - Often occurs before punchthrough
  - How to prevent it?
    - Lowering the electric field:
      - Reduce the doping gradient in the collector
      - Lightly doped layer between base and collector



## Emitter and Base resistance (effet 3)

- At low current negligible effects
- In high speed circuits, B-C always reverse biased ( $r_{c2}$  and  $r_{c3}$  as low as possible)
  - Resistances  $r_c$  have no effects on current flow
- only  $r_e$  and  $r_b$  play a major role .
  - IR drop Voltage



$$\Delta V_{BE} = -r_e I_E + I_B r_b = r_e I_C + I_B (r_e + r_b)$$

$$V'_{BE} = V_{BE} - \Delta V_{BE}$$

$$I_C + I_E + I_B = 0$$

$$I'_B = I_B \exp\left(-\frac{e\Delta V_{BE}}{kT}\right)$$

Measured current:  $I'_B$





## Collector « collapse » for high injection level (effect 1)

- Numbers of physical mechanisms can cause this falloff of  $I_{C0}$ :
  - Increase of the charge (holes) into the base (maintain neutrality)
  - Increase the width of the quasineutral base layer (push of the space charge into the collector): *Kirk effect*

$$|I_C| = A_E J_{C0} \exp \frac{eV_{BE}}{kT}$$

$$|I_C| = A_E \frac{eD_{nB} n_{ieB}^2}{\int_{E'}^{C'} p_p(x) dx} \exp \frac{eV_{BE}}{kT}$$


The diagram shows two equations for collector current. The first equation is  $|I_C| = A_E J_{C0} \exp \frac{eV_{BE}}{kT}$ . The second equation is  $|I_C| = A_E \frac{eD_{nB} n_{ieB}^2}{\int_{E'}^{C'} p_p(x) dx} \exp \frac{eV_{BE}}{kT}$ . A red arrow points from the first equation to the second, indicating a transition or derivation. A blue circle highlights the denominator  $\int_{E'}^{C'} p_p(x) dx$  in the second equation, with a blue arrow pointing to it from the text 'Increase the width of the quasineutral base layer'.



*And the effect #2 ??????????????????*


## « crowding effect »

- The view of a 1D devices is an approximation
- Drop voltage  $IR$  in the base.
- The edge of the emitter contact is more biased than the core
- Favour a high density of current essentially along the edges
- Not a good thing for high power devices
- *Solutions: interdigitated approach*




Interdigitated Fingers to inject current uniformly into a bipolar device

Top View




Cross Section



## Bipolar Transistor: a switch ?

ON state: the switch is closed (saturation mode)

OFF state: the switch is open (cutoff mode)




# Bipolar Transistor: a switch ?

Input signal as low as possible  
input power as low as possible



**common emitter**



## Bipolar Transistor: a switch ?

Switching velocity?  
Limiting factors?

- Turn on transient:
  - Continuity equation for the charge:

$$I_n = \frac{dQ_B}{dt} + \frac{Q_B}{\tau_n}$$

- Base charge can be written:

$$Q_B(t) = I_B \tau_n [1 - \exp(-\frac{t}{\tau_n})]$$

- Collector current is given by:

$$I_C(t) = \frac{Q_B(t)}{\tau_t}$$

*transit time*

*in the base (narrow)*

$$\frac{Q_B(t)}{\tau_t} = I_c = I_B \frac{\tau_n}{\tau_t} [1 - \exp(-\frac{t}{\tau_n})]$$

# Bipolar Transistor: a switch ?

- Turn on:
  - $I_C$  increases until the saturation regime is reached:


$$I_{C_{sat}} \approx \frac{V_{DD}}{R_C} \quad (\text{we neglect } V_{CEsat})$$

- The limit charge  $Q_B(t_{on})$  to saturate the transistor is given by :

$$Q_S = \frac{I_{C_{sat}} d_{pB}^2}{2D_{nB}}$$

- The on state time is given by:

$$t_{ON} = \tau_n \ln \left[ \frac{1}{1 - (Q_S / I_B \tau_n)} \right] = \tau_n \ln \left[ \frac{1}{1 - (I_C / I_B \delta)} \right]$$



# Bipolar Transistor: a switch ?


- Remark: the charge can increase over  $Q_B(\text{ON})$  to over saturate the transistor

- Turn off time : input with a « 0 »:
  - Evacuation of the stored charge

- This is the storage time  $t_s$

$$t_s = \tau_n \ln \left( \frac{I_B \tau_n}{Q_s} \right)$$


- after, this is the same mechanism than for PN Junction






## Bipolar Transistor: a switch ?

- Storage time (desaturation) limits the switching time
- 2 ways to reduce it:
  - Add impurities which decrease strongly the lifetime into the base
  - Schottky Diode in // with CB junction: avoid saturation of the transistor



# AC signal : equivalent circuit



## Transistor and *ac signal*: equivalent circuit

- **Transconductance** :links the variation of the collector current to the base – emitter voltage:

$$g_m = \frac{\partial I_c}{\partial V_{BE}} = \frac{eI_c}{kT}$$

- **Input resistance** : links the variation of Base current to the base – emitter voltage:

$$r_\pi = \left( \frac{\partial I_B}{\partial V_{BE}} \right)^{-1} = \frac{kT}{eI_B} = \frac{\beta}{g_m} = h_{11}$$

- **Output resistance:**

$$r_o = \left( \frac{\partial I_c}{\partial V_{CE}} \right)^{-1} \approx \frac{V_A}{I_c} = \frac{1}{h_{22}}$$

## Transistor and *ac signal*: equivalent circuit

- **Capacitance  $C_\pi$**  :

$$C_\pi = C_{SE} + C_{T_{EB}}$$

- Storage capacitance

$$C_{SE} = \tau_F g_m$$

- transit time

$$\tau_F = t_E + t_{t_B} + t_{t_{BE}} + t_{t_{BC}}$$

- **Capacitance  $C_\mu$**  : CB junction capacitance reverse biased

$$C_\mu = C_{T_{CB}}$$

- **Collector –substrate (depletion layer) capacitance:**


$$C_{dCS}$$

## Transistor and *ac signal*: equivalent circuit

- Cut off frequency (current gain =1)
  - We neglect  $r_0$

$$i_c = g_m v_{be} - j\omega C_\mu v_{be}$$

$$i_b = \left( \frac{1}{r_\pi} + j\omega C_\pi + j\omega C_\mu \right) v_{be}$$



- Current gain is given by:

$$\beta(\omega) = \frac{i_c}{i_b} = \frac{g_m - j\omega C_\mu}{(1/r_\pi) + j\omega(C_\pi + C_\mu)} = h_{21}$$

## Transistor and *ac signal*: equivalent circuit

- At low frequency:
  - In modern devices , in general,

$$\omega C_{\mu} \ll g_m \quad \Rightarrow \quad \beta(\omega) \approx \frac{i_c}{i_b} = \frac{g_m r_{\pi}}{1 + j\omega r_{\pi} (C_{\pi} + C_{\mu})}$$

- At high frequency, the imaginary term dominates and :

$$\beta(\omega) \approx \frac{g_m}{j\omega(C_{\pi} + C_{\mu})}$$

## Transistor en ac: schéma équivalent

- On obtient alors la fréquence de coupure (« cutoff frequency ») en faisant  $i_C/i_B=1$

- Soit encore

$$2\pi f_T = \frac{g_m}{C_\pi + C_\mu}$$

$$\frac{1}{2\pi f_T} = \tau_F + \frac{kT}{eI_C} (C_{SE} + C_{TBC}) + C_{TBC} (r_e + r_c)$$

*Temps de transit en direct*

## Transistor en *ac*: schéma équivalent

- Maximum oscillation frequency  $\Leftrightarrow$  Power gain=1
  - Laborious and tedious calculation/ we have to take into account the base resistance

$$f_{\max} = \sqrt{\frac{f_T}{8\pi r_b C_{dBC}}}$$



# Heterojunction Bipolar Transistor

- Current gain:

$$\alpha = \frac{\gamma_E}{1 - \gamma_E} \frac{\delta - 1}{\delta} = \left[ 1 - \frac{n_{i_E}^2}{N_{D_E}} \frac{D_{p_E}}{D_{n_B}} \frac{N_{A_B}}{n_{i_B}^2} \frac{W_{Beff}}{L_{p_E}} \right] \left[ 1 - \frac{W_{Beff}^2}{2L_{n_B}^2} \right]$$

- In the case of narrow base:

$$\alpha = \frac{\gamma_E}{1 - \gamma_E} \frac{\delta - 1}{\delta} = \left[ 1 - \frac{n_{i_E}^2}{N_{D_E}} \frac{D_{p_E}}{D_{n_B}} \frac{N_{A_B}}{n_{i_B}^2} \frac{W_{Beff}}{L_{p_E}} \right]$$

# Heterojunction Bipolar Transistor

$$\alpha = \frac{\gamma_E}{1 - \gamma_E} \frac{\delta - 1}{\delta} = \left[ 1 - \frac{n_{i_E}^2}{N_{D_E}} \frac{D_{p_E}}{D_{n_B}} \frac{N_{A_B}}{n_{i_B}^2} \frac{W_{Beff}}{L_{p_E}} \right]$$

- If we want a gain  $\beta$  with a high value, we need  $\alpha$  close to 1. It means:
  - Lowering base doping
  - Lowering base width (**careful with punchthrough!**)


 Increase of the base resistance  $\Leftrightarrow f_{max}$  decreases

# Heterojunction Bipolar Transistor

$$\alpha = \frac{\gamma_E}{1 - \gamma_E} \frac{\delta - 1}{\delta} = \left[ 1 - \frac{n_{i_E}^2}{N_{D_E}} \frac{D_{P_E}}{D_{n_B}} \frac{N_{A_B}}{n_{i_B}^2} \frac{W_{Beff}}{L_{P_E}} \right]$$

- Other solution:
  - Increase emitter doping
    - Improve emitter efficiency
  - Problem: « gap shrinking »  $\Leftrightarrow \Delta E_g = E_{g(base)} - E_{g(\acute{e}metteur)} > 0$ .

$$n_i^2(\acute{e}metteur) = n_i^2(Base) \exp\left(\frac{\Delta E_g}{kT}\right)$$

- This « problem » can be transform in opportunity !! (next two slides)

## Heterojunction Bipolar Transistor


$$\alpha = \left[ 1 - \frac{\cancel{n_{i_e}^2}}{N_{D_E}} \frac{D_{p_E}}{D_{n_B}} \frac{N_{A_B}}{\cancel{n_{i_b}^2}} \frac{W_{Beff}}{L_{p_E}} \exp \frac{\Delta E_g}{kT} \right]$$

$$\beta = \frac{\alpha}{1 - \alpha} = \left[ \frac{N_{D_E}}{N_{A_B}} \frac{D_{n_B}}{D_{p_E}} \frac{L_{p_E}}{W_{Beff}} \exp\left(-\frac{\Delta E_g}{kT}\right) - 1 \right]$$

We see that it is difficult to have at the same time a large emitter doping, a lightly doped and thin base and a large gain

# Heterojunction Bipolar Transistor

- We design a structure with a negative energy gap difference: this is an HBT



### Requirements for a bipolar device

- High gain
- High emitter efficiency
- High speed

(From Singh)

### Demands and Problems for a BJT

#### Demands

Heavy emitter doping

Low base doping  
Narrow base width

#### Problems

Bandgap shrinkage causing  
base injection

High base resistance

### Solution: Heterojunction Bipolar Transistors

- Emitter can be heavily doped using a SC with  $E_g$  larger than the base semiconductor
- Base can be heavily doped and be heavily doped and be made narrow without increasing base resistance
- Collector can be chosen from a material to increase breakdown voltage


# LINEAR SYSTEMS

*Linear Integrated Systems*

FEATURES			
VERY HIGH GAIN	$h_{FE} \geq 2000$ @ 1.0 $\mu$ A TYP.		
LOW OUTPUT CAPACITANCE	$C_{OBO} \leq 2.0$ pF		
TIGHT $V_{BE}$ MATCHING	$ V_{BE1} - V_{BE2}  = 0.2$ mV TYP.		
HIGH $f_T$	100MHz		
ABSOLUTE MAXIMUM RATINGS <u>NOTE 1</u> @ 25°C (unless otherwise noted)			
$I_C$	Collector Current	5mA	
Maximum Temperatures			
Storage Temperature		-65° to +200°C	
Operating Junction Temperature		+150°C	
Maximum Power Dissipation		ONE SIDE	BOTH SIDES
Device Dissipation @ Free Air		250mW	500mW
Linear Derating Factor		2.3mW/°C	4.3mW/°C

**LS301    LS302    LS303**



**HIGH VOLTAGE  
SUPER-BETA MONOLITHIC  
DUAL NPN TRANSISTORS**




## Transistor with a Silicon – Germanium base

$$I_E = -\left(\frac{Ae^2 n_i^2 D_{nB}}{Q_B + Q_S} + I_{SpE}\right) \exp \frac{eV_{BE}}{kT}$$

$$I_C = +\left(\frac{Ae^2 n_i^2 D_{nB}}{Q_B + Q_S}\right) \exp \frac{eV_{BE}}{kT}$$



(a)



Improve gain gain  
Improve transist time  
Increase Early voltage

(b)