



- Ch1 Overview of SystemC
- Ch2 Data Types
- Ch3 Modules
- Ch4 Notion of Time
- Ch5 Concurrency
- Ch6 Predefined Channels
- Ch7 Structure
- Ch8 Communication
- Ch9 Custom Channels and Data
- Ch10 Transaction Level Modeling



Overview of SystemC



1





- Session 1 (2h)
  - Chap. 1, 2, 3, 4 and 5
- Session 2 (2h)
  - Start of Chap. 6
- TD Counter
- Session 3 (2h)
  - End of Chap. 6 and Start of Chap. 7
  - TD Dataflow
- Session 4 (2h)
  - End of Chap. 7
  - TP N°1
- Session 5 (2h)
  - Chap. 8,9,10
  - Session 6 (3h)
  - TP N°2 (UART), evaluation 1
  - Session 7 (3h)
- TP N°2 (UART), evaluation 1
  - Session 8 (3h)
- TP N°3, evaluation 2
  - Session 9 (2h)
- DS, evaluation 3 Session 10 (3h)
  - TP N°4


Copyright © F. Muller 2005-2020



Overview of SystemC







SYSTEMC™ Ch1 - 3 -



## Electronic Systems Now



- Blend of Hardware and Software
- CoDesign (Concurrent Design)
  - Embedded Systems
- Software / Firmware
  - Bottleneck (communication)
- Easier to create heterogeneous concurrency than to use it!

Copyright © F. Muller 2005-2020



Overview of SystemC






### Soft versus Hard



- CPU (Cortex ...)
- FPGA (Virtex5, Zynq ...)
- ASSP (Application-Specific Standard Product)
- ASIC (Application-Specific **Integrated Circuit)**
- SoC, MPSoC





Copyright © F. Muller 2005-2020



Ch1 - 5 -


5



POLYTECH. UNIVERSITÉ CÔTE D'AZUR

FPGA versus DSP/CPU





Copyright © F. Muller 2005-2020


Overview of SystemC

(SYSTEMC™ Ch1 - 6 -





# Time spent on different phases in a typical SoC design project




Copyright © F. Muller 2005-2020 Overview of SystemC Ch1 - 7 -

7







Copyright © F. Muller 2005-2020 Overview of SystemC Ch1 - 8 -





# Overview of SystemC

- Introduction
- SystemC Language Architecture
- Models of Computation
- TLM Based Methodology

Copyright © F. Muller 2005-2019





### History of SystemC



- SystemC is the confluence of four streams of ideas
  - Work at Synopsys with University of California, Irvive
  - Infineon (formerly Siemens HL), Frontier Design (IMEC)
  - Work within Open SystemC Initiative (OSCI)
  - Accellera Systems Initiative Language Working Group (LWG) since 2012 and SystemC 2.3
- Version 1.0: Hardware design flow
  - RTL and behavioral level modeling
- Version 1.1
  - Timed functional modeling (e.g. for busses)
- Version 2.0.1 : System Design Flow
- Version 2.1 (October 2004): Improve Software part
  - TLM modeling
  - Dynamic Threads (Software) ...
  - New released (October 2005)
- Version 2.2 (March 2007)
- Version 2.3 (March 2012), including TLM
- Version 2.3.1 (November 206)
- Version 2.3.2 (October 2017)
- Version 2.3.3 (October 2018)

Copyright © F. Muller 2005-2020



Overview of SystemC





### What is SystemC?



- Add-on to C++ in order to express Hardware device
  - Concurrency
  - Communication mechanisms
  - Reactivity
  - Concept of time
- SystemC is not a language but rather a class library
- SystemC is not a panacea that will solve every design productivity issue
- SystemC is coupled with the SystemC Verification Library (SCV) and TLM for communication
- SystemC provides a common language for Sw and Hw

Copyright © F. Muller 2005-2020 Overview of SystemC Ch1 - 11 -


11



### C++ Mechanics for SystemC



- C++ class library
- SystemC environment
  - SystemC-supported platform (Window, Linux ...)
  - SystemC-supported C++ compiler (GNU, Visual . NET)
  - SystemC library (Compiled)
- Flow for compiling a SystemC Program







# Overview of SystemC

- Introduction
- SystemC Language Architecture
- Models of Computation
- TLM Based Methodology

Copyright © F. Muller

2005-2019


(SYSTEMC™ Ch1 - 13 -

13



# SystemC Language Architecture





Copyright © F. Muller 2005-2020



Overview of SystemC

(SYSTEMC™ Ch1 - 14 -





Modules and Hierarchy



- Correspond to a class (SC MODULE)
- Simulation processes are member functions of SC MODULE
- Module is like an VHDL entity and architecture
- Threads and Methods



- A methods or threads are a member function of a module (SC MODULE)
- Methods (SC\_METHOD)
  - No argument, no return value, just a function ...
  - Methods are invoked multiple times (Simulator kernel repeatedly calls the method)
- Thread (SC THREAD)
  - Simulator kernel invokes once
  - Can be suspended or resumed
  - Using Dynamic thread (v2.1)

Copyright © F. Muller 2005-2020



(SYSTEM C™ Ch1 - 15 -

15



### Components - cont



Events, Sensitivity, and Notification



- The methods and the threads are sensitive to
  - An event (sc event)
  - Events (sc\_event\_queue) v2.1
- An event triggers SC\_METHOD or SC\_THREAD
- Events are fired through the "notify" function
- The sensitivity list may be static or dynamic
- Dynamic cases
  - For Method : next\_trigger(arg) function
  - For Thread : wait(arg) function

#### Data Types



- Mathematical calculations using sc fixed<> and sc int<> (DSP functions)
- Familiar data type like sc\_logic and sc\_lv<> (std\_logic and std\_logic\_vector in VHDL)

Copyright © F. Muller 2005-2020



Overview of SystemC





### Components – cont



### Channels and Interfaces



- Couple entity/architecture in SystemC like VHDL (not Verilog!)
- VHDL communications are signals/wire
- SystemC uses either primitive channels or hierarchical channels
- Connection of modules via ports
- The implementation of a channel (sc fifo) is an interface (sc fifo if)

### Predefined Primitive Channels



Mutex (sc mutex), semaphore (sc semaphore)

FIFO (sc fifo)

Copyright © F. Muller 2005-2020

Overview of SystemC

(SYSTEMC™ Ch1 - 17 -

17






### SystemC Simulation Kernel

#### Elaboration

- Execution of statements prior to sc\_start() function
- Initialization of data structure
- Establishment of connectivity
- Preparation of the next phase

#### Execution

Handing control to the SystemC simulation kernel



Copyright © F. Muller 2005-2020

Overview of SystemC

(SYSTEMC™ Ch1 - 18 -



### Phase Summary for SystemC



- Compilation
  - C++ compiler transforms C++ test into object code



- C++ linker builds executable out of objects and libraries
- Execution
  - Executable is started allocates system ressources
- Elaboration
  - SystemC kernel connects and initializes design portions
- Simulation
  - SystemC kernel works on event queue until no more events

Copyright © F. Muller 2005-2020 Overview of SystemC



19







- Introduction
- SystemC Language Architecture
- Models of Computation
- TLM Based Methodology

Copyright © F. Muller 2005-2019

(SYSTENC™ Ch1 - 20 -





- Fundamental to System Level Design
- Model of computation (MOC)
  - Model of time employed
    - real or integer values
    - untimed
  - Event ordering constraints within the system
    - Globally ordered
    - Partially ordered
  - Supported method(s) of communication between concurrent processes
  - The rule for process activation
- Example
  - VHDL : single fixed model of computation
  - No way to customize the given model



Overview of SystemC



21



### And SystemC?



- Also single fixed MOC
  - Extremely general
  - Customized MOC
- Example of customization
  - Event (sc event)
    - Notify(), Wait(): time is integer value (sc\_event class)
    - Overloading these functions: time can be real value: sc my event class
  - Module (sc module)
    - Correspond to a class sc\_module (an entity in VHDL)
    - Overloading this class : RTL level module : sc\_rtl\_module
  - Channels, interfaces, ports

Copyright © F. Muller 2005-2020



Overview of SystemC







- Well know MOC
  - Static multirate dataflow
  - Dynamic multirate dataflow
  - Khan process networks
  - Discrete event as used for
    - RTL Hardware modeling
    - Network modeling (e.g. stochastic or "wait room" models)
    - Transaction-based SoC platform modeling
- SystemC can mixes Models of Computation





23



### The RTL MOC



- Correspond to digital hardware synchronized by clock signals
  - Used by VHDL/VERILOG language
  - Supported by commercial hardware synthesis tools
- All communication between processes occurs through signals (sc\_signal, sc\_signal\_rv, ...)
- RTL Modules are Pin-Accurate and Cycle-Accurate
  - A port of an RTL module directly correspond to wires (real world)
  - SystemC signals closely mirror the behavior of VHDL signals
    - S <= A after 10 ns; -- VHDL</li>
    - S = A; // SystemC
  - SystemC signals do not allow time delays to be specified when signal assignments are performed
    - But you can customized a signal ...

Copyright © F. Muller 2005-2020







### Khan Process Networks (KPN)



- Effective MOC for building algorithmic models of signalprocessing applications
  - Multimedia applications
  - Communications product domains
- Computing blocks (processes)
  - Concurrently execution
  - Connected by channels that carry sequences of data tokens
  - These channels are infinite length FIFO channels
    - Blocking read operations
    - Nonblocking write operations
- KPN systems are deterministic
- KPN have no concept of time (UnTimed Functional Model, UTFM)
- Practically ...
  - addition time delays (Timed Functional Model, TFM)
  - FIFO are not infinite (blocking write operations are possible)

Copyright © F. Muller 2005-2020



25



### Static DataFlow (SDF)



- Special case of Khan process networks
- Functionality within each process includes 3 stages
  - Reading of all input tokens
  - Execution of the computation within the process
  - Writing of all output tokens
  - The number of read/write tokens is executed, is fixed and knows at compile-time
- Tools can analyze the network and build static execution schedules for processes and compute bounds for all FIFOs at compile-time rather than execution-time
- SystemC : using DataFlow Modeling Style (Functional Modeling)

Copyright © F. Muller 2005-2020



Overview of SystemC





### Transaction-Level Models



- Represents one specific type of the discrete-event MOC
- Communication models between modules using functions calls
  - Functions represent the transaction
  - Transactions can be viewed as having
    - Specific start time
    - Specific end time
    - Payload data

Copyright © F. Muller 2005-2020 Overview of SystemC



27





# Overview of SystemC


- Introduction
- SystemC Language Architecture
- Models of Computation
- TLM Based Methodology

Copyright © F. Muller 2005-2019

(SYSTENC™ Ch1 - 28 -















Copyright © F. Muller 2005-2020 Overview of SystemC Ch1 - 30 -











Abstraction Terminology
















# TLM Based Methodology Goals



- Goal 1
  - Refinement of implementation features such as Hw/Sw partitioning
  - Hw partitioning among ASICs, FPGAs and boards
  - Bus architecture exploration
  - Co-processor definition or selection
- Goal 2
  - Development platform for system software
- Goal 3
  - "Golden Model" for the hardware functional verification
- Goal 4
  - Hardware micro-architecture exploration
  - Basis for developing detailed hardware specification
- May be another goals?
- SystemC is a good candidate for TLM Based Methodology!

Copyright © F. Muller 2005-2020 Overview of SystemC Ch1 - 37 -