

## Training on IP & SoC Functional Verification Methodology *Using UVM*

### LAB Test Sequences

#### Objectives

This lab goes through the concept of sequences.

- Goals:
  - o Understand the concept of UVM sequences
  - o Implement directed test sequences
  - o Implement random test sequences
- Design Example:
  - o UART 16550 (opencores.org)

#### Introduction

The design under test (DUT) is a UART 16550 from opencores.org.


The goal of this design is to perform serial transfers on the Tx line and receive Rx transfers from the Rx line, given registers programmable thru a APB interface.

The testbench includes a APB Verification IP which main driver class is defined and implemented in the following two files:


- ambersoc\aedvices\vip\APB\src\sv\APB\_master\_driver.svh (declaration)
- ambersoc\aedvices\vip\APB\src\sv\APB\_master\_driver.sv (implementation)

The SystemVerilog task **drive\_trans()** is responsible of driving the APB bus interface from generated transactions of the test sequences.

```
57 //-----
58 // drive_transfer ( wishbone_transfer )
59 //-----
60 // Called by main sequencer
61 // Converts wishbone_transfer to actual signal values and events.
62 task wishbone_master_driver::drive_transfer(wishbone_transfer trans);
```




Waveform analysis



The goal of this lab is to implement test sequences to exercise the different functionalities of the UART.

## Instructions

Follow instructions given in “aedv\_training\_labs\_instructions\_for\_questa.pdf”.  
Open the file “<SANDBOX>/labs-Xdays/labNN-uv\_m\_sequences/lab.sv”  
Select



## Implement a random init sequence

The provided test is a “directed” test and only simulate one specific configuration.

In order to automate different test for different configurations, we want to implement an init sequence which randomly choose the following configuration fields:

- Interrupt enable or disable ( register IER bit 0 )
- Clock divider set to random values between 1 to 0x10 ( register DIVISOR\_LSB )
- Parity even or odd
- Char length set to 5 to 8 randomly

For this, we will create a new sequence named “lab4\_uart\_init\_seq” based on the following template

```
class MY_SEQ_NAME extends wishbone_base_sequence;
    // Register the sequence into the UVM framework
    `uvm_object_utils(MY_SEQ_NAME)

    // Some random parameters
    rand bit enable;
    rand int freq_div;

    // Some constraints
    constraint freq_div_c { freq_div inside {[1:10]};

    // Sub Sequence
    MY_SUB_SEQ subseq;

    // Main sequence body
    task body();
        if ( enable )
            `uvm_do(req)
            `uvm_do(subseq)
    endtask
endclass
```

Instructions:

- Search for LAB-TODO-STEP-1-a
- Create a new class “lab4\_uart\_init\_seq” based on the above template
  - o Add random parameters for each of the following
    - Interrupt enable or disable
    - Clock divider value
    - Parity even or odd
    - Char length
  - o Search for LAB-TODO-STEP-1-b  
From the existing lab4\_test\_sequence, cut and paste the init part doing the register accesses (between the comments “UART Init start” and “Transmit Data”) to the newly created lab4\_uart\_init\_seq class.
  - o Modify the copied register values accordingly using the random parameters.
  - o Add a constraint to force the parity to be set to even when the width is set to 8
- In “lab4\_test\_sequence”
  - o Search for LAB-TODO-STEP-1-c
  - o Instantiate the new init sequence
  - o Search for LAB-TODO-STEP-1-d
  - o Call the init sequence  
`uvm\_do(init\_seq)

## More Random Testing

### Exercise:

- Search for LAB-TODO-STEP-2-a
- Create a sequence A which
  - o Performs a random number (between 10 and 100) of write to the transmit buffer of random data. Cut and paste the template found on LAB-TODO-STEP-2-b

Note: After writing to the Tx buffer, poll check the transmit FIFO status register:

```
// Poll register: UART_LSR 020
fifo_empty = 0;
while ( fifo_empty == 0 ) begin
    `uvm_do_with(req , { req.addr == `UART_LSR;
                        req.direction == WB_READ;
                        req.width == BYTE; } )

    if ( req.data[5] == 1 )
        fifo_empty = 1;
end
```

- Search for LAB-TODO-STEP-2-c
- Instantiate the test sequence
- LAB-TODO-STEP-2-d
- Use uvm\_do to call the newly created test sequence
- Search for LAB-TODO-STEP-3-a
- Create a sequence B which
  - o Performs a random number (between 10 and 100) of write to the transmit buffer of incremental data (start with a random number, then increment)
- Search for LAB-TODO-STEP-4-a
- Create a sequence C which performs
  - o The init sequence with only 8 bit char width
  - o Select randomly one of the above two random sequences A or B ( hint: use randcase )
- Create a test sequence which randomly selects one of the above sequences ( A, B , C , init ) in a loop of 10 to 20 subsequences (see slides).
- Search for LAB-TODO-STEP-4-b
- Make the test to call your new test sequences

## Constraining Delays using uvm\_do

### Exercise:

- In one of the previous random sequences, add a “delay” random variables that take a random value between 1 and 20.
- Modify the uvm\_do\_with to pass this delay to all the generated transaction ( at least in the polling loop)

```
`uvm_do_with( req , { req.delay == local::delay; } )
```

Rerun a test which runs the sequence. What do you observe?

## Constraining Delays using derived class and the UVM factory

We now want to over constrain all transactions. However we don't want to modify the base APB\_transfer class nor each of the `uvm\_do call.

The concept of the factory is an Object Oriented Programming pattern which allow to register a new class as the one to use for a specific object. It allows to dynamically choose the type of an object at its creation time.

The UVM class libraries implement the factory thru the registering macros `uvm\_object\_utils and `uvm\_component\_utils which register each class in the factory, and the factory object which allows to replace any instance.

We will use this mechanism to replace the base APB\_transfer class by our own implementation.

### Exercise:

- Search for LAB-TODO-STEP5-a
- Implement a new class “lab\_transfer” which forces the delay to be set to 1
- 

```
103 // LAB04-STEP5-a: create a derived class of wishbone_transfer
104 class lab4_transfer extends wishbone_transfer;
105     `uvm_object_utils(lab4_transfer)
106
107     function new(string name="lab4_transfer");
108         super.new(name);
109     endfunction
110
111     constraint lab4_delay_constraint {
112         transmit_delay == 1;
113         wait_states == 0;
114     }
115 endclass
```

- Rerun the test. Does it constrain the transaction delays?
- Search for
- Add the following line in the build\_phase of the test.

```
factory.set_type_override_by_type(apb_transfer::get_type(), lab4_transfer::get_type());
```

- Rerun the test. Does it constraint the transaction delays?

## Appendix A: UART registers

Note: Full detailed registers are described in the UART specification under opencores/docs

### 4.1 Registers list

Name	Address	Width	Access	Description
Receiver Buffer	0	8	R	Receiver FIFO output
Transmitter Holding Register (THR)	0	8	W	Transmit FIFO input
<a href="#">Interrupt Enable</a>	1	8	RW	Enable/Mask interrupts generated by the UART
<a href="#">Interrupt Identification</a>	2	8	R	Get interrupt information
<a href="#">FIFO Control</a>	2	8	W	Control FIFO options
<a href="#">Line Control Register</a>	3	8	RW	Control connection
<a href="#">Modem Control</a>	4	8	W	Controls modem
<a href="#">Line Status</a>	5	8	R	Status information
<a href="#">Modem Status</a>	6	8	R	Modem Status

In addition, there are 2 Clock Divisor registers that together form one 16-bit.

The registers can be accessed when the 7<sup>th</sup> (DLAB) bit of the Line Control Register is set to '1'. At this time the above registers at addresses 0-1 can't be accessed.

Name	Address	Width	Access	Description
<a href="#">Divisor Latch</a> Byte 1 (LSB)	0	8	RW	The LSB of the divisor latch
Divisor Latch Byte 2	1	8	RW	The MSB of the divisor latch