VERILOG CHEATSHEET



www.aedvices.com

```
References
                         Standard for
IEEE Std 1800.2™-2017
                         Universal Verification Methodology
                         Language Reference Manual
IEEE Std 1800™-2012
                         Standard for SystemVerilog
                         Unified Hardware Design, Specification,
                         and Verification Language
```

Note: By its nature, this document cannot be complete. Please refer to the above standards for full details.

Verilog Operators:

```
addition
    subtraction
    multiplication
    division
    exponent
    modulus
    greater than
    less than
    grater than or equal
<=
    less than or equal
    logical equality
    logical inequality
    4-logic value equality
    4-logic value inequality
    logical and
    logical or
    logical negation
    bit-wise and « a & b »
    bit-wize unary and reduction « &a »
    unary nand reduction
    bit-wise or « a | b »
    bit-wize unary or reduction « |a »
    reduction nor
    bit-wise exclusive or « a^b »
    bit-wize unary or reduction « ^a »
    bit-wise equivalence (^~) (also unary reduction
xnor)
    bit-wise complement
    bit-wise logical right shift
>>
   bit-wise logical left shift
>>> bit-wise arithmetic right shift
<<< bit-wise arithmetic left shift</pre>
? : condition ? value-if-true : value-if-false
    compare equal on group of bits
    assignment
    non blocking assignment (in clocked processes)
    grouping parenthesis, module instantiation,
      function and task call
[ ] range as in [31:0]
{ } concatenation { a , 2'b00 , b[2:0] }
{ <n> { } } repeated concatenation { 16 { 2'b01 } }
```

```
Literals:
```

```
Base:
   d = decimal, o = octal, b = binary , h = hexadecimal
Default is decimal: -?[0-9]+
       Examples: 0, 1973, -123
Literals with base: [<sign>][<nr bits>] '<Base><value>
       Examples: 'h900D , 'hcafe ,
               12'd1239 , -'d12 , 10d123
                'b00110100 , 4'b0001
```

Verilog Types:

```
4-Value logics of Verilog are defined by: 0,1,x,z
Net Data Types:
       supply0, supply1, tri, triand,
       trior, tri0, tri1, wand, wor
Variable Data Types:
       reg, integer, real, realtime, time
Vectors
       wire [31:0] a;
       reg [15:0] b;
Arravs
       integer a[0:100];
       wire [31:0] a [0:1000];
       reg [31:0] a [0:1000][1:20];
```

SystemVerilog Types

```
shortint 2-state data type, 16-bit signed integer
            2-state data type, 32-bit signed integer
longint
            2-state data type, 64-bit signed integer
byte
            2-state data type, 8-bit signed integer or ASCII character
bit
            2-state data type, user-defined vector size, unsigned
logic
            4-state data type, user-defined vector size, unsigned
req
            4-state data type, user-defined vector size, unsigned
integer
            4-state data type, 32-bit signed integer
            4-state data type, 64-bit unsigned integer
time
string
            str.len() ,
                                str.putc(i,c), str.getc(i)
            str.itoa(i),
                                str.hextoa(i), str.bintoa(i)
            str.tolower(), str.toupper(), str.compare()
            str.substr(i,i)
enum {red, yellow, green} light;
typedef [ enum|struct|union|class ] type identifier;
typedef enum { red, yellow, green } color t;
```

Control Statements:

```
if(<condition>)
   begin
      <statements>
   end
if(<condition1>)
   begin
      <statements>
    end
  else
   begin
      <statements>
```

```
case (<expression>)
    <expression1> : <statement>
    <expression2> : begin
                       <statements>
                     end
    <expression3>,
                                 // note comma
    <expression4>: <statement> // for both
    default : <statement>
                                 // optional
endcase
for ( var=<init val> ; <end cond> ; <var = var + incr>)
   <statements>
repeat (<count>)
                         foreach( my array[idx var] )
 begin
                           begin
   <statements>
                            <statements using my_array[idx_var]>
  end
while (<condition>)
 begin
   <statements>
  end
 begin
   <statements>
while (<condition>);
```

Building Blocks:

```
module my module name (...);
    parameter <name>=<default value>;
    input <signame>;
   output <signame>;
    assign <wire name> = <expression>;
    initial // zero or more initial blocks
     begin
       <sequential statements>
    always // zero or more always blocks
     begin
       <sequential statements>
      end
    task do something;
    endtask
    function [15:0] max value;
   endfunction
   generate ;
       genvar i ;
       for ( i = 0 ; i < 10; i++)
       begin : my name
         <always, initial, instances, signals, interface>
    endgenerate
endmodule
```



Delay Statements:

Blocking vs Non-Blocking Assigments

Blocking : Assignment is performed before moving to next delta cycle Non-Blocking: Assignment is delayed to the next delta cycle

```
// Non Blocking Assignement
always @(posedge clk)
    begin
      a \le b;
     b <= a;
    end
// Blocking Assignment - Not Synthesieable
always (@posedge clk)
    begin
      tmp = b;
     b = a;
      a = tmp;
    end
// Blocking Assigment - Combinatorial Logic
always @ (a or b)
  begin
    if ( a == 12 )
      c = 0;
    else
       c = a + b + 15;
  end
```

Task / Functions:

```
task do something;
  input REQ;
  output GNT;
  begin
    // statements. Can consume time
  end
endtask
task do something (
                        input int DATA,
                        ouput logic[12:0] RESULT) ;
    // statements. Can consume time
endtask
function [15:0] max value;
      input [15:0] a, b;
     begin
        max value = a < b ? b : a;
```

```
endfunction
```

```
function bit[15:0] max_value(bit[15:0] ,bit[15:0]);
    return a < b ? b : a;
endfunction</pre>
```

Agregate Data Types

```
Structures and Unions
```

```
struct { color_t pix; int a } varA;
varA.pix = yellow;
typedef struct {
        bit[7:0] opcode;
        bit[23:0] addr;
} instruction_s;
instruction_s IR;
IR.opcode = 0'hAE;
typedef union { int i; shortreal f; } num;
```

Packed and Unpacked Arrays

Operation on Arrays

```
<u>Assignments</u>
A = B
A[i:j] = B[i:j]
A[x+:c] = B[y+:c]
A[i] = B[i]
```

Comparison A==B, A[i:j] != B[i:j]

nibble = new[13](nibble);

```
int nr_elem = nibble.size(); // returns nr of elements
nibble.delete(); // remove all elements of the array
```

Associative Arrays

Others:

```
.first(index) , .last(index) , .next(index)
```

```
Associative Array Methods

.delete(T idx) Remove the element indexed by idx
.size() Returns the size of the array
.exists(T idx) Returns 1 if the list contains an element indexed by idx
.first(T idx) Returns the first element indexed by idx
.last(T idx) Returns the ast element indexed by idx
.next(idx) Returns the next element of the array
```

Queues

Queue Methods:

Pullup, PullDown



Threads

```
forever // never ending loop
 begin
    <statements>
  and
fork
    <statement>
    <statement>
              // wait until all statements complete
// join none // wait for none of the threads
// join any // wait for any of the thread to complete
process myjob;
fork
   begin
        myjob = process::self();
      <statements>
    end
  begin : thread B
      <statements>
join any // wait until first statement finishes
disable thread B; // kill the branch thread B above
disable fork; // kill all forked sub-threads
myjob.kill(); // kill first thread of the above fork
                     Thread A
                        Thread B
             fork
                             ioin anv
                                      join
           join none
                     simulation time
myjob.await(); myjob.suspend(); myjob.status();
```

myjob.resume();

Clocking Blocks

Can be defined within modules, checkers, interfaces

```
clocking @(posedge clk);
          default input #1step output #1ns;
                               // sampled 1ps before the posedge of clk
          input #1ps Q;
          input #1step rst; // sampled 1 step, the last known value
                               // ...before the clock edge
                               // driven 1ns after the clock edge
          output #1ns A;
          output #2 B;
                               // driven 1 "timeunit" after the clock edge
          output #0 sel;
                               // driven on the clock edge
endclocking //clk
initial
begin
    rst <= 0;
                    // driven #1ns after clock
    ##1 rst <= 1:
    ##1 rst <= 0;
                    // driven #1ns after clock
    ##2 A <= 1:
                     // wait for two clocks then drive #1ns
                     // after clock
```

Mailbox & Semaphores

```
semaphore sem = new(1); // initialiaze sem
                        // with 1 available key
mailbox #(string) msg = new;
string my msg str;
fork
   begin
      sem.get(); // get the only one key
      msq.put("Hi there !"); // send a message
                              // take some time
      #1ns:
                              // give back the key
      sem.put();
   and
   begin
      sem.get(); // get the key. If not available, wait
      // key is now available,
      // check if we have a message
      if ( msq.num() >= 1 )
          my msq str = msq.get(); // "Hi there !"
      sem.put(); // give back the key
   end
join_any
Others:
sem.put(); sem.get(); sem.try put(); sem.try get()
msg.put(); msg.get(); msg.try put(); msg.try get();
msq.num()
```

Assertions

```
wire request , grant;
property is_granted(req , gnt);
        @ (posedge clk)
        req |=> gnt;
endproperty
default clocking @(posedge clk);
endclocking
property is granted bis(req , gnt);
        req |=> gnt;
endproperty
ASRT REQGNT : assert property is granted(request ,
grant);
sequence evt seq A;
        req && cmd == 1 ## req == 1 |-> cmd == 2;
endsequence
sequence evt seq B;
        req |-> cmd == 2 ##[0:10] req == 1 && cmd == 2;
endsequence
cover sequence evt_seq A;
```

Checkers

```
checker my checker(event clk, logic[7:0] a, b);
 logic [7:0] sum;
 always ff @(clk) begin
   sum <= a + 1'b1;
   p0: assert property (Sum < `MAX SUM);</pre>
 p1: assert property (@clk sum < `MAX SUM);</pre>
 p2: assert property (@clk a != b);
 p3: assert #0 ($onehot(a));
endchecker
module m(wire [31:0] bus, logic clk);
 my checker chk inst0(posedge clk, data , sum);
endmodule
module regmodel chk (...);
endmodule
bind regfile regmodel chk regchk i (.*);
```

Interfaces

```
interface apb if(input PCLK, input PRESETn);
         logic PENABLE;
         logic PREADY;
         logic PSEL;
         modport master (
                  output PENABLE .
                  output PSEL ,
                  input PREADY);
         modport slave (
                  input PENABLE,
                  input PSEL ,
                  output PREADY);
         task drive_reset();
         //...
         endtask
         covergroup apb if cg @(posedge PCLK);
         // ..
         endgroup
         generate ; ...
         endgenerate
         apb_if_cg cg = new();
endinterface
module dut(
         apb_if.master mif, // master modport
         apb_if.slave sif );// slave modport
         ///...
endmodule
```



Classes

```
class myBaseClass;
        int c1 = 1;
        int c2 = 1;
        int c3 = 1;
        function new(int a);
                c2 = 2:
                c3 = a;
        endfunction
        function void set and shift(int val);
                c3 = c2; c2 = c1;
                c1 = val;
        endfunction
endclass
class myExtendedClass extends myBaseClass;
        local int d1 = 4;
        protected int d2 = c2;
        function new:
                 super.new(d3);
                 this.d1 = m();
        endfunction
        external virtual function int m();
        static task T();
        endtask
endclass
function int myExtendedClass::m();
        // out of block implementation
        // of m() functions declared as external
endfunction
// Parameterized class
class E #(type T = int) extends myBaseClass;
        T my statck[$];
        function void add( T val );
        endfunction
endclass
Object Instances
```

```
myBaseClass b;
                       // just a null pointer
mvExtendedClass d = new; // create d object of
                        // class MyExtendedClass
myExtendedClass::T(); // call the static task of class D
                    // call the static task of object d
d.T();
Class Casting:
c = d; // implicit cast to parent class
MvExtendedClass d2;
$cast(d2,c); // cast to a subclass MyExtendedClass
```

Random Variables & Constraints

```
typedef enum {low, mid, high} AddrType;
class myBusTrans;
   rand bit[15:0] addr;
   rand bit[31:0] data;
   rand int x:
   constraint word align {addr[1:0] == 2'b0;}
   rand AddrType atype;
   constraint addr range
       (atype == low ) -> addr inside { [0 : 15] };
       (atype == mid ) -> addr inside { [16 : 127]};
       (atype == high) -> addr inside {[128 : 255]};
   // change random distribution
   // value 100 with weight = 1/3
   // value 200 with weight = 2
   // value 300 with weight = 5/5 = 1
   x dist {
      [100:102] := 1, // 1 chance out of 4 of being 100
                := 2, // 2 chances out of 4 of being 200
      [300:304] :/ 5 // 1 chances out of 4 of being
                  // ... in [300 to 304]
   function void pre randomize();
      // pre-randomization code
      // executed just before random values are...
      // ... generated
   endfunction
   function void post randomize();
      // post-randomization code
      // executed just after random values are generated
   endfunction
endelass
Random Generation
myBusTrans tr = new;
bit [15:0] data = 14;
tr.word align.constraint mode(0); // disable constraint
```

endcase

```
tr.data.rand mode(0); // disable randomization of data
repeat (50) begin
        if (tr.randomize() with
           { .atype == mid;
            tr.addr == 15 || tr.addr == 18;
             tr.data == local::data;
                 display ("addr = %16h data = %h\n",
                                 tr.addr, tr.data);
        else
                 $display ("Randomization failed.\n");
end
randcase
        3 : x = 1; // 3/8 chance to execute x=1
        1 : x = 2; // 1/8 chance to execute x=2
        4 : x = 3; // 4/8 chance to execute x=3
```

```
int a, b;
randcase
        a + b : begin x = 1; a+= 1; end
        a - b : begin x = 2; b-=2; end
        a + 2*b : x = 3;
        12'b800 : x = 4;
endcase
randsequence ( main )
        main : first second done ;
        first : add | dec ;
        second : pop | push ;
        done : { $display("done"); };
        add : { $display("add"); };
        dec : { $display("dec"); };
        pop : { $display("pop"); };
        push : { $display("push"); };
endsequence
Functional Coverage
covergroup cq1 @(posedge clk); ... endgroup
covergroup cg2 @my event0; ... endgroup
my covergroup cg0 = new;
always @ (posedge clock)
   if( sampling condition ) cg0.sample();
integer val operand;
covergroup cq;
    coverpoint val operand {
     bins a = \{ [0:63], 65 \}; // single bins
     bins b[] = \{ 100, 101, 102 \}; // [] array: 3 bins
endgroup
bit [31:0] register 12;
covergroup uart cg;
   parity en : coverpoint register 12[7];
   parity : coverpoint register 12[6:5];
endgroup
typedef enum { INIT, A, B, C } state_t;
state t cur state;
state t prev state;
covergroup cg;
   cur state : coverpoint cur state;
   prev state : coverpoint prev state;
    cur trans : coverpoint cur state {
     bins multiple[] = (INIT, A, B, C [* 3:4] );
      bins transition[] =
                (INIT,A,B,C \Rightarrow INIT,A,B,C);
     bins seg = default sequence ;
   cross prev state, cur state;
```

endgroup




DPI

```
C-Code
#include "svdpi.h"
extern void read32 (int,int*);
extern void write32(int,int);
int foo(int a) {
    read32 ( 0x8000000 , &a );
    write32 ( 0x8000000 , a *2 );
    // ...
}

SystemVerilog Code
import "DPI-C" context task foo(int);
export "DPI-C" write32 = task sv_write32;
export "DPI-C" task read32;
task write32(int addr,output int read_val);
```

UVM Base Classes

```
class uvm void;
endclass
class uvm_object extends uvm_void;
endclass
class uvm transaction extends uvm object;
class uvm_sequence_item extends uvm_transaction;
class uvm_sequence #(REQ,RSP) extends uvm_sequence_base;
endclass
class uvm component extends uvm report object;
endclass
class uvm test extends uvm component;
endclass
class uvm env extends uvm component;
        /7/...
endclass
class uvm agent extends uvm component;
endolass
class uvm monitor extends uvm component;
endclass
class uvm driver #(REQ,RSP) extends uvm component;
Endclass
class uvm sequencer#(REQ,RSP) extends uvm component;
endclass
```



UVM TestBench

```
timescale 1ns/100ps
`include "uvm macros.svh"
 include "apb if.sv"
module tb();
   import uvm pkg::*;
   import my verif pkg::
   reg clock = 0;
   reg reset n;
   // Generate clock
   initial
       forever begin
         clock <= ~clock;
         #25ns;
       end
   // Instantiate the Interface
   // between the DUT and the VIP
   apb if apb if0( clock, reset n );
   // All other VIP interfaces
   // ...
   initial
    begin
      // Configure the VIP to use the Interface
      // VIP provider specific, see user guide
       uvm config db #(virtual apb if)::
      set ( null,
                 "uvm test top.apb env0.master0",
                 "vif" ,
                apb if0);
      // All other configurations
      // Start UVM
      // Executed tests is specified by
      // +UVM TESTNAME=<> in tool CLI
      run test();
     end
   // Instantiate Design
   uart apb dut (
    .PCLK i (apb if0.PCLK),
    .PRESETn_i ( apb if0.PRESETn ),
    .PADDR i (apb if0.PADDR),
     .PPROT i (apb if0.PPROT),
     .PSEL i (apb if0.PSEL),
     .PENABLE i ( apb if0.PENABLE ),
     .PWRITE i (apb if0.PWRITE),
     .PWDATA i (apb if0.PWDATA),
     .PSTRB i (apb if0.PSTRB),
     .PREADY o (apb if0.PREADY),
     .PRDATA o (apb if0.PRDATA),
    .PSLVERR o ( apb if0.PSLVERR )
   );
endmodule
```

sequences

Compare / Search





UVM Test

```
package my verif pkg;
  `include "uvm macros.svh"
  import uvm pkg::*;
  import aed apb pkg::*;
  // Create a user sequence
  class my sequence extends apb sequence;
    `uvm_object_utils(my_sequence)
    task body();
      starting phase.raise objection(this);
      `uvm info("TEST", "starting...", UVM NONE)
      'uvm do with (req , {
       reg.address == 0;
        req.direction == WRITE;
      });
      #100us;
      `uvm_info("TEST","...completed",UVM_NONE)
      starting phase.drop objection(this);
    endtask
  endclass
  // Create a user test
  class my verif top test extends uvm test;
    `uvm component utils(my verif top test)
    apb env apb env0;
    function new(string name, uvm component parent);
      super.new(name,parent);
    endfunction
    // Build a test with the APB VIP
    function void build phase (uvm phase phase);
      apb config cfg = new();
      super.build phase(phase);
      void'(cfg.randomize() with {
        cfg.psel width == 1;
      });
     // Configure the VIP
      // this is VIP provider specific
      uvm_config_db #(apb_config)::set( this ,
                 "apb env0.master0" , "config" , cfg );
      uvm_config_db #(integer)::set( this ,
                 "apb env0" , "nr masters" , 1 );
        // Create the VIP instance
      apb env0 = apb env::type id
                          ::create("apb env0" , this );
    endfunction
  endelass
```

```
// Create a test selecting the sequence
class my verfi test 1 extends my verif top test;
  function build phase (uvm phase phase);
    uvm config db#(uvm object wrapper)::set(this,
      "apb env0.master0.sequencer.run phase",
      "default sequence",
      my sequence::type id::get());
    super.build phase(phase);
  endfunction
endclass
```

Scoreboard and Analysis ports

```
// Existing VIP should provide a uvm_analysis port
package apb vip pkg;
    // APB Monitor.
    class apb monitor extends uvm monitor;
        // A transfer has been completly received.
        uvm analysis port #(apb transfer)
                         completed transfer port;
    endclass
endpackage
// Declare the UVM Analysis Implementation Classes
`uvm analysis imp decl( apb)
`uvm analysis imp decl( tx frame)
// Scoreboard Class
class my scoreboard extends uvm component;
  `uvm component utils(my scoreboard)
 // UVM analysis port are used to collect transactions
 uvm analysis imp apb #(apb transfer,
                         lab scoreboard) apb import;
 uvm_analysis_imp_tx_frame #(uart_frame, lab scoreboard)
                         tx frame import;
 int unsigned recorded data;
  function new( string name="lab scoreboard",
                 uvm component parent=null);
    super.new(name,parent);
    apb import
                   = new("apb import"
                                           , this);
    tx frame import = new("tx frame import", this);
 endfunction
  // Record Data when a write occurs
  function void write apb (apb transfer trans);
    if ( (trans.direction == WRITE) &&
         (act address == `UART TX RX OR DIVISOR LSB))
        begin
              recorded data = trans.data;
 endfunction
```

```
// Check data when a frame is monitored
  function void write tx frame (uart frame txf);
     if (recorded data !== uart tx.data)
        begin
        `uvm error("SCOREBOARD lean",
                $psprintf("mismatch (0x%h vs 0x%h)",
                 recorded data, uart tx.data))
  endfunction
endclass
/// In Test or Environment, Create and Connect Scoreboard
class my test extends my verif top test;
  `uvm component utils(my test)
 lab scoreboard my scoreboard;
 virtual function void build phase (uvm phase phase);
   //..
   my scoreboard = scbd0::type id
                ::create("scbd0",this);
  endfunction
  // Connect Phase
 virtual function void connect phase(uvm phase phase);
   super.connect phase(phase);
   // Connect the two port implementation to ...
   // the two VIP monitors
   verif env0.apb env0.masters[0].monitor
      .completed transfer port
          .connect( scbd0.apb import );
   verif env0.uart env0.agents["uart agent0"].tx monitor
      .completed byte
          .connect( scbd0.tx frame import );
  endfunction
endclass
```

UVM Macros

`uvm object utils end

```
Reporting
```

```
`uvm info("MSG ID", "Message" , UVM LOW)
 `uvm_error("MSG_ID", "Message")
 `uvm fatal("MSG ID", "Message")
Register Classes to Factory
 `uvm component utils( <class name> )
 `uvm component utils begin( <class_name> )
   `uvm field int( <field> , UVM DEFAULT | UVM HEX )
   `uvm field string( <field> , UVM DEFAULT)
 `uvm component utils end
 `uvm object utils( <class name> )
 `uvm object utils begin( <class name> )
   `uvm field int( <field> , UVM DEFAULT | UVM HEX )
```

`uvm field string(<field> , UVM DEFAULT)