




Plan

- Ch1 – Overview of SystemC
- Ch2 – Data Types
- Ch3 – Modules
- Ch4 – Notion of Time
- Ch5 – Concurrency
- Ch6 – Predefined Channels
- Ch7 – Structure
- Ch8 – Communication
- Ch9 – Custom Channels and Data
- Ch10 – Transaction Level Modeling



Planning

- **Session 1 (2h)**
 - Chap. 1, 2, 3, 4 and 5
- **Session 2 (2h)**
 - Start of Chap. 6
 - TD Counter
- **Session 3 (2h)**
 - End of Chap. 6 and Start of Chap. 7
 - TD Dataflow
- **Session 4 (2h)**
 - End of Chap. 7
 - TP N°1
- **Session 5 (2h)**
 - Chap. 8,9,10
- **Session 6 (3h)**
 - TP N°2 (UART), evaluation 1
- **Session 7 (3h)**
 - TP N°2 (UART), evaluation 1
- **Session 8 (3h)**
 - TP N°3, evaluation 2
- **Session 9 (2h)**
 - DS, evaluation 3
- **Session 10 (3h)**
 - TP N°4



Overview of System Design using SystemC

Copyright © F. Muller
2005-2019



Ch1 - 3 -

3



Electronic Systems Now

- Blend of Hardware and Software
 - CoDesign (Concurrent Design)
 - Embedded Systems
- Software / Firmware
 - Bottleneck (communication)
- Easier to create heterogeneous concurrency than to use it !

Copyright © F. Muller
2005-2020



Overview of SystemC




Ch1 - 4 -


4

Soft versus Hard

- CPU (Cortex ...)
- FPGA (Virtex5, Zynq ...)
- ASSP (Application-Specific Standard Product)
- ASIC (Application-Specific Integrated Circuit)
- SoC, MPSoC



Xilinx



Copyright © F. Muller
2005-2020

Overview of SystemC




Ch1 - 5 -


5

Performance

- FPGA versus DSP/CPU



Intel FPGA: 16-Bit Fixed-Point, 1024-Point FFT Performance Comparison



Copyright © F. Muller
2005-2020

Overview of SystemC




Ch1 - 6 -

6




Time to Market

Time spent on different phases in a typical SoC design project



Language Comparison



Overview of SystemC

- Introduction
- SystemC Language Architecture
- Models of Computation
- TLM Based Methodology

Copyright © F. Muller
2005-2019



Ch1 - 9 -

9

History of SystemC

- SystemC is the confluence of four streams of ideas
 - Work at Synopsys with University of California, Irvine
 - Infineon (formerly Siemens HL), Frontier Design (IMEC)
 - Work within Open SystemC Initiative (OSCI)
 - Accellera Systems Initiative Language Working Group (LWG) since 2012 and SystemC 2.3
- Version 1.0 : Hardware design flow
 - RTL and behavioral level modeling
- Version 1.1
 - Timed functional modeling (e.g. for busses)
- Version 2.0.1 : System Design Flow
- Version 2.1 (October 2004) : Improve Software part
 - TLM modeling
 - Dynamic Threads (Software) ...
 - New released (October 2005)
- Version 2.2 (March 2007)
- Version 2.3 (March 2012), including TLM
- Version 2.3.1 (November 2006)
- Version 2.3.2 (October 2017)
- Version 2.3.3 (October 2018)



Copyright © F. Muller
2005-2020



Overview of SystemC



Ch1 - 10 -

10

What is SystemC ?

- Add-on to C++ in order to express Hardware device
 - Concurrency
 - Communication mechanisms
 - Reactivity
 - Concept of time
- SystemC is not a language but rather a class library
- SystemC is not a panacea that will solve every design productivity issue
- SystemC is coupled with the SystemC Verification Library (SCV) and TLM for communication
- SystemC provides a common language for Sw and Hw

Copyright © F. Muller
2005-2020


Overview of SystemC

SYSTEMC™ Ch1 - 11 -

11

C++ Mechanics for SystemC

- C++ class library
- SystemC environment
 - SystemC-supported platform (Window, Linux ...)
 - SystemC-supported C++ compiler (GNU, Visual . NET)
 - SystemC library (Compiled)
- Flow for compiling a SystemC Program
 - Using makefile !



Copyright © F. Muller
2005-2020

Overview of SystemC

SYSTEMC™ Ch1 - 12 -

12

Overview of SystemC

- Introduction
- **SystemC Language Architecture**
- Models of Computation
- TLM Based Methodology


Copyright © F. Muller
2005-2019



Ch1 - 13 -

13

SystemC Language Architecture



Copyright © F. Muller
2005-2020



Overview of SystemC



Ch1 - 14 -

14

Components

■ Modules and Hierarchy

Predefined Primitive Channels (Main, FIFO, Signal)			
Simulation kernel	Threads & Methods	Channels & Interfaces	Data types: Logic, Integer, Float, port
Events, Sensitivity & Notification	Modules & Hierarchy		

- Correspond to a class (SC_MODULE)
- Simulation processes are member functions of SC_MODULE class
- Module is like an VHDL entity and architecture

■ Threads and Methods

Predefined Primitive Channels (Main, FIFO, Signal)			
Simulation kernel	Threads & Methods	Channels & Interfaces	Data types: Logic, Integer, Float, port
Events, Sensitivity & Notification	Modules & Hierarchy		

- A methods or threads are a member function of a module (SC_MODULE)
- Methods (SC_METHOD)
 - No argument, no return value, just a function ...
 - Methods are invoked multiple times (Simulator kernel repeatedly calls the method)
- Thread (SC_THREAD)
 - Simulator kernel invokes once
 - Can be suspended or resumed
 - Using Dynamic thread (v2.1)

Copyright © F. Muller
2005-2020

Overview of SystemC

SYSTEMC™ Ch1 - 15 -

15

Components – cont

■ Events, Sensitivity, and Notification

Predefined Primitive Channels (Main, FIFO, Signal)			
Simulation kernel	Threads & Methods	Channels & Interfaces	Data types: Logic, Integer, Float, port
Events, Sensitivity & Notification	Modules & Hierarchy		

- The methods and the threads are sensitive to
 - An event (sc_event)
 - Events (sc_event_queue) v2.1
- An event triggers SC_METHOD or SC_THREAD
- Events are fired through the “notify” function
- The sensitivity list may be static or dynamic
- Dynamic cases
 - For Method : next_trigger(arg) function
 - For Thread : wait(arg) function

■ Data Types

Predefined Primitive Channels (Main, FIFO, Signal)			
Simulation kernel	Threads & Methods	Channels & Interfaces	Data types: Logic, Integer, Float, port
Events, Sensitivity & Notification	Modules & Hierarchy		

- Mathematical calculations using sc_fixed<> and sc_int<> (DSP functions)
- Familiar data type like sc_logic and sc_lv<> (std_logic and std_logic_vector in VHDL)

Copyright © F. Muller
2005-2020

Overview of SystemC

SYSTEMC™ Ch1 - 16 -

16

Components – cont

Channels and Interfaces

Predefined Primitive Channels (Mutex, FIFO, Signals)			
Simulation Kernel	Threads & Methods	Channels & Interfaces	Data Types: Logic, Integer, Float, port
Events, Sensitivity & Notification	Modules & Hierarchy		

- Couple entity/architecture in SystemC like VHDL (not Verilog !)
- VHDL communications are signals/wire
- SystemC uses either primitive channels or hierarchical channels
- Connection of modules via ports
- The implementation of a channel (sc_fifo) is an interface (sc_fifo_if)

Predefined Primitive Channels

Predefined Primitive Channels (Mutex, FIFO, Signals)			
Simulation Kernel	Threads & Methods	Channels & Interfaces	Data Types: Logic, Integer, Float, port
Events, Sensitivity & Notification	Modules & Hierarchy		

- Mutex (sc_mutex), semaphore (sc_semaphore)
- FIFO (sc_fifo)

Copyright © F. Muller
2005-2020

Overview of SystemC

SYSTEMC™ Ch1 - 17 -


17

Simulation

SystemC Simulation Kernel

Predefined Primitive Channels (Mutex, FIFO, Signals)			
Simulation Kernel	Threads & Methods	Channels & Interfaces	Data Types: Logic, Integer, Float, port
Events, Sensitivity & Notification	Modules & Hierarchy		

- Elaboration
 - Execution of statements prior to sc_start() function
 - Initialization of data structure
 - Establishment of connectivity
 - Preparation of the next phase
- Execution
 - Handing control to the SystemC simulation kernel



Copyright © F. Muller
2005-2020

Overview of SystemC

SYSTEMC™ Ch1 - 18 -

18

Phase Summary for SystemC

- Compilation
 - C++ compiler transforms C++ test into object code
- Linking
 - C++ linker builds executable out of objects and libraries
- Execution
 - Executable is started allocates system ressources
- Elaboration
 - SystemC kernel connects and initializes design portions
- Simulation
 - SystemC kernel works on event queue until no more events

Overview of SystemC

- Introduction
- SystemC Language Architecture
- Models of Computation
- TLM Based Methodology



Introduction

- Fundamental to System Level Design
- Model of computation (MOC)
 - Model of time employed
 - real or integer values
 - untime
 - Event ordering constraints within the system
 - Globally ordered
 - Partially ordered
 - Supported method(s) of communication between concurrent processes
 - The rule for process activation
- Example
 - VHDL : single fixed model of computation
 - No way to customize the given model



And SystemC ?

- Also single fixed MOC
 - Extremely general
 - Customized MOC
- Example of customization
 - Event (sc_event)
 - Notify(), Wait() : time is integer value (sc_event class)
 - Overloading these functions : time can be real value : sc_my_event class
 - Module (sc_module)
 - Correspond to a class sc_module (an entity in VHDL)
 - Overloading this class : RTL level module : sc_rtl_module
 - Channels, interfaces, ports





And SystemC ?

- Well know MOC
 - Static multirate dataflow
 - Dynamic multirate dataflow
 - Khan process networks
 - Discrete event as used for
 - RTL Hardware modeling
 - Network modeling (e.g. stochastic or "wait room" models)
 - Transaction-based SoC platform modeling

- SystemC can mixes Models of Computation



The RTL MOC

- Correspond to digital hardware synchronized by clock signals
 - Used by VHDL/VERILOG language
 - Supported by commercial hardware synthesis tools
- All communication between processes occurs through signals (sc_signal, sc_signal_rv, ...)
- RTL Modules are **Pin-Accurate and Cycle-Accurate**
 - A port of an RTL module directly correspond to wires (real world)
 - SystemC signals closely mirror the behavior of VHDL signals
 - `S <= A after 10 ns; -- VHDL`
 - `S = A; // SystemC`
 - SystemC signals do not allow time delays to be specified when signal assignments are performed
 - But you can customized a signal ...





Khan Process Networks (KPN)

- Effective MOC for building algorithmic models of signal-processing applications
 - Multimedia applications
 - Communications product domains
- Computing blocks (processes)
 - Concurrently execution
 - Connected by channels that carry sequences of data tokens
 - These channels are infinite length FIFO channels
 - Blocking read operations
 - Nonblocking write operations
- KPN systems are deterministic
- KPN have no concept of time (**UnTimed Functional Model**, UTFM)
- Practically ...
 - addition time delays (**Timed Functional Model**, TFM)
 - FIFO are not infinite (blocking write operations are possible)

Copyright © F. Muller
2005-2020



Overview of SystemC



Ch1 - 25 -

25



Static DataFlow (SDF)

- Special case of Khan process networks
 - Functionality within each process includes 3 stages
 - Reading of all input tokens
 - Execution of the computation within the process
 - Writing of all output tokens
 - The number of read/write tokens is executed, is fixed and knows at compile-time
- Tools can analyze the network and **build static execution schedules** for processes and **compute bounds for all FIFOs at compile-time** rather than execution-time
- SystemC : using DataFlow Modeling Style (**Functional Modeling**)

Copyright © F. Muller
2005-2020



Overview of SystemC



Ch1 - 26 -

26



Transaction-Level Models

- Represents one specific type of the discrete-event MOC
- Communication models between modules using functions calls
 - Functions represent the transaction
 - Transactions can be viewed as having
 - Specific start time
 - Specific end time
 - Payload data




Overview of SystemC


- Introduction
- SystemC Language Architecture
- Models of Computation
- **TLM Based Methodology**



Layer of Hardware Design




Scope of Layer







Purpose of Layer



Abstraction Terminology




Example (1/3) Cycle-Time



Copyright © F. Muller
2005-2020

33


Example (2/3) Approximate-Time



Copyright © F. Muller
2005-2020

34


Example (3/3) UnTimed



Copyright © F. Muller
2005-2020

35

TLM Based Methodology TLM Based Flow



Copyright © F. Muller
2005-2020

36



TLM Based Methodology Goals

- Goal 1
 - Refinement of implementation features such as Hw/Sw partitioning
 - Hw partitioning among ASICs, FPGAs and boards
 - Bus architecture exploration
 - Co-processor definition or selection
- Goal 2
 - Development platform for system software
- Goal 3
 - “Golden Model” for the hardware functional verification
- Goal 4
 - Hardware micro-architecture exploration
 - Basis for developing detailed hardware specification
- May be another goals ?

- SystemC is a good candidate for TLM Based Methodology !

