



- Ch1 Overview of SystemC
- Ch2 Data Types
- Ch3 Modules
- Ch4 Notion of Time
- Ch5 Concurrency
- Ch6 Predefined Channels
- Ch7 Structure
- Ch8 Communication
- Ch9 Custom Channels and Data



Ch10 - Transaction Level Modeling

Copyright © F. Muller 2007-2020



Transaction Level Modeling (TLM)



Ch10 - 1 -

1





Transaction Level Modeling

- TLM Introduction
- TLM Interfaces
- TLM Channels
- Example

TLM			
Predefin	Predefined Primitive Channels (Mutexs, FIFOs, Signals)		
Simulation	Threads & Methods	Channels & Interfaces	Data types Logic, Integers, Fixed point
Kernel	Events, Sensitivity & Notification	Modules & Hierarchy	

Copyright © F. Muller 2007-2020







- **TLM Standardization Alliance**
 - June 2004 : OSCI / OCP-IP
 - Common TLM API
- Companies endorsing TLM standard within press release:
 - Cadence, CoWare, Forte, Mentor, Philips, ST, Synopsys
 - Atrenta, Calypto, Celoxica, Chip Vision, ESLX, Summit, Synfora
 - OCP-IP
- Whv?
 - Integrate Hw & Sw models
 - Early platform for Sw development
 - Early system exploration and verification
 - Verification reuse
- TLM version
 - 1.0 : Standard release (June 2005)
 - 2.0 : Draft release (Nov. 2006)
 - 2.3 : Build-in SystemC



Transaction Level Modeling (TLM)



Ch10 - 3 -

3



TLM API Goals



- Support design & verification IP reuse
- Usability
- Safety
- Speed
- Generality
 - Abstraction levels
 - Hw / Sw prototyping
 - Several communication architectures (bus, packet, NoC ...)
 - Different protocols

Copyright © F. Muller 2007-2020









- Focus on SystemC interface classes
 - Define small set of generic, reusable TLM interface
 - Different components implement same interfaces
- Object passing semantics
 - similar to sc fifo, effectively pass-by-value
 - Avoids problems with raw C/C++ pointers
 - Leverage C++ smart pointers and containers where needed
- Unidirectional versus Bidirectional dataflow
 - Unidirectional interfaces are similar to sc fifo
 - Bidirectional is possible by using Unidirectional interfaces
 - Separates requests from responses
- Blocking versus non-blocking
- Use sc port and sc export





Ch10 - 5 -





Transaction Level Modeling

- TLM Introduction
- TLM Interfaces
- TLM Channels
- Example

TLM			
Predefir	Predefined Primitive Channels (Mutexs, FIFOs, Signals)		
Simulation	Threads & Methods	Channels & Interfaces	Data types Logic, Integers, Fixed point
Kernel	Events, Sensitivity & Notification	Modules & Hierarchy	

Copyright © F. Muller 2007-2020





TLM Interface style



- same as sc fifo
- blocking / non-blocking
 - SC THREAD : blocking & non-blocking (wait calls)
 - SC METHOD : non-blocking only
- Tranfers
 - Unidirectional
 - Bidirectional
- TLM Tag
 - C++ Trick
 - Allow us to implement more than one version interface

template<class T> class tlm tag { };

Copyright © F. Muller 2007-2020



Transaction Level Modeling (TLM)



Ch10 - 7 -



TLM Interface style



- Nonblocking: Means function implementations can never call wait().
- **Blocking:** Means function implementations *might* call wait().
- Unidirectional: data transferred in one direction
- Bidirectional: data transferred in two directions
- Poke/Peek: Poke overwrites data and can never block. Peek reads most recent valid value. Poke/Peek are similar to write/read to a variable or signal.
- Put/Get: Put queues data. Get consumes data. Put/Get are similar to writing/reading from a FIFO.
- **Pop:** A pop is equivalent to a get in which the data returned is simply ignored.
- **Master/Slave:** A master initiates activity by issuing a *request*. A slave passively waits for requests and returns a *response*.

Copyright © F. Muller 2007-2020










- Blocking Interfaces (SC THREAD)
 - put(): from Initiator to Target
 - get(), peek(): from Target to Initiator



```
template < typename T >
                                                                                     template < typename T >
             class tlm_blocking_get_if: public virtual sc_interface
                                                                                     class tlm_blocking_peek_if: public virtual sc_interface
             nublic
get
              virtual T get( tlm_tag<T> *t = 0 ) = 0;
                                                                        peek
                                                                                      virtual T peek( tlm_tag<T> *t = 0 ) const = 0;
              virtual void get(T \& t) \{ t = get(); \}
                                                                                       virtual void peek( T &t ) const { t = peek(); }
                                                                                     template < typename T >
             template < typename T >
                                                                        get
                                                                                     class tlm_blocking_get_peek_if:
             class tlm_blocking_put_if: public virtual sc_interface
                                                                                      public virtual tlm_blocking_get_if<T>
put
                                                                                       public virtual tlm_blocking_peek_if<T>
             public:
              virtual void put( const T &t ) = 0;
```



Transaction Level Modeling (TLM)




Ch10 - 9 -






- Non-Blocking Interfaces (SC METHOD, SC THREAD)
 - from Initiator to Target
 - nb_put(), nb_can_put(), ok_to_put()
 - from Target to Initiator
 - nb_get(), nb_can_get(), ok_to_get()
 - nb peek(), nb can peek(), ok to peek()



Initiator



Copyright © F. Muller 2007-2020



Transaction Level Modeling (TLM)







get()


nb_get() nb_peek()

Initiator

nb_put()

nb_can_put()

- Mixed Blocking / Non-blocking Interfaces
 - get(), put()
 - peek()



Copyright © F. Muller 2007-2020

get

put

nb put

nb_get

Transaction Level Modeling (TLM)


Ch10 - 11 -


11





- Blocking Interface (SC THREAD)
 - No Non-Blocking interface!
 - tlm transport if class
 - transport() method





Copyright © F. Muller 2007-2020









- Based on implementation on sc fifo
- tlm fifo behavior
 - when you put a transaction into the tlm fifo, you cannot get until the next delta cycle.
 - zero sized
 - infinite sized

```
template < typename T >
template< typename T >
                                                                                                 class tlm_fifo_put_if:
class tlm_fifo_debug_if: public virtual sc_interface
                                                                                                   public virtual tlm_put_if<T>,
                                                                                                   public virtual tlm_fifo_debug_if<T>
public
 virtual int used() const = 0;
 virtual int size() const = 0;
                                                                                                 template < typename T > class tlm_fifo_get_if:
 virtual void debug() const = 0;
                                                                                                   public virtual tlm_get_peek_if<T>,
public virtual tlm_fifo_debug_if<T>
 virtual bool nb_peek( T & , int n ) const = 0;
virtual bool nb_poke( const T & , int n = 0 ) = 0;
```

Transaction Level Modeling (TLM)


Ch10 - 13 -

13



Inheritance Diagram of Interfaces





Copyright © F. Muller 2007-2020







Transaction Level Modeling

- TLM Introduction
- TLM Interfaces
- TLM Channels
- Example

	TLM			
	Predefined Primitive Channels (Mutexs, FIFOs, Signals)		Signals)	
	Simulation Kernel	Threads & Methods	Channels & Interfaces	Data types Logic,
		Events, Sensitivity & Notification	Modules & Hierarchy	Integers, Fixed point

Copyright © F. Muller 2007-2020

Ch10 - 15 -

15





tlm fifo<T>

```
template <class T>
class tlm_fifo :
 public virtual tlm_fifo_get_if<T>,
 public virtual tlm_fifo_put_if<T>, public sc_prim_channel
public:
  explicit tlm_fifo( int size_ = 1 )
   : sc_prim_channel( sc_gen_unique_name( "fifo" ) )
  explicit tlm_fifo( const char* name_, int size_ = 1 )
   : sc_prim_channel( name_ )
}
```

```
// tlm get interface
                bool nb_get( T& );
                bool nb_can_get( tlm_tag<T> *t = 0 ) const;
const sc_event &ok_to_get( tlm_tag<T> *t = 0 ) const
                // tlm peek interface
                T peek(tlm_tag<T> *t = 0) const;
bool nb_peek(T&) const;
peek
                bool nb_can_peek(tlm_tag<T> *t = 0) const;
                const sc_event &ok_to_peek( tlm_tag<T> *t = 0 ) const
                // tlm put interface
                void put( const T& );
bool nb_put( const T& );
bool nb_can_put( tlm_tag<T> *t = 0 ) const;
                const sc_event& ok_to_put( tlm_tag<T> *t = 0 ) const
```

Copyright © F. Muller 2007-2020







tlm req rsp channel<REQ, RSP>

```
    Bidirectional channel

                                                                             template < typename REQ , typename RSP >
                         2 FIFOS
                                                                             class tlm_req_rsp_channel: public sc_module
                                                                             public:
                                                                              // uni-directional slave interface
                                                                              sc_export< tlm_fifo_get_if< REQ > > get_request_export;
                                                                              sc_export< tlm_fifo_put_if< RSP > > put_response_export;
     template < typename REQ , typename RSP >
                                                                              // uni-directional master interface
    class tlm_master_if :
  public virtual tlm_put_if< REQ >
                                                                              sc_export< tlm_fifo_put_if< REQ > > put_request_export;
                                                                              sc_export< tlm_fifo_get_if< RSP > > get_response_export;
      public virtual tlm_get_peek_if< RSP >
                                                                              // master / slave interfaces
                                                                              sc_export< tlm_master_if< REQ , RSP >> master_export; sc_export< tlm_slave_if< REQ , RSP >> slave_export;
     template < typename REQ , typename RSP >
     class tlm slave if:
     public virtual tlm_put_if< RSP >
      public virtual tlm_get_peek_if< REQ >
                                                                              tlm_req_rsp_channel( int req_size = 1 , int rsp_size = 1 )
                                                                              tlm_req_rsp_channel( sc_module_name module_name ,
                                                                                               int req size = 1, int rsp size = 1)
Copyright © F. Muller
2007-2020
                                                                                                                  (SYSTEMC™ Ch10 - 17 -
                                   Transaction Level Modeling (TLM)
```

17






(SYSTEMC™ Ch10 - 18 -

- Graphical Representation
 - All connections are not compulsory

Transaction Level Modeling (TLM)



18

Copyright © F. Muller 2007-2020






- tlm transport channel<REQ, RSP>
 - Bidirectional channel
 - Each request is bound to one response
 - One place only

```
template < typename REQ , typename RSP >
                                                                     class tlm_transport_channel: public sc_module
     template < typename REQ , typename RSP >
     class tlm_transport_if: public virtual sc_interface
                                                                     public:
                                                                       // master transport interface
     public:
                                                                       sc_export< tlm_transport_if< REQ , RSP > > target_export;
      virtual RSP transport( const REQ & ) = 0;
                                                                       // uni-directional slave interface
                                                                       sc_export< tlm_fifo_get_if< REQ > > get_request_export;
                                                                       sc_export< tlm_fifo_put_if< RSP > > put_response_export;
     template < typename REQ , typename RSP >
                                                                       // slave interfaces
     class tlm_slave_if:
      public virtual tlm_put_if< RSP >
                                                                       sc_export< tlm_slave_if< REQ , RSP > > slave_export;
      public virtual tlm_get_peek_if< REQ >
                                                                       tlm_transport_channel()
                                                                       tlm_transport_channel( sc_module_name nm )
Copyright © F. Muller
2007-2020
                                                                                                                            Ch10 - 19 -
                                 Transaction Level Modeling (TLM)
```

TLM Channels
TLM Transport Channel (2/2)



- Graphical Representation
 - All connections are not compulsory



20





Transaction Level Modeling

- TLM Introduction
- TLM Interfaces
- TLM Channels
- Example

		TLM		
Predefined Primitive Channels (Mutexs, FIFOs, S		Signals)		
	Simulation Kernel	Threads & Methods	Channels & Interfaces	Data types Logic,
		Events, Sensitivity & Notification	Modules & Hierarchy	Integers, Fixed point

Copyright © F. Muller 2007-2020

Ch10 - 21 -

21





User Layer Protocol-specific "convenience" API Targeted for embedded SW engineer Typically defined and supplied by IP vendors	amba_bus->burst_read(buf, adr, n);
Protocol Layer Protocol-specific code Adapts between user layer and transport layer Typically defined and supplied by IP vendors	req.addr = adr; req.num = n; rsp = transport(req); return rsp.buf;
Transport Layer Uses generic data transport APIs and models Facilitates interoperability of models Key focus of TLM standard May use generic fifos, arbiters, routers, xbars, pipelines, etc.	sc_port <tlm_transport_if<req, rsp=""> > p;</tlm_transport_if<req,>


Copyright © F. Muller 2007-2020







Master / Slave Example Global View of the example*








```
POLYTECH"
                   Master / Slave Example
                                                                                                                                     UNIVERSITÉ
CÔTE D'AZUR
                   Master Side - Module (2/2)
                                         class master : public sc module
         master
                                         public:
                                         basic_initiator_port<ADDRESS_TYPE,DATA_TYPE> initiator_port;
                                          SC_HAS_PROCESS( master );
                                          master::master( sc_module_name module_name )
                                           : sc_module( module_name ) , initiator_port("iport")
                                           SC_THREAD( master_thread );
   Name : initiator port
                                          void master thread()
   Type: basic_initiator_port
                                           DATA TYPE d;
                                           for (ADDRESS_TYPE a = 0; a < 25; a++) {
    cout << "Writing Address" << a << " value " << a + 10 << endl;
    initiator_port.write( a , a + 10 );
                                                                                                            use of basic if
                                           for ( ADDRESS_TYPE a = 0; a < 25; a++ ) {
                                            initiator_port.read(a, d); 
cout << "Read Address" << a << "got" << d << endl;
                                                                                                             (Master Implementation)
 Copyright © F. Muller
2007-2020
                                    Transaction Level Modeling (TLM)
                                                                                                                                 Ch10 - 25 -
25
```



```
POLYTECH"
                  Master / Slave Example
                                                                                                                                 UNIVERSITÉ
CÔTE D'AZUR
                  Slave Side – Module (2/2)
        class slave
                                                                                          Name: target_port
                                                                                                                          slave
         public sc_module ,
                                                                                          Type: if_type
         public virtual basic_slave_base< ADDRESS_TYPE , DATA_TYPE >
        public:
        sc export< if type > target_port; <
                                                                         sc_export of itself
        slave::slave( sc_module_name module_name , int k ) :
                                                                         (slave module)
         sc_module( module_name ) , target_port("iport") {
target_port.bind( *this); 
                                                                        basic slave base inherits of if type
         memory = new ADDRESS_TYPE[ k * 1024 ];
        basic_status_slave::write( const ADDRESS_TYPE &a , const DATA_TYPE &d ) {
  cout << name() << " writing at " << a << " value " << d << endl;</pre>
         memory[a] = d;
         return basic_protocol::SUCCESS;
                                                                                                  Slave Implementation of basic if
        basic_status slave::read( const ADDRESS_TYPE &a , DATA_TYPE &d ) {
         d = memory[a];
         cout << name() << " reading from " << a << " value " << d << endl;
         return basic_protocol::SUCCESS;
         ADDRESS_TYPE *memory;
 Copyright © F. Muller
2007-2020
                                                                                                              (SYSTEMC™ Ch10 - 27 -
                                  Transaction Level Modeling (TLM)
27
```







- SystemC 2.2 / TLM 1.0 (http://www.systemc.org)
- Stuart Swan, "Introduction to Transaction Level Modeling in SystemC", Cadence Design Systems, Inc, 2005
- Transaction Level Modeling in SystemC, Adam Rose, Stuart Swan, John Pierce, Jean-Michel Fernandez, Cadence Design Systems, Inc
- Towards a SystemC Transaction Level Modeling Standard, Stuart Swan, Adam Rose, John Pierce, June 2004
- TLM 1.0 : use of example 3 2

Copyright © F. Muller 2007-2020 Transaction Level Modeling (TLM)

(SYSTEMC™ Ch10 - 29 -