

https://www.youtube.com/watch?v=5tJPXYA0Nec



WHAT IS VERIFICATION ?





11/09/2020

- Introduction to Verification
- SystemVerilog classes and random variables
- Lab: Using SystemVerilog

18/09/2020


- Metrics Driven Verification Methodology
- UVM and Test Sequences
- Lab: Using UVM to develop tests

25/09/2020:

- Functional Coverage
- Checking
- Lab: Checking and Coverage



Introduction to Verification









Know about what verification is

Agenda

- Why do we verify?
- What do we verify?
- When do we verify?
- Who verifies?
- How do we verify?

26/11/2018 Page 6





- François Cerisier http://www.linkedin.com/in/fcerisier
- Founder of AEDVICES Consulting, 2012
- □ Around "some" years experience in Design & Verification Consulting
- Involved in various verification methodologies of complex systems and IPs
 - CDV: Coverage driven verification,
 - FV: Formal Verification, Complete formal verification
 - System modeling, Testbench qualification, graph based verification, hardware/software coverage verification, ...
 - Requirements Based Design & Verification: DO254, Space Industry

□Verification Projects Types:

- Peripherals and IPs
- Interconnects
- Multimedia Sub-Systems
- System-On-Chips
- CPUs and DSPs
- Firmware / Hardware, Low Level RT Software
- EDA support for US start-ups

□ Worked on projects:



























THALES SYNOPSYS®

©2018-2020 - AEDVICES Consulting Page 7

AEDVICES Consulting





- Design & Verification Services
 - Consulting, Contracting
 - Competence Center Development
 - □ ICs & Embedded Systems



Tools & Infrastructure

Learning & Development Solutions

- Core and Crossover skills:
 - Classroom training
 - Independent Learning
 - Coaching/guidance

- Verification IPs and EDA tools
- Application Engineering
- Methodology implementations:
- Verification standards (UVM, PSS)
- Non-regression, continuous integration, requirements driven verification, ++







8



Our Expertise










How Many Bugs is too many ???





Source: https://stackoverflow.com/questions/625344/how-many-bugs-is-too-many

10





Calculate Any Idea ?



26/11/2018 11

Why do we verify ?



□Any Idea ?







Un bogue informatique avait contraint le Boeing 787 à être redémarré tous les 248 jours

Pour éviter une interruption totale du système électrique

Le 4 septembre 2018, par Coriolan, Chroniqueur Actualités



De nos jours, toutes nos actions quotidiennes impliquent des programmeurs, du simple fait de passer un appel sur téléphone au pilotage des avions de ligne. C'est pourquoi on a vu pas mal de fois des gens tués dans des accidents de voiture à cause de bogues de logiciels alors que d'autres ont péri dans des crashs d'avions pour la même raison.

Parfois même, des projets de grande envergure sont condamnés à l'échec à cause d'un simple dysfonctionnement informatique lié au codage, à l'image du tristement célèbre vol 501 du lanceur européen Ariane 5 qui a eu lieu le 4 juin 1996 et qui s'est soldé par un échec. Ou plus récemment la chute libre de l'atterrisseur Schiaparelli de l'ESA (Agence spatiale européenne) sur le sol de Mars à cause d'un bogue informatique.

Vous l'aurez compris, même les grands projets coûtant parfois des milliards et des années de travail se trouvent voués à l'échec à cause de simples lignes de code. Mais qu'en est-il d'un avion de ligne moderne comme le Boeing Actualité | Société

CONTRÔLE AÉRIEN

Un avion disparaît des radars après un bug informatique

Par LEXPRESS.fr avec AFP, publié le 13/07/2018 à 19:08





normal", a déclaré Stéphane Lesage. "Cela peut paraître beaucoup quatre kilomètres" mais "quand on vole à plus de 800 km/h, c'est quelques secondes" seulement, a-t-il expliqué, qualifiant cet événement de "vraiment grave". "Nous sommes passés proche d'une collision en vol", écrit le syndicat dans un communiqué.



Cruise Control Bug!



Publié le 12/02/2013 à 14:32, Mis à jour le 12/02/2013 à 14:33

Son régulateur de vitesse bloqué, il franchit 3 péages à 200 km/h

Faits divers

Un automobiliste a eu une très grosse frayeur samedi soir sur l'A16, à hauteur d'Abbeville, dans la Somme. Un bug du régulateur de vitesse est survenu, obligeant le véhicule a roulé à 200 km/h pendant près de 170 km.

Le conducteur d'une Renault Laguna a été pris au piège de son propre véhicule. A cause d'une défaillance du régulateur de vitesse, plus il tente de freiner, plus la voiture accélère. Lorsqu'il s'aperçoit du problème, l'homme roule déjà à 160 km/h. Très vite, le véhicule atteint une vitesse de croisière de 200 km/h

Pendant son long périple, l'homme parvint à alerter les secours. Les gendarmes viennent alors escorter la voiture folle sur l'autoroute et aident l'homme à franchir trois péages. Ce n'est qu'une fois la frontière belge passée que le conducteur a pu arrêter le véhicule, dans un fossé.

L'homme est sain et sauf mais a fait deux crises d'épilepsie avant d'être hospitalisé. Une enquête est ouverte pour déterminer l'origine du dysfonctionnement. Ce modèle de voiture, sans pédales d'accélérateur, ni freins, est adapté à la conduite des personnes handicapées.

14





A (software) **bug** is the common term used to describe an error, flaw, mistake, <u>failure</u>, or <u>fault</u> in a computer program or <u>system</u> that produces an incorrect or unexpected result, or causes it to behave in unintended ways.

Source: http://en.wikipedia.org/wiki/Software bug

Error : Wrong judgement

Mistake : Error caused by insufficient knowledge Root Cause = Human

Flaw : Imperfection

Failure : Omission of expected action <

Fault : Unsatisfactory feature Root Cause = Physics







designlines SoC

Blog

Bugs Happen

Dr. Lianfeng Yang, ProPlus Design Solutions

1/14/2016 03:00 PM FST

0 comments post a comment













Small problems that could be ignored in the past are now becoming critical for advanced designs using small nodes as cost and risk increase significantly.

The world of chip design and manufacturing is no different than any other: Bugs happen.

http://www.eetimes.com/author.asp?section_id=36&doc_id=1328686






https://www.mayerdan.com/ruby/2012/11/11/bugs-per-line-of-code-ratio

ratio of bugs per line of code 11 November 2012

The more development I do the more I feel like increased Lines Of Code (LOC), nearly always results in increased bugs.

- (a) Industry Average: "about 15 50 errors per 1000 lines of delivered code." He further says this is usually representative of code that has some level of structured programming behind it, but probably includes a mix of coding techniques.
- (b) Microsoft Applications: "about 10 20 defects per 1000 lines of code during in-house testing, and 0.5 defect per KLOC (KLOC IS CALLED AS 1000 lines of code) in released product (Moore 1992)." He attributes this to a combination of code-reading techniques and independent testing (discussed further in another chapter of his book).
- (c) "Harlan Mills pioneered 'cleanroom development', a technique that has been able to achieve rates as low as 3 defects per 1000 lines of code during in-house testing and 0.1 defect per 1000 lines of code in released product (Cobb and Mills 1990). A few projects for example, the space-shuttle software have achieved a level of 0 defects in 500,000 lines of code using a system of format development methods, peer reviews, and statistical testing."











Moore's Law – The number of transistors on integrated circuit chips (1971-2016) Our World in Data Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are



Engineering Connected Intelligence: A Socio-Technical Perspective - Scientific Figure on ResearchGate. Available from: https://www.researchgate.net/Moores-Law-Number-of-transistors-on-integrated-circuitchips_fig1_323512822 [accessed 19 Nov, 2018]

Licensed under CC-BY-SA by the author Max Roser




18 x 10⁹ transistors

https://en.wikipedia.org/wiki/Moore%27s law

As of 2017, the commercially available processor possessing the highest number of transistors is the 48 core Centriq with over 18 billion transistors.[119]

18





- If something can go wrong, it will sooner or later
- Hopefully, cats always land on their feet

Mother nature's laws:

- Bugs represent the most part of insects
- Erik J. van Nieukerken has made a scientific estimate that there are 1,017,018 species of insects in the world.
- At any time, it is estimated that there are some 10 quintillion (10,000,000,000,000,000) individual insects alive. (https://www.si.edu/spotlight/buginfo/bugnos)

The Law Of Simplicity / Occam's razor

- We can keep simple things simple
- but we can hardly keep complex things simple.

Comparison

- Human brain has only 100 billions of neurons (mine has obviously less)
- As of 2015, the highest transistor count in a commercially available chip is over 10 billions transistors, in a 32-core










The later a bug is found, the higher cost it has



Cost of a wafer

The cost to set up a <u>45 nm</u> process <u>mask shop</u> is <u>\$200</u>–500 million Source: <u>http://en.wikipedia.org/wiki/Photomask</u>

Average IC design cost for a 28nm device is about \$30 million + 60% when the mask cost is included.

Source: http://semiengineering.com/finfet-rollout-slower-than-expected/

The minimum cost for a design at 10nm will be \$150 million... Source:

http://www.simmtester.com/page/news/shownews.asp?num=17243

Adapted from: http://www.agilemodeling.com/essays/costOfChange.htm

Short Introduction to Verification ©2016-2020 - AEDVICES Consulting

11/09/2020

Page 20



What is verification then?





26/11/2018 Page 21



Verification: definition



Wikipedia:

• **Functional verification**, in <u>electronic design automation</u>, is the task of verifying that the <u>logic</u> <u>design</u> conforms to specification. In everyday terms, functional verification attempts to answer the question "**Does this proposed design do what is <u>intended</u>?"**

So, what is intended?

- All bugs found and fixed
 - → No Bug, Zero Bug left

How do we prove the absence of bugs?

- Safe and/or Secure
 - **→** working so that life integrity and/or confidential data is not compromised
- Right first time
 - working well enough so that there is no re-design (and save money)
- Silicon Success
 - → working well enough so that we can use it and sell it (and make money)

Verification vs Criticity



■Verification adapts to:

- Time to Market versus Quality
 - If a innovative product is late, there will be 0 revenue. Competion will make money, we will not.
 - If a innovative product is first on the market, it will win the market, even if there are a few bugs.

→ Money

- Safety Critical Applications versus Entertainment Applications
 - "I don't care if 1 pixel is slightly pink instead of red in this HD display, but I care that my video decoder does not restart in middle of a film".
 - "A device that does not work is safe. The plane will not take off."
 - "A device that does not work is unsafe. The fire alarm will not alert people."


→ Human Lives → Prejudice → Money

- What is the cost of having a major bug left in my design?
 - Cost of a fix → Money
 - Reputation, loss of market shares → Money
 - Prejudice → Money
 - Human Lives → Prejudice → Money



Verification of the Intent





What do we verify ?





26/11/2018 Page 25



What do we verify?



Somehow, all kinds of designs

- **™**Modules, IPs, Blocks
 - Memory controller, UART, Cache, DMA
 - FIFOs, Bus Bridges, Routers, Filters, ...
 - Bus Interconnect, Network on Chip

...

Sub-Systems

- Data Processing Hardware Accelerator (Audio, Video, ...)
- Power Management Unit

..


- System-On-a-Chip (SoC)
 - Cell Phone
 - Set-Top Boxes, TV Chips, ...
 - Car on-board system

..

Full systems

Hardware with its embedded software

Firmware






simple module: A Generic Memory Controller



Page 27





Ex 2: a simple microprocessor

aedvices

4.3 Load and Store Instructions

RV64I extends the address space to 64 bits. The execution environment will define what portions of the address space are legal to access.

31	20 19	15 14	12 11	7 6 0
imm[11:0]	rs1	funct3	rd	opcode
12	5	3	5	7
offset[11:0]	bas	e width	dest	LOAD

	31 25	5 24 20	19 15	14 12	11 7	6 0
	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
_	7	5	5	3	5	7
	offset[11:5]	src	base	width	offset[4:0]	STORE

The LD instruction loads a 64-bit value from memory into register rd for RV64I.

The LW instruction loads a 32-bit value from memory and sign-extends this to 64 bits before storing it in register rd for RV64I. The LWU instruction, on the other hand, zero-extends the 32-bit value



Instructions


CPU

Data



Ex 2: a simple microprocessor micro-architecture








Ex 3: Application Processor for Multimedia Systems









Software versus Hardware









pure SW

SW with HW knowledge

Introduction to Verification - ©2018-2020 - AEDVICES Consulting








26/11/2018 Page 32

The v-Model Requirement Acceptance Testing **Analysis** System System Spec Testing erified Integration System Arch Testing erified Module Spec **Unit Testing** erified **Unit Coding** Short Introduction to Verification ©2016-2020 - AEDVICES Consulting 11/09/2020 33










Project Planning Extended







Time-To-Market = Planet Alignment





April 27, 2018

NASA Sets Sights on May 5 Launch of InSight to Mars

NASA's next mission to Mars, InSight, is scheduled to launch Saturday, May 5, on a firstever mission to study the heart of the Red Planet.



https://www.solarsystemscope.com/

Who Verifies ?






26/11/2018 Page 37

Verification Engineers vs Design Engineers



ASIC: Mean Peak Number of Engineers on a Project




Source: Wilson Research Group and Mentor, A Siemens Business, 2018 Functional Verification Study



Designers Verify their designs ?



Functional Verification



Designer's interpretation biais:


- What needs to be implemented?
- How to implement?
- Speed vs Size?
- **Clock domains**

Design Implementation (VHDL, Verilog, C, ...)

Manual coding

Common mode: Only one interpretation






Manual coding

Clock domains

Avoiding the common mode: Verification as a independent task





Manual coding

(VHDL, Verilog, C, ...)

26/11/2018 Page 41

Speed vs Size?

Clock domains



The Verification Engineer Profile



Human Characteristics	Details	
Curious	A sever need to understand more than what is said	
Player	A sever willingness to find a way to break things	
Perfectionist	Either all or nothing. A task is never complete, especially a test.	
Rigorous	Never approximates and checks any point	
Absurd Thinking	Reason by the absurdity, but demonstrate it is not absurd.	
Reactant	What if I do the exactly opposite of what is said?	
Contradictory	Ability to knowingly contradict his/her own thinking with both arguments and counter arguments	
Pragmatic	Cannot be perfect. So be pragmatic about what you do.	
Distrutful	Never trust anyone, especially a designer	
Human Introduction to Verification	Makes mistakes! n - ©2018-2020 - AEDVICES Consulting	

Technical Skills	Details	
Hardware	Know what is a signal, a protocol	
SoC	Know what is a SoC, a CPU Understand SoC micro-architectures	
Firmware	Understand Low Level Software. What is a stack, what is a boot sequence	
Software	Object Oriented Programming Software Architectures	
Other Software paradigms	Constrained Programming Aspected Oriented Programming	
Know-How	C, C++, Python, Perl, VHDL, Verilog, SystemVerilog, SystemC, TLM, UML, 	
Human	Makes mistakes!	



Verification Concerns



Avoiding the false positive as much as possible:

- Stimulus: Tests should be capable to exercise the functionalities
- Coverage: Tests should actually cover the functionalities
- Checkers: Tests should reports errors when things go wrong.

Think twice before writing: printf("PASSED")





Verification Concerns




How to avoid the false positive?

- Did I test the design in all the interesting conditions?
 Coverage: Measure the quality of the tests
- Does my design do what it is expected to do?

→ Checks: Verify actual vs expected behavior

Design Verification	No-bug	Bug
Test fails	False Negative <i>(fal</i> se alarm)	True Negative
Test is okay	True Positive	False positive (false promise)



How do we Verify?





26/11/2018 Page 45



Simulation

- Requires testbenches to inject stimulus and check expected results
- High level of debug capability
- VHDL, Verilog, SystemVerilog, C, C++, ...

Emulation

- Requires Synthesizable testbench
- Some debug capability
- VHDL, Verilog (SCE-MI interfaces to simulated bench if needed)

Prototyping

- Boards + FPGA : allow faster execution and runs of more realistic scenarios
- Limited debug capability


□ Formal/Static verification – Property Checking

- Assertions/Properties are proven via formal/mathematical algorithms
- SVA, PSL, OVL, ...

On Silicon Validation / Physical Testing

- Product Test / Engineering is another topic
- Silicon validation concentrates on making sure the features are working (and is not looking for bugs)
- Embedded bare-metal C, Free-RTOS, Linux, ...
- Labview










Property //

RTL /





Constraints




Typical Verification Environment



```
// drive transfer ( wishbone transfer )
     //-----
      // Called by main sequencer
      // Converts wishbone transfer to actual signal values and events.
      task wishbone master driver::drive transfer(wishbone transfer trans);
79
       -bit[`WISHBONE_DATA_MAX_WIDTH/8 -1:0] sel;
81
       -bit[`WISHBONE_DATA_MAX_WIDTH -1:0] shift;
       bit[`WISHBONE DATA MAX WIDTH -1:0] mask;
       bit[`WISHBONE_DATA_MAX_WIDTH -1:0] le_data; // little endian data
       bit[`WISHBONE DATA MAX WIDTH -1:0] vif data;
85
86
87
       repeat ( trans.transmit delay )
88
         @(posedge vif.clk);
89
       void'(begin tr(trans, "wishbone master driver", "UVM Debug",
        wishbone_master_driver driver transaction from get and drive"));
91
92
       vif.cyc <= 1;</pre>
94
       repeat (trans.nr_data)
95
       begin
96
        ··// Wait States
97
         repeat ( trans.wait_states )
          -@(posedge vif.clk):
         // Drive Address
100
101
         vif.addr <= trans.addr & ~p agent.bus addr mask;</pre>
102
103
         // Shift and Mask related to the address alignemnt
104
         shift = (trans.addr & p_agent.bus_addr_mask)*8;
105
         mask = 0;
106
         repeat (trans.width * 8)
107
           \cdot mask = (mask << 1) + 1;
108
109
         ·// Drive Write Data
110
         if ( trans.direction == WB WRITE ) begin
             le data = ((trans.data & mask) << shift) & ~p agent.bus data mask;
111
112
113
114
           if ( p agent.endianness == WB LITTLE ENDIAN )
115
            vif data = le data;
116
117
             -for (int ii=0;ii
118
               for (int jj=0;jj<8;jj+=1)
119
                vif_data[ii*8+jj] = le_data[p_agent.data_width-ii*8-8+jj];
           vif.data_wr <= vif_data;</pre>
122
           vif.we ---- <= 1;
```






DUT: Design Under Test

BFM: Bus Functional Model



Typical Verification Environment





Hw/Sw Co-Simulations



Simulation

- VHDL/Verilog Hardware simulated with RTL simulator
- Compiled Software loaded in memory

Pros

- Full hardware observability
- Actual RTL being simulated

Cons

- Software debug limited (depending on tools)
- Slow




Hw/Sw Co-Simulation Flow


to VHDL Array

/ Mem






Vhdl / Verilog



Compile / Elaborate / Load Sim




26/11/2018 50



Virtualization with QEMU + RTL







FPGA Prototype Flow







Compile (gcc/ld)




software.bin

Load Binary Thru


- JTAG
- Flash
- SPI
- USB
- Ethernet

Vhdl / Verilog



FPGA Synthesis











- Verification Plan
- Verification Development
 - Verification Environment / Test Bench Development
 - Test Development
- Test and Debug
- Result Analysis
- **□** Verification Reports





Global Verification Process





inputs process task outputs



How to implement verification?



C / C++

- Good and known programming languages
- Need to interface with simulators
- Lack of timing semantics and poor verification features

□VHDL or Verilog

- Not OOP
- Lack of verification specific features

SystemC

- SystemC Verification Library
- Based on C++
- Non native verification features
- Lack of industry support (verification IPs) but has good interoperability with Specman and SystemVerilog.

Today's Verification

E / Specman

- OOP: Object Oriented Programming
- AOP: Aspect Oriented Programming
- CSP: Constraint Satisfaction Programming
- Verification Features
- E-Reuse Methodology (eRM)

System Verilog

- OOP
- CSP
- Verification Features
- Lack of clear guidelines or systematic approach

UVM: Universal Verification Methodology


- Templates and Guidelines on top of SystemVerilog
- Common way of architecting testbenches

26/11/2018 Page 55



Verification Languages





Verification Summary



- ✓ Why do we verify?
 - To avoid bugs
 - To minimize cost of fixing bugs
 - To save reputation, money, live
 - To sell products and make money
- ✓ What do we verify?
 - Any design: CPU, SoC, peripherals, systems with embedded software
- ✓ When do we verify?
 - As early as possible

- √ Who verifies ?
 - A verification engineer with verification mindset
- ✓ How do we verify?
 - The fundations of verification:
 - Verification Plan, Independent Analysis
 - Test Benches and Tests
 - Hierarchical verification
 - SystemVerilog, UVM, C, others.
 - Simulation, Prototyping, Emulation

26/11/2018





- Why is the verification performed by a different person than the developer?
- What is a false negative ?
- Why do we verify?

26/11/2018 Page 58






59

Goals

- Improve a platform for verification methodologies demos
- Demonstrate Hardware/Software co-verification technics on a SoC
- Demonstrate Innovative and New Verification Approaches (Portable Stimulus)


Tasks

- Learn Functional Verification Approach (SystemVerilog / UVM)
- Understand the existing training and demo platform
- Replace existing CPU with either ARM Cortex-M or Risc-V
- Build a hardware / software co-verification environment demonstrating:
 - Headless (CPU-less) SoC verification with host code C execution
 - Virtualization of the CPU
 - UVM Based Software Driven Verification



Contacts





www.aedvices.com
contact@aedvices.com