

# Plan

- Ch1 – Overview of SystemC
- Ch2 – Data Types
- Ch3 – Modules
- Ch4 – Notion of Time
- Ch5 – Concurrency
- Ch6 – Predefined Channels
- Ch7 – Structure
- Ch8 – Communication
- Ch9 – Custom Channels and Data
- **Ch10 – Transaction Level Modeling**



# Transaction Level Modeling

- **TLM Introduction**
- TLM Interfaces
- TLM Channels
- Example

TLM			
Predefined Primitive Channels (Mutexs, FIFOs, Signals)			
Simulation Kernel	Threads & Methods	<b>Channels &amp; Interfaces</b>	Data types Logic, Integers, Fixed point
	Events, Sensitivity & Notification	Modules & Hierarchy	



## TLM

- TLM Standardization Alliance
  - June 2004 : OSCI / OCP-IP
  - Common TLM API
- Companies endorsing TLM standard within press release:
  - Cadence, CoWare, Forte, Mentor, Philips, ST, Synopsys
  - Atrenta, Calypto, Celoxica, Chip Vision, ESLX, Summit, Synfora
  - OCP-IP
- Why ?
  - Integrate Hw & Sw models
  - Early platform for Sw development
  - Early system exploration and verification
  - Verification reuse
- TLM version
  - 1.0 : Standard release (June 2005)
  - 2.0 : Draft release (Nov. 2006)
  - 2.3 : Build-in SystemC



## TLM API Goals

- Support design & verification IP reuse
- Usability
- Safety
- Speed
- Generality
  - Abstraction levels
  - Hw / Sw prototyping
  - Several communication architectures (bus, packet, NoC ...)
  - Different protocols



## Key concepts

- Focus on SystemC interface classes
  - Define small set of generic, reusable TLM interface
  - Different components implement same interfaces
- Object passing semantics
  - similar to `sc_fifo`, effectively pass-by-value
  - Avoids problems with raw C/C++ pointers
  - Leverage C++ smart pointers and containers where needed
- Unidirectional versus Bidirectional dataflow
  - Unidirectional interfaces are similar to `sc_fifo`
  - Bidirectional is possible by using Unidirectional interfaces
  - Separates requests from responses
- Blocking versus non-blocking
- Use `sc_port` and `sc_export`

Copyright © F. Muller  
2007-2020

 Transaction Level Modeling (TLM)



Ch10 - 5 -

5



## Transaction Level Modeling

- TLM Introduction
- **TLM Interfaces**
- TLM Channels
- Example

TLM			
Predefined Primitive Channels (Mutexs, FIFOs, Signals)			
Simulation Kernel	Threads & Methods	<b>Channels &amp; Interfaces</b>	Data types Logic, Integers, Fixed point
	Events, Sensitivity & Notification	Modules & Hierarchy	

Copyright © F. Muller  
2007-2020



Ch10 - 6 -

6

## TLM Interface style

- same as sc\_fifo
- blocking / non-blocking
  - SC\_THREAD : blocking & non-blocking (wait calls)
  - SC\_METHOD : non-blocking only
- Transfers
  - Unidirectional
  - Bidirectional
- TLM Tag
  - C++ Trick
  - Allow us to implement more than one version interface

```
template<class T>
class tlm_tag
{
};
```

## TLM Interface style


- **Nonblocking:** Means function implementations *can never* call wait().
- **Blocking:** Means function implementations *might* call wait().
- **Unidirectional:** data transferred in *one* direction
- **Bidirectional:** data transferred in *two* directions
- **Poke/Peek:** Poke overwrites data and can never block. Peek reads most recent valid value. Poke/Peek are similar to write/read to a variable or signal.
- **Put/Get:** Put queues data. Get consumes data. Put/Get are similar to writing/reading from a FIFO.
- **Pop:** A pop is equivalent to a get in which the data returned is simply ignored.
- **Master/Slave:** A master initiates activity by issuing a *request*. A slave passively waits for requests and returns a *response*.



## TLM Interface Unidirectional Interfaces

### ■ Blocking Interfaces (SC\_THREAD)

- put() : from Initiator to Target
- get(), peek() : from Target to Initiator



```

get {
    template < typename T >
    class tlm_blocking_get_if : public virtual sc_interface
    {
    public:
        virtual T get( tlm_tag<T> *t = 0 ) = 0;
        virtual void get( T &t ) { t = get(); }
    };

    template < typename T >
    class tlm_blocking_put_if : public virtual sc_interface
    {
    public:
        virtual void put( const T &t ) = 0;
    };

```

```

peek {
    template < typename T >
    class tlm_blocking_peek_if : public virtual sc_interface
    {
    public:
        virtual T peek( tlm_tag<T> *t = 0 ) const = 0;
        virtual void peek( T &t ) const { t = peek(); }
    };

    template < typename T >
    class tlm_blocking_get_peek_if :
    public virtual tlm_blocking_get_if<T>,
    public virtual tlm_blocking_peek_if<T>
    {};


```



## TLM Interface Unidirectional Interfaces

### ■ Non-Blocking Interfaces (SC\_METHOD, SC\_THREAD)

- from Initiator to Target
  - nb\_put(), nb\_can\_put(), ok\_to\_put()
- from Target to Initiator
  - nb\_get(), nb\_can\_get(), ok\_to\_get()
  - nb\_peek(), nb\_can\_peek(), ok\_to\_peek()



```

nb_get {
    template < typename T >
    class tlm_nonblocking_get_if : public virtual sc_interface
    {
    public:
        virtual bool nb_get( T &t ) = 0;
        virtual bool nb_can_get( tlm_tag<T> *t = 0 ) const = 0;
        virtual const sc_event &ok_to_get( tlm_tag<T> *t = 0 ) const = 0;
    };

    template < typename T >
    class tlm_nonblocking_put_if : public virtual sc_interface
    {
    public:
        virtual bool nb_put( const T &t ) = 0;
        virtual bool nb_can_put( tlm_tag<T> *t = 0 ) const = 0;
        virtual const sc_event &ok_to_put( tlm_tag<T> *t = 0 ) const = 0;
    };

```

```

nb_peek {
    template < typename T >
    class tlm_nonblocking_peek_if : public virtual sc_interface
    {
    public:
        virtual bool nb_peek( T &t ) const = 0;
        virtual bool nb_can_peek( tlm_tag<T> *t = 0 ) const = 0;
        virtual const sc_event &ok_to_peek( tlm_tag<T> *t = 0 ) const = 0;
    };

    template < typename T >
    class tlm_nonblocking_get_peek_if :
    public virtual tlm_nonblocking_get_if<T>,
    public virtual tlm_nonblocking_peek_if<T>
    {};

```

nb\_ = non-blocking






## TLM Interface Unidirectional Interfaces

### ■ Mixed Blocking / Non-blocking Interfaces

- get(), put()
- peek()



```

get {
nb_get {
  template < typename T >
  class tlm_get_if :
  public virtual tlm_blocking_get_if< T > ,
  public virtual tlm_nonblocking_get_if< T >
  {};
  
```

```

put {
nb_put {
  template < typename T >
  class tlm_put_if :
  public virtual tlm_blocking_put_if< T > ,
  public virtual tlm_nonblocking_put_if< T >
  {};
  
```

```

peek {
nb_peek {
  template < typename T >
  class tlm_peek_if :
  public virtual tlm_blocking_peek_if< T > ,
  public virtual tlm_nonblocking_peek_if< T >
  {};
  
```

```

get {
nb_get {
peek {
nb_peek {
  template < typename T >
  class tlm_get_peek_if :
  public virtual tlm_get_if< T > ,
  public virtual tlm_peek_if< T > ,
  public virtual tlm_blocking_get_peek_if< T > ,
  public virtual tlm_nonblocking_get_peek_if< T >
  {};
  
```




## TLM Interface Bidirectional Interfaces

### ■ Blocking Interface (SC\_THREAD)

- No Non-Blocking interface !
- tlm\_transport\_if class
- transport() method

```

Request      Response
  ↘          ↙
template < typename REQ , typename RSP >
class tlm_transport_if : public virtual sc_interface
{
public:
  virtual RSP transport( const REQ & ) = 0;
};
  
```





## TLM Interface FIFO

- Based on implementation on `sc_fifo`
- `tlm_fifo` behavior
  - when you put a transaction into the `tlm_fifo`, you cannot get until the next delta cycle.
  - zero sized
  - infinite sized

```
template< typename T >
class tlm_fifo_debug_if : public virtual sc_interface
{
public:
    virtual int used() const = 0;
    virtual int size() const = 0;
    virtual void debug() const = 0;


    virtual bool nb_peek( T & , int n ) const = 0;
    virtual bool nb_poke( const T & , int n = 0 ) = 0;
};
```

```
fifo_put {
    template < typename T >
    class tlm_fifo_put_if :
    public virtual tlm_put_if<T> ,
    public virtual tlm_fifo_debug_if<T>
    {};

    fifo_get {
        template < typename T >
        class tlm_fifo_get_if :
        public virtual tlm_get_peek_if<T> ,
        public virtual tlm_fifo_debug_if<T>
        {};
```



## Inheritance Diagram of Interfaces



# Transaction Level Modeling

- TLM Introduction
- TLM Interfaces
- **TLM Channels**
- Example

TLM			
Predefined Primitive Channels (Mutexs, FIFOs, Signals)			
Simulation Kernel	Threads & Methods	<b>Channels &amp; Interfaces</b>	Data types Logic, Integers, Fixed point
	Events, Sensitivity & Notification	Modules & Hierarchy	

Copyright © F. Muller  
2007-2020



Ch10 - 15 -

15

## TLM Channel TLM FIFO Channel

- `tlm_fifo<T>`

```
template <class T>
class tlm_fifo :
public virtual tlm_fifo_get_if<T>,
public virtual tlm_fifo_put_if<T>,
public sc_prim_channel
{
public:
    explicit tlm_fifo( int size_ = 1 )
        : sc_prim_channel( sc_gen_unique_name( "fifo" ) )
    ...

    explicit tlm_fifo( const char* name_, int size_ = 1 )
        : sc_prim_channel( name_ )
    ...
}
```

```
get {
    // tlm get interface
    T get( tlm_tag<T> *t = 0 );
    bool nb_get( T& );
    bool nb_can_get( tlm_tag<T> *t = 0 ) const;
    const sc_event &ok_to_get( tlm_tag<T> *t = 0 ) const
    ...
}

peek {
    // tlm peek interface
    T peek( tlm_tag<T> *t = 0 ) const;
    bool nb_peek( T& ) const;
    bool nb_can_peek( tlm_tag<T> *t = 0 ) const;
    const sc_event &ok_to_peek( tlm_tag<T> *t = 0 ) const
    ...
}

put {
    // tlm put interface
    void put( const T& );
    bool nb_put( const T& );
    bool nb_can_put( tlm_tag<T> *t = 0 ) const;
    const sc_event &ok_to_put( tlm_tag<T> *t = 0 ) const
    ...
}
```

Copyright © F. Muller  
2007-2020

 **Transaction Level Modeling (TLM)**



Ch10 - 16 -

16





## TLM Channels

### TLM Request/Response Channel (1/2)

#### ■ tlm\_req\_rsp\_channel<REQ, RSP>

- Bidirectional channel
- 2 FIFOS

```
template < typename REQ , typename RSP >
class tlm_master_if :
public virtual tlm_put_if< REQ > ,
public virtual tlm_get_peek_if< RSP >
{
};
```

```
template < typename REQ , typename RSP >
class tlm_slave_if :
public virtual tlm_put_if< RSP > ,
public virtual tlm_get_peek_if< REQ >
{
};
```

```
template < typename REQ , typename RSP >
class tlm_req_rsp_channel : public sc_module
{
public:
    // uni-directional slave interface
    sc_export< tlm_fifo_get_if< REQ > > get_request_export;
    sc_export< tlm_fifo_put_if< RSP > > put_response_export;

    // uni-directional master interface
    sc_export< tlm_fifo_put_if< REQ > > put_request_export;
    sc_export< tlm_fifo_get_if< RSP > > get_response_export;

    // master / slave interfaces
    sc_export< tlm_master_if< REQ , RSP > > master_export;
    sc_export< tlm_slave_if< REQ , RSP > > slave_export;

    tlm_req_rsp_channel(int req_size = 1 , int rsp_size = 1 )
    ...

    tlm_req_rsp_channel(sc_module_name module_name ,
        int req_size = 1 , int rsp_size = 1 )
    ...
};
```

Copyright © F. Muller  
2007-2020



Transaction Level Modeling (TLM)



Ch10 - 17 -

17




## TLM Channels

### TLM Request/Response Channel (2/2)

#### ■ Graphical Representation

- All connections are not compulsory



Copyright © F. Muller  
2007-2020



Transaction Level Modeling (TLM)



Ch10 - 18 -

18



## TLM Channels

### TLM Transport Channel (1/2)

- `tlm_transport_channel<REQ, RSP>`
  - Bidirectional channel
  - Each request is bound to one response
  - One place only

```
template < typename REQ , typename RSP >
class tlm_transport_if : public virtual sc_interface
{
public:
    virtual RSP transport( const REQ & ) = 0;
};

template < typename REQ , typename RSP >
class tlm_slave_if :
    public virtual tlm_put_if< RSP > ,
    public virtual tlm_get_peek_if< REQ >
{
};

template < typename REQ , typename RSP >
class tlm_transport_channel : public sc_module
{
public:
    // master transport interface
    sc_export< tlm_transport_if< REQ , RSP > > target_export;

    // uni-directional slave interface
    sc_export< tlm_fifo_get_if< REQ > > get_request_export;
    sc_export< tlm_fifo_put_if< RSP > > put_response_export;

    // slave interfaces
    sc_export< tlm_slave_if< REQ , RSP > > slave_export;

    tlm_transport_channel()
    ...

    tlm_transport_channel( sc_module_name nm )
    ...
};
```

Copyright © F. Muller  
2007-2020


19



## TLM Channels

### TLM Transport Channel (2/2)

- Graphical Representation
  - All connections are not compulsory



Copyright © F. Muller  
2007-2020

20

# Transaction Level Modeling

- TLM Introduction
- TLM Interfaces
- TLM Channels
- **Example**

TLM			
Predefined Primitive Channels (Mutexs, FIFOs, Signals)			
Simulation Kernel	Threads & Methods	<b>Channels &amp; Interfaces</b>	Data types Logic, Integers, Fixed point
	Events, Sensitivity & Notification	Modules & Hierarchy	

Copyright © F. Muller  
2007-2020



Ch10 - 21 -

21

## TLM Layer

<u>User Layer</u> <b>Protocol-specific “convenience” API</b> <b>Targeted for embedded SW engineer</b> <b>Typically defined and supplied by IP vendors</b>	<code>amba_bus-&gt;burst_read(buf, adr, n);</code>
<u>Protocol Layer</u> <b>Protocol-specific code</b> <b>Adapts between user layer and transport layer</b> <b>Typically defined and supplied by IP vendors</b>	<code>req.adr = adr; req.num = n;          rsp = transport(req);          return rsp.buf;</code>
<u>Transport Layer</u> <b>Uses generic data transport APIs and models</b> <b>Facilitates interoperability of models</b> <b>Key focus of TLM standard</b> <b>May use generic fifos, arbiters, routers, xbars, pipelines, etc.</b>	<code>sc_port&lt;tlm_transport_if&lt;REQ, RSP&gt;&gt; p;</code>

Copyright © F. Muller  
2007-2020



Transaction Level Modeling (TLM)




Ch10 - 22 -

22



## Master / Slave Example Global View of the example\*



\* use of example\_3\_2 (TLM 1.0) with modifications

Copyright © F. Muller  
2007-2020



Transaction Level Modeling (TLM)




Ch10 - 23 -

23



## Master / Slave Example Master Side – Interface (1/2)



Copyright © F. Muller  
2007-2020



Transaction Level Modeling (TLM)



Ch10 - 24 -

24



## Master / Slave Example Master Side – Module (2/2)

**master**

Name : **initiator\_port**  
Type : **basic\_initiator\_port**

```
class master : public sc_module
{
public:
    basic_initiator_port<ADDRESS_TYPE,DATA_TYPE> initiator_port;

    SC_HAS_PROCESS( master );

    master::master( sc_module_name module_name )
        : sc_module( module_name ) , initiator_port("iport")
    {
        SC_THREAD( master_thread );
    }

    void master_thread()
    {
        DATA_TYPE d;
        for ( ADDRESS_TYPE a = 0; a < 25; a++ ) {
            cout << "Writing Address " << a << " value " << a + 10 << endl;
            initiator_port.write( a , a + 10 );
        }

        for ( ADDRESS_TYPE a = 0; a < 25; a++ ) {
            initiator_port.read( a , d );
            cout << "Read Address " << a << " got " << d << endl;
        }
    }
};
```

use of **basic\_if**  
(Master Implementation)

Copyright © F. Muller  
2007-2020



Transaction Level Modeling (TLM)



Ch10 - 25 -

25



## Master / Slave Example Slave Side – Interface (1/2)

**slave**

Name : **target\_port**  
Type : **if\_type**

```
template< class ADDRESS_TYPE , class DATA_TYPE >
class basic_slave_base :
public virtual basic_if<ADDRESS_TYPE , DATA_TYPE > ,
public virtual tlm_transport_if< basic_request<ADDRESS_TYPE , DATA_TYPE > ,
    basic_response< DATA_TYPE > >
{
public:
    typedef tlm_transport_if< basic_request<ADDRESS_TYPE , DATA_TYPE > ,
        basic_response< DATA_TYPE > > if_type;

    /* Transport Implementation */
    basic_response<DATA_TYPE> transport(const basic_request<ADDRESS_TYPE,DATA_TYPE> &request )
    {
        basic_response<DATA_TYPE> response;
        switch( request.type ) {
        case READ :
            response.status = read( request.a , response.d );
            break;
        case WRITE:
            response.status = write( request.a , request.d );
            break;
        default :
            response.status = ERROR;
            break;
        }
        return response;
    }
};
```

Implementation of **tlm\_transport\_if**

use of **basic\_if**  
(Slave Implementation, next slide)

Copyright © F. Muller  
2007-2020



Transaction Level Modeling (TLM)



Ch10 - 26 -

26

## Master / Slave Example Slave Side – Module (2/2)

```

class slave :
public sc_module,
public virtual basic_slave_base< ADDRESS_TYPE , DATA_TYPE >
{
public:
sc_export< if_type > target_port;

slave::slave( sc_module_name module_name , int k ) :
sc_module( module_name ) , target_port("iport"){
target_port.bind( *this);
memory = new ADDRESS_TYPE[ k * 1024 ];
}

basic_status slave::write( const ADDRESS_TYPE &a , const DATA_TYPE &d ){
cout << name() << " writing at " << a << " value " << d << endl;
memory[a] = d;
return basic_protocol::SUCCESS;
}

basic_status slave::read( const ADDRESS_TYPE &a , DATA_TYPE &d ){
d = memory[a];
cout << name() << " reading from " << a << " value " << d << endl;
return basic_protocol::SUCCESS;
}

private:
ADDRESS_TYPE *memory;
};
    
```

Annotations:

- Name : target\_port**  
**Type : if\_type** (points to target\_port)
- sc\_export of itself (slave module)**  
**basic\_slave\_base inherits of if\_type** (points to public virtual basic\_slave\_base)
- Slave Implementation of basic\_if** (points to write and read methods)

Copyright © F. Muller  
2007-2020


Transaction Level Modeling (TLM)

SYSTERC™

Ch10 - 27 -

27

## Master / Slave Example Simulation



Copyright © F. Muller  
2007-2020

Transaction Level Modeling (TLM)

SYSTERC™

Ch10 - 28 -

28



## References

- SystemC 2.2 / TLM 1.0 (<http://www.systemc.org>)
- Stuart Swan, "Introduction to Transaction Level Modeling in SystemC", Cadence Design Systems, Inc, 2005
- Transaction Level Modeling in SystemC, Adam Rose, Stuart Swan, John Pierce, Jean-Michel Fernandez, Cadence Design Systems, Inc
- Towards a SystemC Transaction Level Modeling Standard, Stuart Swan, Adam Rose, John Pierce, June 2004
- TLM 1.0 : use of example\_3\_2

