
/RESET
D0~D7
VDD
GND
TEST1,2
/RD
/WR
/CS
Timing Control
Data Buffer
DMA Controller
A0
A1
A14
A15
Address Buffer
CPU Core
PC
SP
A
F
B
C
D
E
H
L
ROM
RAM 127 bytes
Interrupt Controller
Port P1
P10
P11
P12
P13
P14
P15
VIN
Ø
Divider DIV
Timer TIMA TMA TAC
Sound 1 NR10-NR14
Sound 2 NR20-NR23
Sound 3 NR30-NR33
Sound 4 NR40-NR42
Synthesizer Circuit
SO1
SO2
CK1
CK2
CG
OAM RAM 40 x 28 bit
Waveform RAM 32 x 4
Sound Control NR50-NR52
SIN
SCK
SOUT
SIO
SB
SC
LCD Controller
LCDC STAT SCY SCX LY LYC WX WY
OBP0 OBP1 BGP
LCD Drive Signal Buffer
S
FR
CPL
ST
CP
CPG
LD0
LD1
LCD Display RAM Interface
MD0~MD7
MA0~MA12
/MCS
/MWR
/MRD