Table 2. STM32F303xB/C and STM32F358xC peripheral register boundary addresses⁽¹⁾

Bus	Boundary address	Size (bytes)	Peripheral	Peripheral register map
AHB3	0x5000 0400 - 0x5000 07FF	1 K	ADC3 - ADC4	Section 15.6.4 on page 410
AHBS	0x5000 0000 - 0x5000 03FF	1 K	ADC1 - ADC2	Section 13.6.4 on page 410
	0x4800 1800 - 0x4FFF FFFF	~132 M	Reserved	
	0x4800 1400 - 0x4800 17FF	1 K	GPIOF	
	0x4800 1000 - 0x4800 13FF	1 K	GPIOE	
AHB2	0x4800 0C00 - 0x4800 0FFF	1 K	GPIOD	Section 11 4 12 on nego 242
АПВИ	0x4800 0800 - 0x4800 0BFF	1 K	GPIOC	Section 11.4.12 on page 243
	0x4800 0400 - 0x4800 07FF	1 K	GPIOB	
	0x4800 0000 - 0x4800 03FF	1 K	GPIOA	
	0x4002 4400 - 0x47FF FFFF	~128 M	Reserved	
	0x4002 4000 - 0x4002 43FF	1 K	TSC	Section 19.6.11 on page 504
	0x4002 3400 - 0x4002 3FFF	3 K	Reserved	
	0x4002 3000 - 0x4002 33FF	1 K	CRC	Section 6.4.6 on page 93
	0x4002 2400 - 0x4002 2FFF	3 K	Reserved	
A L ID 4	0x4002 2000 - 0x4002 23FF	1 K	Flash interface	Section 4.6 on page 83
AHB1	0x4002 1400 - 0x4002 1FFF	3 K	Reserved	
	0x4002 1000 - 0x4002 13FF	1 K	RCC	Section 9.4.14 on page 166
	0x4002 0800 - 0x4002 0FFF	2 K	Reserved	
	0x4002 0400 - 0x4002 07FF	1 K	DMA2	Continu 12 F 7 on page 202
	0x4002 0000 - 0x4002 03FF	1 K	DMA1	Section 13.5.7 on page 282
	0x4001 8000 - 0x4001 FFFF	32 K	Reserved	
	0x4001 4C00 - 0x4001 7FFF	13 K	Reserved	
	0x4001 4800 - 0x4001 4BFF	1 K	TIM17	Continu 02 6 47 on none 755
	0x4001 4400 - 0x4001 47FF	1 K	TIM16	Section 23.6.17 on page 755
	0x4001 4000 - 0x4001 43FF	1 K	TIM15	Section 23.5.18 on page 737
	0x4001 3C00 - 0x4001 3FFF	1 K	Reserved	
	0x4001 3800 - 0x4001 3BFF	1 K	USART1	Section 3.7.12 on page 1130
APB2	0x4001 3400 - 0x4001 37FF	1 K	TIM8	Section 20.4.25 on page 598
	0x4001 3000 - 0x4001 33FF	1 K	SPI1	Section 30.9.10 on page 1010
	0x4001 2C00 - 0x4001 2FFF	1 K	TIM1	Section 20.4.25 on page 598
	0x4001 0800 - 0x4001 2BFF	9 K	Reserved	
	0x4001 0400 - 0x4001 07FF	1 K	EXTI	Section 14.3.13 on page 303
	0x4001 0000 - 0x4001 03FF	1 K	SYSCFG + COMP + OPAMP	Section 12.1.10 on page 261, Section 17.5.8 on page 464, Section 18.4.5 on page 486
	0x4000 7800 - 0x4000 FFFF	34 K	Reserved	




Table 2. STM32F303xB/C and STM32F358xC peripheral register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Size (bytes)	Peripheral	Peripheral register map
	0x4000 7400 - 0x4000 77FF	1 K	DAC1	Section 16.10.15 on page 438
	0x4000 7000 - 0x4000 73FF	1 K	PWR	Section 7.4.3 on page 110
	0x4000 6C00 - 0x4000 6FFF	1 K	Reserved	
	0x4000 6800 - 0x4000 6BFF	1 K	Reserved	
	0x4000 6400 - 0x4000 67FF	1 K	bxCAN	Section 31.9.5 on page 1051
	0x4000 6000 - 0x4000 63FF	1 K	USB SRAM 512 bytes	Section 32.6.3 on page 1086
	0x4000 5C00 - 0x4000 5FFF	1 K	USB device FS	Section 32.0.3 on page 1000
	0x4000 5800 - 0x4000 5BFF	1 K	I2C2	Section 28.7.12 on page 883
	0x4000 5400 - 0x4000 57FF	1 K	I2C1	Section 20.7.12 on page 603
APB1	0x4000 5000 - 0x4000 53FF	1 K	UART5	
AFBI	0x4000 4C00 - 0x4000 4FFF	1 K	UART4	Section 3.7.12 on page 1130
	0x4000 4800 - 0x4000 4BFF	1 K	USART3	Section 5.7.12 on page 1130
	0x4000 4400 - 0x4000 47FF	1 K	USART2	
	0x4000 4000 - 0x4000 43FF	1 K	I2S3ext	
	0x4000 3C00 - 0x4000 3FFF	1 K	SPI3/I2S3	Section 30.9.10 on page 1010
	0x4000 3800 - 0x4000 3BFF	1 K	SPI2/I2S2	Section 50.9. To on page 1010
	0x4000 3400 - 0x4000 37FF	1 K	I2S2ext	
	0x4000 3000 - 0x4000 33FF	1 K	IWDG	Section 25.4.6 on page 766
	0x4000 2C00 - 0x4000 2FFF	1 K	WWDG	Section 26.4.4 on page 772
	0x4000 2800 - 0x4000 2BFF	1 K	RTC	Section 27.6.20 on page 814
	0x4000 1800 - 0x4000 27FF	4 K	Reserved	
	0x4000 1400 - 0x4000 17FF	1 K	TIM7	Section 22.4.9 on page 682
	0x4000 1000 - 0x4000 13FF	1 K	TIM6	Section 22.4.9 on page 002
APB1	0x4000 0C00 - 0x4000 0FFF	1 K	Reserved	
AIDI	0x4000 0800 - 0x4000 0BFF	1 K	TIM4	
	0x4000 0400 - 0x4000 07FF	1 K	TIM3	Section 21.4.19 on page 668
	0x4000 0000 - 0x4000 03FF	1 K	TIM2	
	0x2000 A000 - 3FFF FFFF	~512 M	Reserved	
	0x2000 0000 - 0x2000 9FFF	40 K	SRAM	-
	0x1FFF F800 - 0x1FFF FFFF	2 K	Option bytes	-
	0x1FFF D800 - 0x1FFF F7FF	8 K	System memory	
	0x1000 2000 - 0x1FFF D7FF	~256 M	Reserved	
	0x1000 0000 - 0x1000 1FFF	8 K	CCM SRAM	-



Table 2. STM32F303xB/C and STM32F358xC peripheral register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Size (bytes)	Peripheral	Peripheral register map
	0x0804 0000 - 0x0FFF FFFF	~128 M	Reserved	
	0x0800 0000 - 0x0803 FFFF	256 K	Main Flash memory	-
	0x0004 0000 - 0x07FF FFFF	~128 M	Reserved	
	0x0000 000 - 0x0003 FFFF	256 K	Main Flash memory, system memory or SRAM depending on BOOT configuration	-

^{1.} The gray color is used for reserved Flash memory addresses.

Table 3. STM32F303xD/E and STM32F398xE peripheral register boundary addresses⁽¹⁾

Bus	Boundary address	Size (bytes)	Peripheral	Peripheral register map
	0xA000 0400 - 0xA000 0FFF	4 K	FMC control registers	
AHB4	0x8000 0400 - 0x9FFF FFFF	512 M	FMC banks 3 and 4	Section 10.7: FMC register map
	0x6000 0000 - 0x7FFF FFFF	512 M	FMC banks 1 and 2	1.1.34
	0x5000 0800 - 0x5FFF FFFF	384M	Reserved	
AHB3	0x5000 0400 - 0x5000 07FF	1 K	ADC3 - ADC4	Section 15.6.4 on page 410
АПВЗ	0x5000 0000 - 0x5000 03FF	1 K	ADC1 - ADC2	Section 15.6.4 on page 410
	0x4800 2000 - 0x4FFF FFFF	~132 M	Reserved	
	0x4800 1C00 - 0x4800 1FFF	1 K	GPIOH	
	0x4800 1800 - 0x4800 1BFF	1 K	GPIOG	
	0x4800 1400 - 0x4800 17FF	1 K	GPIOF	
AHB2	0x4800 1000 - 0x4800 13FF	1 K	GPIOE	Section 11 4 10 on nego 242
АПЬ∠	0x4800 0C00 - 0x4800 0FFF	1 K	GPIOD	Section 11.4.12 on page 243
	0x4800 0800 - 0x4800 0BFF	1 K	GPIOC	
	0x4800 0400 - 0x4800 07FF	1 K	GPIOB	
	0x4800 0000 - 0x4800 03FF	1 K	GPIOA	
	0x4002 4400 - 0x47FF FFFF	~128 M	Reserved	

DocID022558 Rev 8 54/1141



Table 3. STM32F303xD/E and STM32F398xE peripheral register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Size (bytes)	Peripheral	Peripheral register map
	0x4002 4000 - 0x4002 43FF	1 K	TSC	Section 19.6.11 on page 504
	0x4002 3400 - 0x4002 3FFF	3 K	Reserved	
	0x4002 3000 - 0x4002 33FF	1 K	CRC	Section 6.4.6 on page 93
	0x4002 2400 - 0x4002 2FFF	3 K	Reserved	
AHB1	0x4002 2000 - 0x4002 23FF	1 K	Flash interface	Section 4.6 on page 83
АПБІ	0x4002 1400 - 0x4002 1FFF	3 K	Reserved	
	0x4002 1000 - 0x4002 13FF	1 K	RCC	Section 9.4.14 on page 166
	0x4002 0800 - 0x4002 0FFF	2 K	Reserved	
	0x4002 0400 - 0x4002 07FF	1 K	DMA2	Section 12 5 7 on page 202
	0x4002 0000 - 0x4002 03FF	1 K	DMA1	- Section 13.5.7 on page 282
	0x4001 8000 - 0x4001 FFFF	32 K	Reserved	
	0x4001 4C00 - 0x4001 4FFF	1 K	Reserved	
	0x4001 5400 - 0x4001 7FFF	11K	Reserved	
	0x4001 5000 - 0x4001 53FF	1 K	TIM20	
	0x4001 4800 - 0x4001 4BFF	1 K	TIM17	Section 23.6.17 on page 755
	0x4001 4400 - 0x4001 47FF	1 K	TIM16	
	0x4001 4000 - 0x4001 43FF	1 K	TIM15	Section 23.5.18 on page 737
	0x4001 3C00 - 0x4001 3FFF	1 K	SPI4	Section 30.9.10 on page 1010
APB2	0x4001 3800 - 0x4001 3BFF	1 K	USART1	Section 3.7.12 on page 1130
	0x4001 3400 - 0x4001 37FF	1 K	TIM8	Section 20.4.25 on page 598
	0x4001 3000 - 0x4001 33FF	1 K	SPI1	Section 30.9.10 on page 1010
	0x4001 2C00 - 0x4001 2FFF	1 K	TIM1	Section 20.4.25 on page 598
	0x4001 0800 - 0x4001 2BFF	9 K	Reserved	
	0x4001 0400 - 0x4001 07FF	1 K	EXTI	Section 14.3.13 on page 303
	0x4001 0000 - 0x4001 03FF	1 K	SYSCFG + COMP + OPAMP	Section 12.1.10 on page 261, Section 17.5.8 on page 464, Section 18.4.5 on page 486
	0x4000 7C00 - 0x4000 FFFF	33 K	Reserved	



Table 3. STM32F303xD/E and STM32F398xE peripheral register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Size (bytes)	Peripheral	Peripheral register map
	0x4000 7800 - 0x4000 7BFF	1 K	I2C3	Section 28.7.12 on page 883
	0x4000 7400 - 0x4000 77FF	1 K	DAC1	Section 16.10.15 on page 438
	0x4000 7000 - 0x4000 73FF	1 K	PWR	Section 7.4.3 on page 110
	0x4000 6C00 - 0x4000 6FFF	1 K	Reserved	
	0x4000 6800 - 0x4000 6BFF	1 K	Reserved	
	0x4000 6400 - 0x4000 67FF	1 K	bxCAN	Section 31.9.5 on page 1051
	0x4000 6000 - 0x4000 63FF	1 K	USB/CAN SRAM	Section 22.6.2 on page 1096
	0x4000 5C00 - 0x4000 5FFF	1 K	USB device FS	Section 32.6.3 on page 1086
	0x4000 5800 - 0x4000 5BFF	1 K	12C2	Continu 20 7 12 on name 992
	0x4000 5400 - 0x4000 57FF	1 K	I2C1	Section 28.7.12 on page 883
APB1	0x4000 5000 - 0x4000 53FF	1 K	UART5	
	0x4000 4C00 - 0x4000 4FFF	1 K	UART4	Section 2.7.12 on page 1120
	0x4000 4800 - 0x4000 4BFF	1 K	USART3	Section 3.7.12 on page 1130
	0x4000 4400 - 0x4000 47FF	1 K	USART2	
	0x4000 4000 - 0x4000 43FF	1 K	I2S3ext	
	0x4000 3C00 - 0x4000 3FFF	1 K	SPI3/I2S3	Section 20.0.40 on new 4040
	0x4000 3800 - 0x4000 3BFF	1 K	SPI2/I2S2	Section 30.9.10 on page 1010
	0x4000 3400 - 0x4000 37FF	1 K	I2S2ext	
	0x4000 3000 - 0x4000 33FF	1 K	IWDG	Section 25.4.6 on page 766
	0x4000 2C00 - 0x4000 2FFF	1 K	WWDG	Section 26.4.4 on page 772
	0x4000 2800 - 0x4000 2BFF	1 K	RTC	Section 27.6.20 on page 814
	0x4000 1800 - 0x4000 27FF	4 K	Reserved	
	0x4000 1400 - 0x4000 17FF	1 K	TIM7	Section 22.4.0 on page 692
	0x4000 1000 - 0x4000 13FF	1 K	TIM6	Section 22.4.9 on page 682
ADD4	0x4000 0C00 - 0x4000 0FFF	1 K	Reserved	
APB1	0x4000 0800 - 0x4000 0BFF	1 K	TIM4	
	0x4000 0400 - 0x4000 07FF	1 K	TIM3	Section 21.4.19 on page 668
	0x4000 0000 - 0x4000 03FF	1 K	TIM2	
	0x2000 A000 - 3FFF FFFF	~512 M	Reserved	
	0x2000 0000 - 0x2000 FFFF	64 K	SRAM	-
	0x1FFF F800 - 0x1FFF FFFF	2 K	Option bytes	-
	0x1FFF D800 - 0x1FFF F7FF	8 K	System memory	-
	0x1000 2000 - 0x1FFF D7FF	~256 M	Reserved	

Table 3. STM32F303xD/E and STM32F398xE peripheral register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Size (bytes)	Peripheral	Peripheral register map
	0x1000 0000 - 0x1000 3FFF	16 K	CCM SRAM	-
	0x0808 0000 - 0x0FFF FFFF	~128 M	Reserved	
	0x0800 0000 - 0x0807 FFFF	512 K	Main Flash memory	-
	0x0008 0000 - 0x07FF FFFF	~128 M	Reserved	
	0x0000 000 - 0x0007 FFFF	512 K	Main Flash memory, system memory or SRAM depending on BOOT configuration	-

^{1.} The gray color is used for reserved Flash memory addresses.

Table 4. STM32F303x6/8 and STM32F328x8 peripheral register boundary addresses⁽¹⁾

Bus	Boundary address	Size (bytes)	Peripheral	Peripheral register map
AHB3	0x5000 0400 - 0x5000 07FF	1 K	Reserved	
AUDS	0x5000 0000 - 0x5000 03FF	1 K	ADC1 - ADC2	Section 15.6.4 on page 410
	0x4800 1800 - 0x4FFF FFFF	~132 M	Reserved	
	0x4800 1400 - 0x4800 17FF	1 K	GPIOF	
	0x4800 1000 - 0x4800 13FF	1 K	Reserved	
AHB2	0x4800 0C00 - 0x4800 0FFF	1 K	GPIOD	Section 11 1 12 on nego 212
АПВ2	0x4800 0800 - 0x4800 0BFF	1 K	GPIOC	- Section 11.4.12 on page 243
	0x4800 0400 - 0x4800 07FF	1 K	GPIOB	
	0x4800 0000 - 0x4800 03FF	1 K	GPIOA	
	0x4002 4400 - 0x47FF FFFF	~128 M	Reserved	
	0x4002 4000 - 0x4002 43FF	1 K	TSC	Section 19.6.11 on page 504
	0x4002 3400 - 0x4002 3FFF	3 K	Reserved	
	0x4002 3000 - 0x4002 33FF	1 K	CRC	Section 6.4.6 on page 93
	0x4002 2400 - 0x4002 2FFF	3 K	Reserved	
AHB1	0x4002 2000 - 0x4002 23FF	1 K	Flash interface	Section 4.6 on page 83
	0x4002 1400 - 0x4002 1FFF	3 K	Reserved	
	0x4002 1000 - 0x4002 13FF	1 K	RCC	Section 9.4.14 on page 166
	0x4002 0400 - 0x4002 0FFF	3 K	Reserved	
	0x4002 0000 - 0x4002 03FF	1 K	DMA1	Section 13.5.7 on page 282
	0x4001 8000 - 0x4001 FFFF	32 K	Reserved	

Table 4. STM32F303x6/8 and STM32F328x8 peripheral register boundary addresses⁽¹⁾ (continued)

Bus	Boundary address	Size (bytes)	Peripheral	Peripheral register map
	0x4001 4C00 - 0x4001 7FFF	13 K	Reserved	
	0x4001 4800 - 0x4001 4BFF	1 K	TIM17	Section 23.6.17 on page 755
	0x4001 4400 - 0x4001 47FF	1 K	TIM16	Section 23.6.17 on page 733
	0x4001 4000 - 0x4001 43FF	1 K	TIM15	Section 23.5.18 on page 737
	0x4001 3C00 - 0x4001 3FFF	1 K	Reserved	
	0x4001 3800 - 0x4001 3BFF	1 K	USART1	Section 3.7.12 on page 1130
APB2	0x4001 3400 - 0x4001 37FF	1 K	Reserved	
	0x4001 3000 - 0x4001 33FF	1 K	SPI1	Section 30.9.10 on page 1010
	0x4001 2C00 - 0x4001 2FFF	1 K	TIM1	Section 20.4.25 on page 598
	0x4001 0800 - 0x4001 2BFF	9 K	Reserved	
	0x4001 0400 - 0x4001 07FF	1 K	EXTI	Section 14.3.13 on page 303
	0x4001 0000 - 0x4001 03FF	1 K	SYSCFG + COMP + OPAMP	Section 12.1.10 on page 261, Section 17.5.8 on page 464, Section 18.4.5 on page 486
	0x4000 9C00 - 0x4000 FFFF	25 K	Reserved	

Bus	Boundary address	Size (bytes)	Peripheral	Peripheral register map
	0x4000 9800 - 0x4000 9BFF	1 K	DAC2	Section 16.10.15 on page 438
	0x4000 7800 - 0x4000 97FF	8 K	Reserved	
	0x4000 7400 - 0x4000 77FF	1 K	DAC1	Section 16.10.15 on page 438
	0x4000 7000 - 0x4000 73FF	1 K	PWR	Section 7.4.3 on page 110
	0x4000 6C00 - 0x4000 6FFF	1 K	Reserved	
	0x4000 6800 - 0x4000 6BFF	1 K	Reserved	
	0x4000 6400 - 0x4000 67FF	1 K	bxCAN	Section 31.9.5 on page 1051
	0x4000 5800 - 0x4000 63FF	3 K	Reserved	
	0x4000 5400 - 0x4000 57FF	1 K	I2C1	Section 28.7.12 on page 883
	0x4000 4C00 - 0x4000 53FF	2 K	Reserved	
APB1	0x4000 4800 - 0x4000 4BFF	1 K	USART3	Section 3.7.12 on page 1130
AIDI	0x4000 4400 - 0x4000 47FF	1 K	USART2	Section 5.7.12 on page 1150
	0x4000 3400 - 0x4000 43FF	4 K	Reserved	
	0x4000 3000 - 0x4000 33FF	1 K	IWDG	Section 25.4.6 on page 766
	0x4000 2C00 - 0x4000 2FFF	1 K	WWDG	Section 26.4.4 on page 772
	0x4000 2800 - 0x4000 2BFF	1 K	RTC	Section 27.6.20 on page 814
	0x4000 1800 - 0x4000 27FF	4 K	Reserved	
	0x4000 1400 - 0x4000 17FF	1 K	TIM7	Section 22.4.9 on page 682
	0x4000 1000 - 0x4000 13FF	1 K	TIM6	Section 22.4.9 on page 002
	0x4000 0800 - 0x4000 0FFF	2K	Reserved	
	0x4000 0400 - 0x4000 07FF	1 K	TIM3	Section 21.4.19 on page 668
	0x4000 0000 - 0x4000 03FF	1 K	TIM2	-
	0x2000 3000 - 3FFF FFFF	~512 M	Reserved	
	0x2000 0000 - 0x2000 2FFF	12 K	SRAM	-
	0x1FFF F800 - 0x1FFF FFFF	2 K	Option bytes	-
	0x1FFF D800 - 0x1FFF F7FF	8 K	System memory	-
	0x1000 1000 - 0x1FFF D7FF	~256 M	Reserved	
	0x1000 0000 - 0x1000 0FFF	4 K	CCM SRAM	-
	0x0804 0000 - 0x0FFF FFFF	~128 M	Reserved	
	0x0800 0000 - 0x0800 FFFF	64 K	Main Flash memory	-
Bus	Boundary address	Size (bytes)	Peripheral	Peripheral register map
	0x0001 0000 - 0x07FF FFFF	~128 M	Reserved	
	0x0000 000 - 0x0000 FFFF	64 K	Main Flash memory, system memory or SRAM depending on BOOT configuration	-

^{1.} The gray color is used for reserved Flash memory addresses.



4.6 Flash register map

Table 11. Flash interface - register map and reset values

		Table 11. Flash interface - register in			er map and reset values																												
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x000	FLASH_ ACR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PRFTBS	PRFTBE	HLFCYA		ΓΕΝ· [2:0]	
	Reset value																											1	1	0	0	0	0
	FLASH_ KEYR							ļ		ļ					<u></u>	FK	EYF	R[31	:0]	ļ	ļ					ļ	ļ						
0x004	Reset value	х	х	х	х	х	х	х	х	х	x	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
	FLASH_ OPTKEYR		ОРТК											KE	YR[3	31:0]		I	I						I		I					
0x008	Reset Value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x00C	FLASH_ SR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	EOP	WRPRTERR	Res.	PGERR	Res.	BSY
	Reset value																											0	0		0		0
0x010	FLASH_ CR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OBL_LAUNCH	EOPIE	Res.	ERRIE	OPTWRE	Res.	LOCK	STRT	OPTER	OPTPG	Res.	MER	PER	PG
	Reset value																			0	0		0	0		1	0	0	0		0	0	0
	FLASH_ AR			ı				ı		ı						F	AR[31:0	0]	ı	ı					ı							
0x014	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0x01C	FLASH_ OBR				70	Data							000	Datao				Res.	SRAM_PE	VDDA_MONITOR	nBOOT1	Res.	nRST_STDBY	nRST_STOP	WS_80W			Res.			IO: PITGGGG	מיוןואטא	OPTERR
	Reset value	х	х			х	х		х	х		x	х			х	х		х	х			х	х		0	0	0	0	x	х	х	х
0,4000	FLASH_ WRPR															٧	VRP	[31:	0]														
0x020	Reset value	1	1	1		1	1			1	1		1	1			1	1		1	1			1	1		1	1			1	1	1



6.4.6 CRC register map

Table 16. CRC register map and reset values

																	$\overline{}$																
Offset	Register	31	30	53	28	27	56	22	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	2	4	3	7	1	0
0x00	CRC_DR	DR[31:0]																															
	Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0x04	CRC_IDR	Res.	NOI NO SE												IDR	R[7:0]																	
	Reset value																									0	0	0	0	0	0	0	0
0x08	CRC_CR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	REV OUT	20. 23.41	[0:1]N[-,0]	POI VSIZE[1:0]	r Oct 1 312 Et 1 : 0]	Res.	Res.	RESET
	Reset value																									0	0	0	0	0			0
0x10	CRC_INIT														,	CRO	C_IN	IIT[3	31:0]													
	Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0x14	CRC_POL														Poly	ynor	mial	coe	ffici	ents	;												
	Reset value		0x04C11DB7																														

Refer to Section 3.2.2 on page 51 for the register boundary addresses.



Power control (PWR) RM0316

7.4.3 PWR register map

The following table summarizes the PWR registers.

Table 22. PWR register map and reset values

Offset	Register	31	30	29	28	27	56	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	2	4	3	2	1	0
0x000	PWR_CR	Res.	Res.	DBP	PL	.S[2	:0]	PVDE	CSBF	CWUF	PDDS	LPDS																					
	Reset value																								0	0	0	0	0	0	0	0	0
0x004	PWR_CSR	Res.	EWUP3	EWUP2	EWUP1	Res.	Res.	Res.	Res.	VREFINTRDYF	PVDO	SBF	WUF																				
	Reset value																						0	0	0					0	0	0	0

9.4.14 RCC register map

The following table gives the RCC register map and the reset values.

Table 33. RCC register map and reset values

Character Char						· ~ ~			·· ·		· ·	~9		er	••••	<u> </u>	۵.,	<u> </u>		,,,	•••													
Reset value	Offset	Register	31	30	29	28	27	26	25	24	23	77	21	20	49	18	4٤	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
Comercial Companies Compan	0x00	RCC_CR	Res.	Res.	Res.	Res.	Res.	Res.	PLLRDY	PLLON	Res.	Res.	Res.	Res.	CSSON	HSEBYP	HSERDY	HSEON			HS	SICA	\L[7	:0]			F	ISIT	RIM	1[4:0	0]	Res.	HSIRDY	HSION
Coccession Coc		Reset value							0	0					0	0	0	0	х	Х	х	х	х	х	х	Х	1	0	0	0	0		1	1
Part	0x04	RCC_CFGR	PLLNODIV ⁽¹⁾	MC ODD PT 12 - 11 (1)	MCOPRE		Res.	1	MC([2:0)]	ISSRC	USBPRE	PL	LM.	UL[3	3:0	PLLXTPRE	PLLSRC		Res.]	Н			0]		:0]		
COCE CONTRICT CO		Reset value	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0		0	0	0	0	0	0	0
CANEN CANENTER CANENT CONTROLEN	0x08	RCC_CIR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CSSC	Res.	Res.	PLLRDYC	HSERDYC	HSIRDYC	LSERDYC	LSIRDYC	Res.	Res.	Res.	PLLRDYIE	HSERDYIE	HSIRDYIE	LSERDYIE	LSIRDYIE	CSSF	Res.	Res.	PLLRDYF	HSERDYF	HSIRDYF	LSERDYF	LSIRDYF
CONTROL CONT		Reset value									0			0	0	0	0	0				0	0	0	0	0	0			0	0	0	0	0
Purple P	0x0C	RCC_ APB2RSTR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TIM16RST	TIM15RST	SPI4RST ⁽³⁾	USART1RST	TIM8RST ⁽²⁾	SPI1RST	TIM1RST	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SYSCFGRST
CANEN CANE		Reset value														0	0	0		0	0	0	0											0
CANEN CANE	0x010	RCC_ APB1RSTR	Res.	12C3RST	DAC1RST	PWRRST	Res.	DAC2RST ⁽¹⁾	CANRST	Res.	USBRST ⁽²⁾	12C2RST ⁽²⁾	I2C1RST	UART5RST ⁽²⁾	UART4RST ⁽²⁾	USART3RST	USART2RST	Res.	SPI3RST	SPI2RST	Res.	Res.	WWDGRST	Res.	Res.	Res.	Res.	Res.	TIM7RST	TIMGRST	Res.	TIM4RST ⁽²⁾	TIM3RST	TIM2RST
Canen Cane		Reset value			0	0		0	0		0	0	0	0	0	0	0		0	0			0						0	0		0	0	0
CANEN CANE	0x14	RCC_AHBENR	Res.	Res.	ADC34EN ⁽²⁾	ADC12EN	Res.	Res.	Res.	TSCEN	Res.IOPGEN ⁽³⁾	IOPFEN	IOPEEN ⁽²⁾	IOPDEN	IOPCEN	IOPBEN	IOPAEN	IOPHEN ⁽³⁾	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CRCEN	FMCEN ⁽³⁾	FLITFEN	Res.	SRAMEN	DMA2EN ⁽²⁾	DMA1EN
CANEN CANE		Reset value			0	0				0	0	0	0	0	0	0	0	0										0	0	1		1	0	0
DACTEN PWREN Res. DACZEN(3) DACTEN PWREN Res. DACZEN(2) DACZEN(3) DACZEN(3) DACZEN(3) DACZEN(4) CANEN Res. DACZEN(2) DACZEN(2) DACZEN(3) DACZEN(3) DACZEN(3) DACZEN(4) Res. Res. Res. Res. Res. Res. Res. Res.	0x18	RCC_APB2ENR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		Res.	TIM17EN	TIM16EN	TIM15EN	Res.SPI4EN ⁽³⁾	USART1EN	TIM8EN ⁽²⁾	SPI1EN	TIM1EN	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	
		Reset value												0		0	0	0	0	0	0	0	0											0
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0x1C	RCC_APB1ENR	Res.	12C3EN. (3)	DAC1EN	PWREN	Res.	DAC2EN ⁽¹⁾	CANEN	Res.	USBEN ⁽²⁾	12C2EN ⁽²⁾	I2C1EN	UART5EN ⁽²⁾	UART4EN ⁽²⁾	USART3EN	USART2EN	Res.	SP3EN ⁽²⁾	SPI2EN ⁽²⁾	Res.	Res.	WWDGEN	Res.	Res.	Res.	Res.		TIM7EN	TIMGEN	Res.	TIM4EN ⁽²⁾	TIM3EN ⁽²⁾	TIM2EN
		Reset value			0	0		0	0		0	0	0	0	0	0	0		0	0			0						0	0		0	0	0



		li	ab	ıe .	3 3.	R	CC	, re	gı	Ste	er i	ma	р	ano	a r	es	et v	vai	ue	es ((CC	nt	ını	16	a)								
Offset	Register	31	30	29	28	27	56	22	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	က	2	-	0
0x20	RCC_BDCR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BDRST	RTCEN	Res.	Res.	Res.	Res.	Res.	S	TC EL :0]	Res.	Res.	Res.	DF	SE RV :0]	LSEBYP	LSERDY	LSEON
	Reset value																0	0						0	0				1	1	0	0	0
0x24	RCC_CSR	LPWRSTF	WWDGRSTF	IWDGRSTF	SFTRSTF	PORRSTF	PINRSTF	OBLRSTF	RMVF	V18PWRRSTF	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LSIRDY	RSION
	Reset value	0	0	0	0	0	0	0	0	0																						0	0
0x28	RCC_AHBRSTR	Res.	Res.	ADC34RST ⁽²⁾	ADC12RST	Res.	Res.	Res.	TSCRST	IOPGRST ⁽³⁾	IOPFRST	IOPERST ⁽²⁾	IOPDRST	IOPCRST	IOPBRST	IOPARST	IOPHRST ⁽³⁾	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	FMCRST ⁽³⁾	Res.	Res.	Res.	Res.	Res.
	Reset value			0	0				0	0	0	0	0	0	0	0	0											0					
0x2C	RCC_CFGR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	P	ADC [4	34F 1:0] ⁽	PRE (2)	S	A		12F [4:0		S	PF	RED	IV[3	:0]
	Reset value																					0					0				()	
0x30	RCC_CFGR3	Res.	Res.	Res.	Res.	Res.	Res.	TIM34SW ⁽³⁾	TIM2SW ⁽³⁾	HAPTESWITH-01(2)		HAPTASWI1-01(2)		SADT3SW[1:0]	[0:1]wss12450	11SABT2SW[1-0]		TIM20SW(3)	Res.	Res.(1)	Res.	Res ⁽¹⁾	Res ⁽¹⁾	TIM8SW ⁽²⁾	TIM1SW	Res.	I2C3SW ⁽³⁾	I2C2SW	I2C1SW	Res.	Res.	11SART1SW[1:0]	Fa.: 14401111100

Table 33. RCC register map and reset values (continued)

Reset value

Refer to *Section 3.2.2: Memory map and register boundary addresses* for the register boundary addresses.

0

^{1.} On STM32F303xB/C and STM32F358xC devices only.

^{2.} On STM32F303x6/8 and STM32F328x8 devices only.

^{3.} On STM32F303xD/E only

10.7 FMC register map

The following table summarizes the FMC registers.

Table 71. FMC register map

		Ι	1		1	1	1					1		T	င်မွ	,				1				1	1	Ι	1	I			1		
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	œ	7	9	2	4	3	2	-	0
0x00	FMC_BCR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CCLKEN	CBURSTRW	Res.	Res.	Res.	ASYNCWAIT	EXTMOD	WAITEN	WREN	WAITCFG	WRAPMOD	WAITPOL	BURSTEN	Reserved	FACCEN	CIMM		MTVP	<u></u>	MUXEN	MBKEN
0x08	FMC_BCR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CBURSTRW CBURSTRW CBURSTRW CBURSTRW	Res.	Res.	Res.	ASYNCWAITASYNCWAITASYNCWAIT	EXTMOD	WAITEN	WREN	WAITCFG	WRAPMOD	WAITPOL	BURSTEN	Reserved	FACCEN	CIMM		DALM		MUXEN	MBKEN
0x10	FMC_BCR3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CBURSTRW	Res.	Res.	Res.	ASYNCWAIT	EXTMOD	WAITEN	WREN	WAITCFG	WRAPMOD	WAITPOL	BURSTEN	Reserved	FACCEN	CIMW		DALM		MUXEN	MBKEN
0x18	FMC_BCR4	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CBURSTRW	Res.	Res.	Res.	ASYNCWAIT	EXTMOD	WAITEN	WREN	WAITCFG	WRAPMOD	WAITPOL	BURSTEN	Reserved	FACCEN	CIMM		dALM		MUXEN	MBKEN
0x04	FMC_BTR1	Res.	Res.		CM D		DAT	LAT	Γ		CLŁ	(DI\	/	В	UST	ΓUR	N				DAT	AST	Γ			,	ADE	HLE	0	,	ADD	SE	Т
0x0C	FMC_BTR2	Res.	Res.	0	CM D		DAT	LA	Γ		CLŁ	(DI\	/	BUSTURN BUSTURN						ı	DAT	AST	Γ			,	ADE	HLE)	,	ADD	SE	Т
0x14	FMC_BTR3	Res.	Res.		CM D		DAT	LA	Γ		CLŁ	(DI\	/	В	UST	ΓUR	N			ı	DAT	AS7	Γ			,	ADE	HLE)	,	ADD	SE	Т
0x1C	FMC_BTR4	Res.	Res.	AC O	CM D		DAT	LA	Γ		CLŁ	(DI\	/	В	UST	ΓUR	N			ı	DAT	AST	Γ			,	ADE	HLE)	,	ADD	SE	Т
0x104	FMC_BWTR1	Res.	Res.		CM D	Res.	Res.	Res.	Res.	Res.			ı	DAT	AS7	Γ			,	ADE	HLE)	,	ADD	SE	Т							
0x10C	FMC_BWTR2	Res.	Res.	0	CM D	Res.	Res.	Res.	Res.	Res.			ı	DAT	AS7	Г			,	ADE	HLE)	,	ADD	SE	Т							
0x114	FMC_BWTR3	Res.	Res.	AC O	CM D	Res.	Res.	Res.	Res.	Res.			ı	DAT	AST	Γ			,	ADE	HLE)	,	ADD	SE	Т							
0x11C	FMC_BWTR4	Res.	Res.		CM D	Res.	Res.	Res.	Res.	Res.			ı	DAT	AST	Γ			,	ADE	HLE)	,	ADD	SE	Т							
0x60	FMC_PCR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	E	CCF	PS		TA	AR			TC	LR		Res.	Res.	ECCEN	PW	/ID	PTYP	PBKEN	ITENPWAITEN	Res.
0x80	FMC_PCR3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	E	CCF	PS		TA	AR			TC	LR		Res.	Res.	ECCEN	PW	/ID	PTYP	PBKEN	PWAITEN	Res.
0xA0	FMC_PCR4	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	E	CCF	PS		TA	AR	ı		TC	LR		Res.	Res.	L ECCEN	PW		PTYP	PBKEN	PWAITENPWA	Res.
0x64	FMC_SR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	FEMPT	IFEN	ILEN	IREN	IFS	ILS	IRS
0x84	FMC_SR3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	FEMPT	IFEN	ILEN	IREN	IFS	ILS	IRS
0xA4	FMC_SR4	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	FEMPT	IFEN	ILEN	IREN	IFS	ILS	IRS



Table 71. FMC register map (continued)

Offset	3	31 30 29 28 27 26	23 22 21 20 19 18 17 16	15 13 12 10 9	5 4 4 3 3 4 1 1 1 1 1 1 1 1 1
0x68	FMC_PMEM2	MEMHIZx	MEMHOLDx	MEMWAITx	MEMSETx
0x88	FMC_PMEM3	MEMHIZx	MEMHOLDx	MEMWAITx	MEMSETx
0xA8	FMC_PMEM4	MEMHIZx	MEMHOLDx	MEMWAITx	MEMSETx
0x6C	FMC_PATT2	ATTHIZx	ATTHOLDx	ATTWAITx	ATTSETx
0x8C	FMC_PATT3	ATTHIZx	ATTHOLDx	ATTWAITx	ATTSETx
0xAC	FMC_PATT4	ATTHIZx	ATTHOLDx	ATTWAITx	ATTSETx
0xB0	FMC_PIO4	IOHIZx	IOHOLDx	IOWAITx	IOSETx
0x74	FMC_ECCR2		· E	CCx	
0x94	FMC_ECCR3		E	CCx	



11.4.12 GPIO register map

The following table gives the GPIO register map and reset values.

Table 73. GPIO register map and reset values

Offset	Register	31 30	28 28	27 26	25	22 23	20 21	6 8	17	15	13	+ 6	၈ ထ	2 9	5 4	8 2	- 0
	- Itogiotoi								1	7		7	0, 0				
0x00	GPIOA_MODER	MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]
	Reset value	1 0	1 0	1 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0x00	GPIOB_MODER	MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0].	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	1 0	1 0	0 0	0 0	0 0
0x00	GPIOx_MODER (where x = CH)	MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]	MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0x04	GPIOx_OTYPER (where x = AH)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OT15	OT13 OT12	OT11 OT10	OT9 OT8	OT7 OT6	OT5 OT4	OT3 OT2	OT1
	Reset value									0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0x08	GPIOA_OSPEEDR	OSPEEDR15[1:0]	OSPEEDR14[1:0]	OSPEEDR13[1:0]	OSPEEDR12[1:0]	OSPEEDR11[1:0]	OSPEEDR10[1:0]	OSPEEDR9[1:0]	OSPEEDR8[1:0]	OSPEEDR7[1:0]	OSPEEDR6[1:0]	OSPEEDR5[1:0]	OSPEEDR4[1:0]	OSPEEDR3[1:0]	OSPEEDR2[1:0]	OSPEEDR1[1:0]	OSPEEDR0[1:0]
	Reset value	0 0	0 0	1 1	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0x08	GPIOB_OSPEEDR	OSPEEDR15[1:0]	OSPEEDR14[1:0]	OSPEEDR13[1:0]	OSPEEDR12[1:0]	OSPEEDR11[1:0]	OSPEEDR10[1:0]	OSPEEDR9[1:0]	OSPEEDR8[1:0]	OSPEEDR7[1:0]	OSPEEDR6[1:0]	OSPEEDR5[1:0]	OSPEEDR4[1:0]	OSPEEDR3[1:0]	OSPEEDR2[1:0]	OSPEEDR1[1:0]	OSPEEDR0[1:0]
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	1 1	0 0	0 0	0 0
0x08	GPIOx_OSPEEDR (where x = CH)	OSPEEDR15[1:0]	OSPEEDR14[1:0]	OSPEEDR13[1:0]	OSPEEDR12[1:0]	OSPEEDR11[1:0]	OSPEEDR10[1:0]	OSPEEDR9[1:0]	OSPEEDR8[1:0]	OSPEEDR7[1:0]	OSPEEDR6[1:0]	OSPEEDR5[1:0]	OSPEEDR4[1:0]	OSPEEDR3[1:0]	OSPEEDR2[1:0]	OSPEEDR1[1:0]	OSPEEDR0[1:0]
	Reset value	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
0x0C	GPIOA_PUPDR	PUPDR15[1:0]	PUPDR14[1:0]	PUPDR13[1:0]	PUPDR12[1:0]	PUPDR11[1:0]	PUPDR10[1:0]	PUPDR9[1:0]	PUPDR8[1:0]	PUPDR7[1:0]	PUPDR6[1:0]	PUPDR5[1:0]	PUPDR4[1:0]	PUPDR3[1:0]	PUPDR2[1:0]	PUPDR1[1:0]	PUPDR0[1:0]
	Reset value	0 1	1 0	0 1	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0



Table 73. GPIO register map and reset values (continued)

									_				ī				_	_			i –					1	1				т —	$\overline{}$	
Offset	Register	31	30	53	28	27	56	22	24	23	22	21	70	19	18	17	16	15	14	13	12	11	10	6	œ	7	9	2	4	က	7	1	0
0x0C	GPIOB_PUPDR	PI IPDR15[1-0]		DI IDDD 14[1-0]		PI IPDR13[1·0]		PI IPDR12[1-0]	0:15:10:10:1	PI IPDR11[1-0]	0:-1	DI IPDP 10[1-0]	[6: 16: No. 16	PI IPDR9[1-0]		PI IPDR8[1-0]	[o:-]o: o	PI IPDP 711-01	[0:1] XIQ LQ L	PI IPDR6[1-0]	[o:-]o:-	PI IPDR5[1-0]	[o:-]o:-	PI IPDP4[1-0]	[o:-]t.io	[0:15000]	. rorokaji.uj	[0:15000]	[0.1]Z\[0.1]	D1 ID-0114-01	ייין אטרטי	PLIPDR011-01	[]
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
0x10	GPIOx_IDR (where x = AH)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	IDR15	IDR14	IDR13	IDR12	IDR11	IDR10	IDR9	IDR8	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0
	Reset value																	х	Х	Х	Х	Х	Х	Х	х	Х	Х	Х	Х	х	Х	Х	Х
0x14	GPIOx_ODR (where x = AH)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ODR15	ODR14	ODR13	ODR12	ODR11	ODR10	ODR9	ODR8	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	GPIOx_BSRR (where x = AH)	BR15	BR 14	BR13	BR12	BR11	BR 10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0	BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	GPIOx_LCKR (where x = see ⁽¹⁾)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LCKK	LCK15	LCK14	LCK13	LCK12	LCK11	LCK10	LCK9	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0
	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	GPIOx_AFRL (where x = CH)	AF		AFR)]	7[3:	AFI		FR)]	6[3:	AF	RLA		5[3:	AFI	RLA 0		4[3:	AF		AFR 0]	3[3	AF		FR:	2[3:	AF	RLA	AFR 0]	1[3	AF		AFR 0]	0[3
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	GPIOx_AFRH (where x = AH)	AF		AFR :0]	15[AF		AFR :0]	14[AF	RH/ 3:		13[AF	RH/ 3:		12[AF	RH/ 3:		11[AF		AFR 0]	10[AF		AFR 0]	9[3	AF		AFR 0]	.8[3
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	GPIOx_BRR (where x = AH)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

A, B and D in STM32F303xB/C and STM32F358xC, A, B, C, D and F in STM32F303x6/8 and STM32F328x8, and A, B, C, D, E, F, G, H in STM32F303xD/E.

Refer to Section 3.2.2 on page 51 for the register boundary addresses.



12.1.10 SYSCFG register map

The following table gives the SYSCFG register map and the reset values.

Table 74. SYSCFG register map and reset values

1					_		_	_			- 1	_	-			_				_										- 1		- 1	-
Offset	Register	31	30	53	28	27	56	22	54	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	-	0
0x00	SYSCFG_CFGR1		FP	U_I	E[5	0]		Res	Res	ENCODED MODE [1:0]	ENCODEN_MODE [1:0]	I2C2_FMP	I2C1_FMP	I2C_PB9_FMP	I2C_PB8_FMP	I2C_PB7_FMP	I2C_PB6_FMP	DAC2_CH1_DMA_RMP	TIM7_DAC2_DMA_RMP	TIM6 DAC1 DMA RMP	TIM17_DMA_RMP	TIM16_DMA_RMP	Res	Res	ADC24_DMA_RMP	DAC_TRIG_RMP	TIM1_ITR3_RMP	USB_IT_RMP	Res	Res	Res	MEM MODE	
	Reset value	1	1	1	1	1	0			0	0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0				Χ	Χ
0x04	SYSCFG_RCR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.						PA	GE[15:0	D]_V	VP													
0.04	Reset value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	SYSCFG_EXTICR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	E	XTI	3[3:0	0]	Е	XTI	2[3:	0]	E	XTI [,]	1[3:	0]	E	KTIC)[3:0)]								
0000	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	SYSCFG_EXTICR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	E	XTI	7[3:0	[[0	Е	XTI	6[3:	[0	E	XTI	5[3:	[0	ΕX	KTI4	1[3:0)]								
0.00	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	SYSCFG_EXTICR3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ΕX	(TI1	1[3:	[0	E	(TI1	0[3	[0:	E	XTIS	9[3:	[0	EX	KTI8	3[3:0)]								
OXTO	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	SYSCFG_EXTICR4	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ΕX	(TI1	5[3:	[0]	ΕX	(TI1	4[3	:0]	Ε>	(TI1	3[3	:0]	EX	TI1	2[3:	0]								
UXIT	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	SYSCFG_CFGR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SRAM_PEF	Res.	Res.	Res.	BYP_ADDR_PAR	Res.	PVD_LOCK	SRAM PARITY LOCK	LOCKUP_LOCK								
	Reset value																								0				0		0	0	0
0x50	SYSCFG_CFGR3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	APC2 DMA BMB	1007 - AND - 2004	12C1 TY DMA DMD		12C1 BY DMA BMB		SPI1 TX DMA RMP		SPI1 BX DMA RMP									
	Reset value																							1	0	0	0	0	0	0	0	0	0



Table 74. SYSCFG register map and reset values (continued)

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0x48	SYSCFG_CFGR4	Res.	ADC34_JEXT14_RMP	ADC34_JEXT11_RMP	ADC34 JEXT5 RMP	ADC34_EXT15_RMP	ADC34 EXT6 RMP	ADC34_EXT5_RMP	ADC12_JEXT13_RMP	ADC12_JEXT6_RMP	ADC12_JEXT3_RMP	ADC12_EXT15_RMP	EXT	ADC12 EXT5 RMP	ADC12 EXT3 RMP	ADC12_EXT2_RMP																	
	Reset value																			0	0	0	0	0	0	0	0	0	0	0	0	0	0



13.5.7 DMA register map

The following table gives the DMA register map and the reset values.

Table 81. DMA register map and reset values

						~	-	•••		., .	. •;	9.0			ıap	, a	114			• •	۵.,	,,,,	_										
Offset	Register	31	30	53	28	27	56	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	6	8	7	9	2	4	က	2	1	0
0x00	DMA_ISR	Res.	Res.	Res.	Res.	TEIF7	HTIF7	TCIF7	GIF7	TEIF6	HTIF6	TCIF6	GIF6	TEIF5	HTIF5	TCIF5	GIF5	TEIF4	HTIF4	TCIF4	GIF4	TEIF3	HTIF3	TCIF3	GIF3	TEIF2	HTIF2	TCIF2	GIF2	TEIF1	HTIF1	TCIF1	GIF1
	Reset value					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	DMA_IFCR	Res.	Res.	Res.	Res.	CTEIF7	CHTIF7	CTCIF7	CGIF7	CTEIF6	CHTIF6	CTCIF6	CGIF6	CTEIF5	CHTIF5	CTCIF5	CGIF5	CTEIF4	CHTIF4	CTCIF4	CGIF4	CTEIF3	CHTIF3	CTCIF3	CGIF3	CTEIF2	CHTIF2	CTCIF2	CGIF2	CTEIF1	CHTIF1	CTCIF1	CGIF1
	Reset value					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	DMA_CCR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MEM2MEM		L :0]	MSIZE [1.0]	WOLE [0]	DS17E [1·0]		MINC	PINC	CIRC	DIR	TEIE	HTIE	TCIE	EN
	Reset value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	DMA_CNDTR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							N	IDT	[15:	0]						
0,00	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	DMA_CPAR1		<u> </u>	1	l	1	l	1	l	l				l		ı	PA[3	31:0]	1	l	1	l	1	1		1		<u> </u>	1			
0.00	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	DMA_CMAR1															N	JAN	31:0]														
OXII	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	Reserved	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	/ Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x1C	DMA_CCR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MEM2MEM		L :0]	MSIZE [1-0]	MO12 L [1.5	DS17E [1.0]	7.312E [1.0	MINC	PINC	CIRC	DIR	TEIE	HTIE	TCIE	EN
	Reset value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	DMA_CNDTR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							N	IDT	[15:	0]						
0/120	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	DMA_CPAR2															ı	PA[3	31:0]														
UNZ	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	DMA_CMAR2															N	JAN	31:0]														
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x2C	Reserved	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x30	DMA_CCR3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MEM2MEM	P [1	L :0]	MS17E [1.01	MOIZE [1:0]	DSIZE [1·0]	r 312E [1.0]	MINC	PINC	CIRC	DIR	TEIE	HTIE	TCIE	EN
	Reset value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x34	DMA_CNDTR3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							N	IDT	[15:	0]						
0.01	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x38	DMA_CPAR3				•		•		•	•				•		ı	PA[3	31:0]		•		•				•						\exists
0,30	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x3C	DMA_CMAR3															N	JAN																
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Table 81. DMA register map and reset values (continued)

		1	1	1	Ė	Г	1	1									σι			_	<u>, </u>							Г	1	ı —	ı —		
Offset	Register	31	30	53	28	27	5 6	22	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x40	Reserved	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x44	DMA_CCR4	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MEM2MEM	P [1:	L :0]	MS17E [1-0]	WOIZE [1:0]	PSIZE [1:0]	o:[]	MINC	PINC	CIRC	DIR	TEIE	HTE	TCIE	Ш
	Reset value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x48	DMA_CNDTR4	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			I	l .		l <u> </u>	N	DT[15:0	0]						
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x4C	DMA_CPAR4								•	•	•				•		PA[3	31:0]	•			•				•						
0,40	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x50	DMA_CMAR4															ı	MA[31:0)]														
OXCC	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x54	Reserved	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x58	DMA_CCR5	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MEM2MEM	P [1:	L :0]	MSIZE [1-0]	WOLE [1:0]	PSIZE [1:0]		MINC	PINC	CIRC	DIR	TEIE	HTIE	TCIE	N N
	Reset value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x5C	DMA_CNDTR5	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			ı				N	DT[15:0	0]	·					
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x60	DMA_CPAR5								•	•	•				•	ı	PA[3	31:0]	•			•				•		•				
0,00	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x64	DMA_CMAR5															ı	MA[31:0)]														
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x68	Reserved	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x6C	DMA_CCR6	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MEM2MEM	P [1:	L :0]	MSI7E [1-0]	MOIZE [1.0]	PSIZE [1:0]		MINC	PINC	CIRC	DIR	TEIE	HTE	TCIE	EN
	Reset value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x70	DMA_CNDTR6	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							N	DT[15:0	0]		_				
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x74	DMA_CPAR6																PA[3																
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x78	DMA_CMAR6		1	1									1	1			MA[1	1	- 1	
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x7C	Reserved	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x80	DMA_CCR7	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MEM2MEM		:0]	MS17E [1-0]	_	PSIZE [1:0]		MINC	PINC	CIRC		TEIE		_	EN
	Reset value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x84	DMA_CNDTR7	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			ı			ı		DT[
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Table 81. DMA register map and reset values (continued)

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	က	2	1	0
0x88	DMA_CPAR7																PA[3	31:0]														
0,00	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x8C	DMA_CMAR7															ı	MA[31:0)]		•										•		
0,00	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x90 - 0xA7	Reserved	Res.																															

Refer to Section 3.2.2 on page 51 for the register boundary addresses.



RM0316 Interrupts and events

14.3.13 EXTI register map

The following table gives the EXTI register map and the reset values.

Table 84. External interrupt/event controller register map and reset values

									<u> </u>					_				<u>, </u>															
Offset	Register	31	30	29	82	27	76	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	9	4	દ	2	1	0
0x00	EXTI_IMR1															N	MR[31:0)]														
-	Reset value	0	0	0	1	1	1	1	1	1	0		0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	EXTI_EMR1															N	MR[31:0)]														
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x08	EXTI_RTSR1		TR[31:29]		Res.	Res.	Res.	Res.	Res.	Res.											TF	R[22	:0]										
	Reset value	0	0	0							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	EXTI_FTSR1		TR[31:29]		Res.	Res.	Res.	Res.	Res.	Res.											TF	R[22	:0]										
	Reset value	0	0	0							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	EXTI_SWIER1		WIE 31:2		Res.	Res.	Res.	Res.	Res.	Res.							ı			8	SWII	ER[2	22:0]		ı	ı					Į	
	Reset value	0	0	0							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	EXTI_PR1	[3	PR 31:2		Res.	Res.	Res.	Res.	Res.	Res.					I	I	I		I		PF	R[22	:0]			I	I						
	Reset value	0	0	0							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	EXTI_IMR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MR35	MR34	MR33	MR32
	Reset value																													1	1	0	0
0x24	EXTI_EMR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MR35	MR34	MR33	MR32
	Reset value																													0	0	0	0
0x28	EXTI_RTSR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TR33	TR32
	Reset value																															0	0
0x2C	EXTI_FTSR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TR33	TR32
	Reset value																															0	0
								_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		_	

Interrupts and events RM0316

Table 84. External interrupt/event controller register map and reset values (continued)

																			÷					_	_		`				<u> </u>	_	_
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	က	2	1	0
0x30	EXTI_SWIER2	Res.	SWIER33	SWIER32																													
	Reset value																															0	0
0x34	EXTI_PR2	Res.	PR33	PR32																													
	Reset value																															0	0

Table 102. ADC register map and reset values for each ADC (offset=0x000 for master ADC, 0x100 for slave ADC, x=1..4)

				1				1			, ,	-)r :	Jiu	•	/\L	_	, ^	-	,	_			1	1		1	1		-	_
Offset	Register	31	30	29	28	27	5 6	25	24	23	22	21	20	19	18	17	16	15	14	13	15	11	10	6	8	7	9	2	4	က	2	1	0
0x00	ADCx_ISR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	JQOVF	AWD3	AWD2	AWD1	JEOS	JEOC	OVR	EOS	EOC	EOSMP	ADRDY
	Reset value																						0	0	0	0	0	0	0	0	0	0	0
0x04	ADCx_IER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	JQOVFIE	AWD3IE	AWD2IE	AWD11E		JEOCIE		EOSIE		EOSMPIE	ADRDYIE
	Reset value																						0	0	0	0	0	0	0	0	0	0	0
0x08	ADCx_CR	ADCAL	ADCALDIF	IO. PINECIPIE.	טיין אבאיטא	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	JADSTP	ADSTP	JADSTART	ADSTART	ADDIS	ADEN
	Reset value	0	0	1	0																							0	0	0	0	0	0
0x0C	ADCx_CFGR	Res.				H[4:			JAWD1EN		AWD1SGL	JQM	JDISCEN		SCN [2:0]	DISCEN	Res.	1		OVRMOD	EXTENI1-01			[3	SE:0]		ALIGN	[1	ES :0]	Res.	_	DMAEN
0x10	Reset value Reserved		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	20	0	0	0	0	0	0	0	0	0	0	0	0	<u>i</u>	0	0
0x14	ADCx_SMPR1	Res.	Res.		SMF [2:0]		SMP [2:0]		MP [2:0]]		MP [2:0]		MP [2:0]]		MP [2:0]			MP [2:0]		SMP [2:0]		SMP [2:0]]	Res.	Res.	Res.
0x18	Reset value ADCx_SMPR2	ses.	ses.	Ses. 0	ses. o	Ses. 0		0 MP ⁻ [2:0	18		0 MP ² [2:0]			0 MP [2:0		l	0 MP ² [2:0]	15		0 MP ² [2:0]	14		0 MP [*] [2:0	13		0 MP [2:0	12		0 MP [2:0	11		MP1 [2:0]	
0.00	Reset value						0				0		0		0	0	0		0				0		0				0			0	
0x1C	Reserved										1	1	1			1	Re	es.	1							1				1			
0x20	ADCx_TR1 Reset value	Res.	Res.	Res.	Res.	1	T 1	I 1	l 1	⊢	1T1[11:0)] 1	1	1	1	1	Res.	Res.	Res.	Res.	0	0	0	0	0	LT1[0	0	0	0
	ADCx_TR2	SS.	SS.	SS.	SS.	SS.	S.	SS:	ŝ		!		HT2			!	l	ŝ.	ŝ.	ŝ.	. S.	Ś	SS.	SS.	S.				LT2	_	ш,		
0x24	Reset value	ř	ř	ď	ď	ď	ř	ř	Ä	1	1	1 1 1	· · · <u> </u>	L 1	-ı 1	1	1	ř	ď	ř	ž	X	Re	Re	ř	0	0		0		0	0	0
	ADCx_TR3	S)	S)	S.	S.	Ö,	S.	Ö.	Š.		'			[[7:0		<u>'</u>	<u>'</u>	Š.	S.	Š.	S.	S.	S.	S.	S.	0	U					U	\dashv
0x28	_	Y e	Y e	Re	Re	26	Ne Ne	26	Re	_		Г Г а	HT3	[[/.	ין			Re	Re	Re	Re	Xe	Re	Re	Ne Ne		_		LT3			_	$\overline{}$
0x2C	Reset value Reserved					<u> </u>		<u> </u>		1	1	1	1	1	1	1	1 Re	es.								0	0	0	0	0	0	0	0
0x30	ADCx_SQR1	Res.	Res.	Res.			Q4[4			Res.			23[4			Res.			22[4			Res.			Q1[4			Res.	Res.		L[3		
	Reset value	ró.	ró.	ró.	0	0	-		U	ró.	0	0	0	-	0	(0	0	0	0		U	ró.	0	0	0	0	0	ró		0	0	_	0
0x34	ADCx_SQR2 Reset value	Re	Re	Re	0	0	Q9[4 0		0	Re	0	0	Q8[4 0		0	Re	0	0	⊋7[4 0	0	0	Rei	0	0	Q6[4 0	1:0]	0	Re	0	0	Q5[4 0	0	0
0.20	ADCx_SQR3	es.	es.	es.		SC		4:0]	•	es.		SQ	13[4			es.		SQ	12[4		-	es.		SC		4:0]	•	es.		SQ	10[4		\exists
0x38	Reset value	ĸ	ĸ	ĸ	0	0	0	0	0	ĸ	0	0	0	0	0	ĸ	0	0	0	0	0	r	0			0		ĸ	0		0		0
0x3C	ADCx_SQR4	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		SC	16[4:0]		Res.		SQ	15[4	1:0]	
	Reset value																									0			0	0	0	0	0
0x40	ADCx_DR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res					_	`				A[15						
	Reset value						, A	, i	· ·	<i>16</i>	· ·	· ·		-			- 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x44- 0x48	Reserved	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
0x4C	ADCx_JSQR	Res.			Q4[Res.			_	4:0]		Res.			Q2[<u>4</u>			Res.	6		Q1[⁴	Ī		IEVTENIT4-01				:0]			1:0]
0x50-	Reset value		U	U	U	0	U	<u> </u>	0	U	U	0	0	<u> </u>	0	0		0	0		U	U	0	0	0	0	0	0	U	0	U	0	U
0x50- 0x5C	Reserved																R	es															



Table 102. ADC register map and reset values for each ADC (offset=0x000 for master ADC, 0x100 for slave ADC, x=1..4) (continued)

			ı						i i	1	1	T	1	1	1	1	ŕ	1	1	, 	ì	Т	1		Ť		_				1		П	\Box
Offset	Register	31	30	29	28	27	76	22	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	×	۸ (,	9	2	4	က	7	1	0
0x60	ADCx_OFR1	OFFSET1_EN		OFI C	FSE H[4:	T1_ :0]	•	Res.	Res.	Res.	Res.	Res.	Res.					OF	FF	SET	⁻ 1[1	11:0]											
	Reset value	0	0	0	0	0	0															0	0	0	0	C)	0	0	0	0	0	0	0
0x64	ADCx_OFR2	OFFSET2_EN			FSE H[4:	T2_ :0]	:	Res.	Res.	Res.	Res.	Res.	Res.					OF	FF:	SET	⁻ 2[1	11:0]											
	Reset value	0	0	0	0	0	0															0	0	0	0	C)	0	0	0	0	0	0	0
0x68	ADCx_OFR3	OFFSET3_EN			FSE H[4:	T3_ :0]	-	Res.	Res.	Res.	Res.	Res.	Res.					OF	FF:	SET	⁻ 3[1	11:0]											
	Reset value	0	0	0	0	0	0															0	0	0	0	C)	0	0	0	0	0	0	0
0x6C	ADCx_OFR4	OFFSET4_EN		OFI C	FSE H[4:	T4_ :0]		Res.	Res.	Res.	Res.	Res.	Res.					OF	FF	SET	⁻ 4[1	11:0]											
	Reset value	0	0	0	0	0	0															0	0	0	0	C) [0	0	0	0	0	0	0
0x70- 0x7C	Reserved			•	•			•									R	es.								•								
0x80	ADCx_JDR1	es.	es.	es.	es.	Res.	Res.	es.	es.	Res.	ses.	es.	Res.	Res.	es.	es.	es.							JD)AT	A1[15:	:0]						
0,00	Reset value												_	_				0	0	0	0	0	0	0	0	0	T	0	0	0	0	0	0	0
0x84	ADCx_JDR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.									A2[-						
	Reset value	- 2		- 2	- 2			- 2	- 2							- 2		0	0	0	0	0	0	0	-	-	_	0	0	0	U	0	0	0
0x88	ADCx_JDR3	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res							JD)AT.	A3[15:	:0]						
	Reset value																	0	0	0	0	0	0	0	0	C)	0	0	0	0	0	0	0
0x8C	ADCx_JDR4 Reset value	Res	Res	Res	Res	Res.	Res	Res	0	0	0	0	0	0		O T	A4[0]	0	0	0	0	0										
0x8C-	Reserved		<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	Re	1	J	0	10			10		10	<u> </u>	<u> </u>	J	J		10	<u> </u>	Ğ
0x9C 0xA0	ADCx_AWD2CR	ses.	es.	ses.	es.	les.	es.			1 (1					AW	'D20	CH[18:	1]								es.							
UXAU	Reset value	ır	ir.	ır	I.Y.	Ľ	Ľ	ir.	ľ	ľ	ľ	ir.	ľ	ľ	0	0	0	0	0	0	0	0	0	0	0	0	Т	0	0	0	0	0	0	œ
0xA4	ADCx_AWD3CR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							1		D30	-	-							1		Res.
	Reset value														0	0	0	0	0	0	0	0	0	0	0	C)	0	0	0	0	0	0	
0xA8- 0xAC	Reserved	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res		Res.	Res.	Res.	Res.	Res.	Res.	Res.
	ADCx_DIFSEL	98.	98.	98.	S.	es.	9S.	80	98.	SS.	(D)	98.	(D)	(D)						1	1	DI	FSE	<u>L</u> [1	8:1	1		1						ë.
0xB0	Reset value	Ř	ř	Ř	Ř	Ř	Ř	Ř	Ř	Ř	Ř	Ř	Ř	Ř	n	0	0	0	0	0	0	0	0) T	0 1	0	0	n	0	0	Ř
	ADCx_CALFACT	Ś	S.	Ś	Ś	S.	S.	Ś	Ś	Ś		CA	l F	L LCT	_D[<u> </u>	ľ	S.	S:	S.	000	S.	S.	S.	Š.	Ś	į					_S[\dashv
0xB4	Reset value	ž	ž	ž	ž	Re	Z	Z,	ž	Re	n				_0		Ιn	Z,	Z	ž	Z	Re	Z,	Re	28°	Z							0.0]	0
	1 TOSCE VALUE	1	1	1	1	1		1	İ	l	ľ		ľ	ľ	1	ľ			ı	1	1		1	1	1	1		~	J			1	1	, , ,



Table 103. ADC register map and reset values (master and slave ADC common registers) offset =0x300, x=1 or 34)

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	-	0
0x00	ADCx_CSR	Res.	Res.	Res.	Res.	Res.	JQOVF_SLV						- 11		^		ADRDY_SLV	Res.	Res.	Res.	Res.	Res.	JQOVF_MST	AWD3_MST	AWD2_MST			JEOC_MST		EOS_MST		EOSMP_MST	11
										sl	ave	AD	C2	or A	DC	4										mas	ster	ADO	C1 o	r A[C3		
	Reset value							0	0	0	0	0	0	0	0	0	0							0	0	0	0	0	0	0	0	0	0
0x04	Reserved																Re	S.															
0x08	ADCx_CCR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	VBATEN	TSEN	VREFEN	Res.	Res.	Res.	Res.	CKMODEI1-01	G.:	MDMA[1:0]		DMACFG	Res.	DI	ELA	Y[3:	:0]	Res.	Res.	Res.		DU	AL[4	:0]	
	Reset value								0	0	0					0	0	0	0	0		0	0	0	0				0	0	0	0	0
0x0C	ADCx_CDR						R	DAT	A_8	SLV[15:0	0]			•								R	DAT	A_I	ИSТ	[15:	0]				-	
0.00	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



16.10.15 DAC register map

Table 107 summarizes the DAC registers.

Table 107. DAC register map and reset values

DAC_CR	SWTRIG2 S BOFF1	O SWTRIG2 O ROFE1 1	(TEN1			TSEL1[2:0]				80			7	12			14	15	16	17	18	19	20	7	22	23	24	25	5 6	27	28	29	30	31		Offset
Reset value	S SWTRIG2 S	o SWTBIG2 o	(1		0	WAVE 1[1:0]	M/A/VE 4[4-0]		5	3.01																								
DAC_DHR12R1 DAC_DHR12L1	o SWTRIG2	o SWTRIG2		Kes. 0		(0	0		-			MAMP1		DMAEN1	DIMAGDRIE	DMAI IDRIE1	Res.	Res.	EN2	BOFF2	TEN2		TSEL2[2:0]		[0.1]27,44,	10.17E2[1.0]			MAMD2F3:01		DMAEN2	DMAUDRIE2	Res.	Res.	DAC_CR	0x00
Reset value	0 (0	+	Res.					0	0	0	0	0	0	0)	0			0	0	0	0	0	0	0	0	0	0	0	0	0	0			Reset value	
DAC_DHR12R1			ļ		DE L		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Kes.	Do	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		0x04
0x08 DHR12R1 a	Kes.	_																																		Reset value	
DAC_DHR12L1 DAC_DHR12L1 DACC1DHR[11:0] DACC1DHR[11:0] Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0	Kes. 0	٠.				:0]	[11:	HR	C1D	AC	D				Res.	Hes.	200	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		0x08
OxOC DHR12L1 a	Res.	0	1	Э	١	(0	0	0	0	0	0	0	0																						Reset value	
	T	Res		Res.	בסט'					0]	[11:	HR	C1D	ACC	D					Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		0x0C
DAC W O O O O O O O O O O O O O O O O O O		ı					0	0	0	0	0	0	0	0	0)	0	0	0																	Reset value	
0x10 DHR8R1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		J)]	:0]	R[7	DH	C1	OAC			Res.	Res.	Res.	Res.	Res.	Yes.	Dac	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DAC_ DHR8R1	0x10
Reset value 0 0 0 0 0 0 0 0	0 (0	(0	1	(0	0	0	0																										Reset value	
0x14 DAC_DHR12R2 & & & & & & & & & & & & & & & & & &						:0]	[11:	HR	C2D	AC	D				Res.	Tes.	Dec	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		0x14
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 (0	(Э	1	(0	0	0	0	0	0	0	0																						Reset value	
0x18 DAC_DHR12L2 & & & & & & & & & & & & & & & & & &	Res.	Res		Res.	700.		•		•	0]	[11:	HR	C2D	ACC	D	•	•			Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		0x18
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			Ī	T			0	0	0	0	0	0	0	0	0)	0	0	0																	Reset value	
0x1C DAC DHR8R2 & & & & & & & & & & & & & & & & & & &])]	:0]	R[7	DH	C2	OAC	С		Res.	Res.	Res.	Res.	Res.	ZES.	0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		0x1C
Reset value 0 0 0 0 0 0 0 0 0	0 (0	1	0	1	(0	0	0	0																										Reset value	
DAC_ 0x20 DAC_ DHR12RD DACC2DHR[11:0] DACC2DHR[11:0] DACC1DHR[11:0]						:0]	[11:	HR	C1D	AC	D				Res.	Yes.	Doc	Res.	Res.)]	[11:0	HR	C2D	AC	D				Res.	Res.	Res.	Res.		0x20
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 (0	()		(0	0	0	0	0	0	0	0						0	0	0	0	0	0	0	0	0	0	0	0					Reset value	
DAC_ 0x24 DACC2DHR[11:0] DACC2DHR[11:0] DACC1DHR[11:0]	Res.	Res		Res.	763.					0]	[11:	HR	C1D	ACC	D					Res.	Res.	Res.	Res.				0]	[11:	HR	C2D	AC	D					0x24
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			Ī				0	0	0	0	0	0	0	0	0)	0	0	0					0	0	0	0	0	0	0	0	0	0	0	0	Reset value	
DAC_DHR8RD Image: Black of the state of the		J)]	:0]	R[7	DH	C1	OAC	Е]	7:0	HR[220	CC	DA	ı		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DAC_ DHR8RD	0x28
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 (0	(Э	1	(0	0	0	0	0	0	0	0	0)	0	0	0																	Reset value	
0x2C DAC_DOR1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2						:0]	[11:	OR	C1D	AC	D				Res.	Hes.	DDC.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DAC_DOR1	0x2C
		0	1	0		(0	0	0	0	0	0	0	0																						Reset value	
0x30 DAC_DOR2 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	0 (:0]	[11:	OR	C2D	AC	D				Res.	YES.	200	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DAC_DOR2	0x30
Reset value 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0		_	آ ہ	П	1	0	^	0	0	0	0	0	۸	I	- [1				I		1						Ī							Decet value	



Table 107. DAC register map (continued)and reset values (continued)

Offset	Register name	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	2	4	3	2	1	0
0x34	DAC_SR	Res.	Res.	DMAUDR2	Res.	DMAUDR1	Res.																										
	Reset value			0																0													

Refer to Section 3.2.2 on page 51 for the register boundary addresses.



Comparator (COMP) RM0316

17.5.8 COMP register map

The following table summarizes the comparator registers.

Table 109. COMP register map and reset values

Offset	Register	31	30	29	28	27	56	25	24	23	22	21	20	19	18	17	15	14	13	11	10	6	8	7	9 1	o ,	4	8 2	1	0
0x1C	COMP1_CSR	COMP1LOCK	COMP10UT	Res.	Res.		COMPx_BLANKING[2:0]		COMP1HYST[1:0]	COMP1POL	Res.		P10 EL 3:0]	UT	Res.	Res.	Res.	COMB4INISE [2:0]			. COMP1MODE[1:0]	COMP1_INP_DAC	COMP1EN							
	Reset value	0	0										0	0	0	0 0	0		0 0	0	0				0	0	0	0 0	0	0
0x20	COMP2_CSR	COMP2LOCK	COMP2OUT	Res.	COMP2INMSEL[3]	Res.		.COMP2_BLANKING			COMP2POL	Res.	COM SEI	P2O _[3:0	UT)]	COMP2WINMODE	Res.	COMPZINSEL	TO COMPOSITION OF THE PROPERTY			COMP2MODE[1:0]	COMP2_INP_DAC	COMP2EN						
	Reset value	0	0								0		0	0	0		0		0 0	0	0	0		0	0	0	0	0 0	0	0
0x24	COMP3_CSR	COMP3LOCK	COMP3OUT	Res.	Res.		COMP3_BLANKING		COMP3HYST[1:0]	COMP3POL	Res.	COM SEI	P3O _[3:0		Res.	Res.	COMP3INSEL.	IO CO I I I I I I I I I I I I I I I I I			COMP3MODE[1:0]	Res.	COMP3EN							
	Reset value	0	0										0	0	0	0 0	0		0 0	0	0			0	0 (0	0	0 0		0
0x28	COMP4_CSR	COMP4LOCK	COMP40UT	Res.	COMP4INMSEL[3]	Res.		COMP4_BLANKING		Res.	COMP4POL	Res.	COM! SEI	P4O _[3:0		COMP4WINMODE	Res.	COMP4INSEL	OWDAININGEL 12:01	OCIVIL 4		COMP4MODE[1:0]	Res.	COMP4EN						
	Reset value	0	0								0		0	0	0		0		0 0	0	0	0		0	0	0	0	0 0		0
0x2C	COMP5_CSR	COMP5LOCK	COMP5OUT	Res.	Res.		.COMP5_BLANKING		COMP5HYST[1:0]	COMP5POL	Res.	COM SEI	P5O _[3:0	UT)]	Res.	Res.	COMP5INSEL.	COMPENIMSEI [2:0]	COINT SINNISEE[2:0]		COMP5MODE[1:0]	Res.	COMP5EN							
	Reset value	0	0										0	0	0	0 0	0		0 0	0	0			0	0 (0	0	0 0		0
0x30	COMP6_CSR	COMP6LOCK	COMPGOUT	Res.	COMP6INMSEL[3]	Res.		COMP6_BLANKING		Res.	COMP6POL	Res.	COM SEI	P6O _[3:0	UT)]	COMP6WINMODE	Res.	COMPGINSEL	COMBEINIMSE			COMP6MODE[1:0]	Res.	COMPGEN						
	Reset value	0	0								0		0	0	0		0		0 0	0	0	0		0	0	0	0	0 0		0

Table 109. COMP register map and reset values (continued)

Offset	Register	31	30	29	28	27	56	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x34	COMP7_CSR	COMP7LOCK	COMP7OUT	Res.		COMP7_BLANKING		10-11T2YH7GMOD		COMP7POL	Res.			P7OI [3:0]		Res.	Res.	COMP7INSEL.		COMP7INMSEL[2:0]		COMP7MODEI1-01		Res.	COMP7EN								
	Reset value	0	0										0	0	0	0	0	0		0	0	0	0			0	0	0	0	0	0		0

Refer to Section 3.2.2 on page 51 for the register boundary addresses.

RM0316

18.4.5 OPAMP register map

The following table summarizes the OPAMP registers.

Table 112. OPAMP register map and reset values

Offset	Register	31	30	29	28	27	26	25		23	22	21	20	19	18	17	16	15	14	13	11	9	6	8	7	9	2	4	ზ 2	_	0
0x38	OPAMP1_CSR	LOCK	OUTCAL	TSTREF			TRIMOFFSETN					TRIMOFFSETP			USER_TRIM		PGA_GAIN			CALSEL	CALON	VPS_SEL	110	- 1 1	TCM_EN	VM SEL	ı	Res	VP_SEL	FORCE_VP	OPAMP1EN
	Reset value	Х	Х	Χ	Х	Х	Χ	XX	7	X	Х	Х	Х	Х	Χ	Χ	X	0	0	0 0	0	0	0	0	0	0	0		0 0	0	0
0x3C	OPAMP2_CSR	LOCK	OUTCAL	TSTREF			TRIMOFFSETN					TRIMOFFSETP			USER_TRIM		PGA_GAIN			CALSEL	CALON	VPS_SEL	1840	TI.	TCM_EN	VM SEL	ı	Res	VP_SEL	FORCE_VP	OPAMP2EN
	Reset value	Х	Х	Х	Х	Χ	Χ	XX	1	X	Х	Х	Х	Х	Χ	Χ	X	0	0	0 0	0	0	0	0	0	0	0		0 0	0	0
0x40	OPAMP3_CSR	LOCK	OUTCAL	TSTREF			TRIMOFFSETN					TRIMOFFSETP			USER_TRIM		PGA_GAIN			CALSEL	CALON	VPS_SEL	1/1/10 07:1	- 1 1	TCM_EN	VM SEL	ı	Res	VP_SEL	FORCE_VP	OPAMP3EN
	Reset value	Х	Х	Χ	Х	X	Χ	XX	7	X	Х	X	X	Χ	Χ	X	X	0	0	0 0	0	0	0	0	0	0	0		0 0	0	0
0x44	OPAMP4_CSR	LOCK	OUTCAL	TSTREF			TRIMOFFSETN					TRIMOFFSETP			USER_TRIM		PGA_GAIN			CALSEL	CALON	VPS_SEL	110 011	1	TCM_EN	VM SEL	ı	Res	VP_SEL	FORCE_VP	OPAMP4EN
	Reset value	Х	Х	Х	Х	Х	Χ	XX		X	Х	Х	Х	Х	Χ	Χ	X	0	0	0 0	0	0	0	0	0	0	0		0 0	0	0



19.6.11 TSC register map

Table 118. TSC register map and reset values

					an	,,,,		Ο.	ייי		ıeį	Jis	te	111	ıαμ	a	iiu	16	36	ι ν	ait	163	•										
Offset	Register	31	30	53	28	27	56	52	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x0000	TSC_CR	С	TPI	H[3:	0]	C	TPI	_[3:0	0]			SS	SD[6	5:0]			SSE	SSPSC		PGPSC[2:0]		Res.	Res.	Res.	Res.		MC\ [2:0		IODEF	SYNCPOL	AM	START	TSCE
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					0	0	0	0	0	0	0	0
0x0004	TSC_IER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MCEIE	EOAIE																		
	Reset value																															0	0
0x0008	TSC_ICR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MCEIC	EOAIC																		
	Reset value																															0	0
0x000C	TSC_ISR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MCEF	EOAF																		
	Reset value																										ļ			<u> </u>		0	0
0x0010	TSC_IOHCR	G8_I04	68_103	G8_102	G8_I01	G7_I04	67_103	67_102	G7_I01	G6_104	66_103	G6_102	G6_I01	G5_I04	65_103	G5_102	G5_I01	G4_I04	G4_IO3	64_102	64_101	G3_I04	E01_E5	63_102	63_101	G2_I04	G2_IO3	G2_IO2	G2_I01	G1_I04	G1_I03	61_102	61_101
	Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0x0014														Re	serv	/ed																	
0x0018	TSC_IOASCR	G8_104	68_103	G8_102	G8_101	G7_104	67_103	67_102	G7_101	G6_104	66_103	G6_102	G6_101	G5_104	65_103	G5_102	G5_101	G4_104	G4_103	64_102	64_101	63_104	63 <u>-</u> 103	G3_102	63_101	G2_104	G2_103	G2_102	G2_I01	G1_104	G1_103	G1_102	61_101
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x001C														Re	serv	/ed																	
0x0020	TSC_IOSCR	G8_104	68_103	G8_102	G8_101	G7_104	67_103	67_102	G7_I01	G6_104	66_103	G6_102	G6_101	G5_104	65_103	G5_102	G5_101	G4_I04	G4_I03	G4_102	G4_101	G3_104	63 <u>_</u> 103	G3_102	63_101	G2_104	G2_IO3	G2_I02	G2_I01	G1_104	G1_103	G1_102	G1_101
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0024														Re	serv																		
0x0028	TSC_IOCCR	G8_I04	68_103	G8_102	G8_I01	G7_I04	67_103	67_102	G7_I01	G6_104	66_103	G6_102	G6_101	G5_I04	65_103	G5_102	G5_I01	G4_I04	G4_103	64_102	64_101	G3_104	ဧဝ၊ ဧ၅	G3_102	63_101	G2_I04	G2_IO3	G2_IO2	G2_I01	G1_I04	G1_I03	61_102	61_101
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x002C														Re	serv	/ed																	
0x0030	TSC_IOGCSR	Res.	G8S	G7S	S95	G5S	G4S	G3S	G2S	G1S	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	G8E	G7E	G6E	GSE	G4E	G3E	G2E	G1E							
	Reset value									0	0	0	0	0	0	0	0									0	0	0	0	0	0	0	0
0x0034	TSC_IOG1CR	Res.						C	CNT	[13:	0]																						
	Reset value																			0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0038	TSC_IOG2CR	Res.						C	CNT	[13:	0]																						
	Reset value																			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 118. TSC register map and reset values (continued)

					_			_		_											-						_						
Offset	Register	31	30	29	28	27	56	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	2	4	3	7	1	0
0x003C	TSC_IOG3CR	Res.						С	NT	[13:	0]																						
	Reset value																			0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0040	TSC_IOG4CR	Res.						С	NT	[13:	0]																						
	Reset value																			0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0044	TSC_IOG5CR	Res.						С	NT	[13:	0]																						
-	Reset value																			0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0048	TSC_IOG6CR	Res.		CNT[13:0] CNT[13:0] CNT[13:0] CNT[13:0]																													
	Reset value																			0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x004C	TSC_IOG7CR	Res.						С	NT	[13:	0]																						
-	Reset value																			0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0050	TSC_IOG8CR	Res.				CNT[13:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																											
	Reset value																			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Refer to Section 3.2.2 on page 51 for the register boundary addresses.



20.4.25 TIM1/TIM8/TIM20 register map

TIM1/TIM8/TIM20 registers are mapped as 16-bit addressable registers as described in the table below:

Table 123. TIM1/TIM8/TIM20 register map and reset values

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	œ	7	9	2	4	ဗ	7	7	0
0x00	TIMx_CR1	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	UIFREMAP	Res	CK [1:0	D)]	ARPE	CN [1	MS :0]	DIR	OPM	URS	SIGN	CEN
	Reset value																					0		0	0	0	0	0	0	0	0	0	0
0x04	TIMx_CR2	Res	Res	Res	Res	Res	Res	Res	Res	MMS2[3:0]			0]	Res	9SIO	Res	OIS5	OIS3 OIS3 OIS3			OIS2N	OIS2	OIS1N OIS1 TI1S			MMS [2:0]			CCDS	SCOS		CCPC	
	Reset value									0	0	0	0		0		0		0	0	0	0	0	0	0	0	0	0	0	0	0		0
0x08	TIMx_SMCR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	SMS[3]	ETP	ECE	E1 .	3	E	[3:0]		MSM	TS[2:0]			occs	SN	SMS[2:0		
	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	TIMx_DIER	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	TDE	COMDE	CC4DE	CC3DE	CC2DE	CC1DE	UDE	BIE	TIE	COMIE	CC4IE	CC3IE	CC2IE	CC1IE	UIE
-	Reset value																		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	TIMx_SR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	CC6IF	CC5IF	Res	Res	Res	CC40F	CC30F	CC20F	CC10F	B2IF	BIF	TIF	COMIF	CC41F	CC3IF	CC2IF	CC11F	UIF
-	Reset value															0	0				0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	TIMx_EGR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	B2G	BG	TG	COM	CC4G	ട്രോ	CC2G	CC1G	nG
	Reset value																								0	0	0	0	0	0	0	0	0
	TIMx_CCMR1 Output Compare mode	Res	Res	Res	Res	Res	Res	Res	OC2M[3]	Res	Res	Res	Res	Res	Res	Res	OC1M[3]	OC2CE)C2I [2:0]		OC2PE	OC2FE	CC S [1:0	2	OC1CE	OC1M [2:0]			OC1PE OC1FE			C1 S :0]
0x18	Reset value								0								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TIMx_CCMR1 Input Capture mode	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	ı	IC2F[3:0]			IC2 CC2 PSC S [1:0] [1:0]				IC1F[3:0])]	IC1 PSC [1:0]		5	C1 S :0]
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TIMx_CCMR2 Output Compare mode	Res	Res	Res	Res	Res	Res	Res	OC4M[3]	Res	Res	Res	Res	Res	Res	Res	OC3M[3]	OC4CE)C4I [2:0]		OC4PE	OC4FE	CC S [1:0	4 0]	OC3CE		C3I [2:0]		OC3PE	OC3FE	5	C3 S :0]
0x1C	Reset value								0								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TIMx_CCMR2 Input Capture mode	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	ı	C4F	[3:0)]	PS	IC4 CC4 PSC S [1:0] [1:0]			IC3F[3:0]				PS	3 SC :0]		C3 S :0]
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	TIMx_CCER	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	CC6P	CC6E	Res	Res	CC5P	CCSE	Res	Res	CC4P	CC4E	CC3NP	CC3NE	ССЗР	CC3E	CC2NP	CC2NE	CC2P	CC2E	CC1NP	CC1NE	CC1P	CC1E
	Reset value											0	0			0	0			0	0	0	0		0	0	0	0	0	0	0	0	0
0x24	TIMx_CNT	UIFCPY	Res	Res	Res	Res	Res	Res	Res	Res	Res	CNT[15:0]																					
	Reset value	0								-	-	-						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



Table 123. TIM1/TIM8/TIM20 register map and reset values (continued)

Offset	Register	31		1		27	1	25	1				20		18	17	1		14		12	_	10			7		2	4	8 2	- 0
0x28	TIMx_PSC	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res ,	Res	Res	Res	Res		J -				-	Р	SC	15:0	0]	l			
0,20	Reset value																	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0										0 0			
0x2C	TIMx_ARR	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	ARR[15:0]													
	Reset value												-					1	1	1	1	1	1	1	1	1	1	1	1	1 1	1 1
0x30	TIMx_RCR	Ses	Ses	Ses	Ses	Res	Res	Ses	Res	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Res	REP[15:0]													
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 0
0v24	TIMx_CCR1	Ses	Res	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses		Į				l	C	CR1	[15	:0]	ı		1	
0x34	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 0
020	TIMx_CCR2	Ses	Res	Ses	Ses	Res	Res	Ses	Res	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Res	CCR2[15:0]													
0x38	Reset value												-					0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 0
	TIMx_CCR3	Ses	Ses	Ses	ses	Ses	Ses	Ses	Ses	Ses	ses	Ses	Ses	Ses	Ses	Ses	Ses	CCR3[15:0]													
0x3C	Reset value												_																		
040	TIMx_CCR4	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	Ses	CCR4[15:0]													
0x40	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 0
0x44	TIMx_BDTR	Res	Res	Res	Res	Res	Res	BK2P	BK2E	BK2F[3:0] BKF[3:0] W W W									BKP	BKE	OSSR	ISSO	LC 4 1:	(DT[7:0]		
	Reset value							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0 0	0 0
0x48	TIMx_DCR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	3 8 8 DBL[4:0] 8 8 8 DBA[4:0]													
-	Reset value																				0	0	0	0	0				0	0 0	0 0
0x4C	TIMx_DMAR		DMAB[15:0]																												
-	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0 0
0x50	TIMx_OR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	TIM1_ETR_ADC4_RMP or TIM8_ETR_ADC3_RMP or TIM20_ETR_ADC4_RMP	TIM1_ETR_ADC1_RMP or TIM8_ETR_ADC2_RMP or TIM20_ETR_ADC3_RMP
	Reset value																													0 0	0 0



Table 123. TIM1/TIM8/TIM20 register map and reset values (continued)

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x54	TIMx_CCMR3 Output Compare mode	Res	Res	Res	Res	Res	Res	Res	OC6M[3]	Res	OC5M[3]	OCECE)C6 [2:0]	M]	OC6PE	OC6FE	Res	Res	OCSCE		C5I [2:0]	M]	OC5PE	OC5FE	Res	Res						
	Reset value								0								0	0	0	0	0	0	0			0	0	0	0	0	0		
0x58	TIMx_CCR5	GC5C3	GC5C2	GC5C1	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res							C	CR5	[15	:0]						
	Reset value	0	0	0														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x5C	TIMx_CCR6	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res							C	CR6	6[15	:0]						
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Refer to Section 3.2.2: Memory map and register boundary addresses for the register boundary addresses.



21.4.19 TIMx register map

TIMx registers are mapped as described in the table below:

Table 127. TIM2/TIM3/TIM4 register map and reset values

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	œ	7	9	2	4	3	2	_	0
0x00	TIMx_CR1	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	UIFREMAP	Res	Ck [1:		ARPE	CN [1:	//S :0]	DIR	OPM	URS	UDIS	CEN							
	Reset value																							0	0	0	0	0	0	0	0	0	0
0x04	TIMx_CR2	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	TI1S	MN	/IS[2	2:0]	CCDS	Res	Res	Res							
	Reset value																									0	0	0	0	0			
0x08	TIMx_SMCR	Res	Res	Res	Res	Res	Res	Res	Res	SMS[3]	ETP	ECE	ET [1:		ı	ETF	[3:0]	l	MSM	T	S[2:	0]	occs	SM	1S[2	::0]							
	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x0C	TIMx_DIER	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	TDE	COMDE	CC4DE	CC3DE	CC2DE	CC1DE	UDE	Res	TIE	Res	CC4IE	CC3IE	CC2IE	CC1IE	UIE							
	Reset value																		0	0	0	0	0	0	0		0		0	0	0	0	0
0x10	TIMx_SR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	CC40F	CC3OF	CC20F	CC10F	Res	Res	TIF	Res	CC4IF	CC3IF	CC2IF	CC1IF	UIF							
	Reset value																				0	0	0	0			0		0	0	0	0	0
0x14	TIMx_EGR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	TG	Res	CC4G	cc3G	CC2G	CC1G	nG							
	Reset value																										0		0	0	0	0	0
	TIMx_CCMR1 Output Compare mode	Res	OC2M[3]	Res	OC1M[3]	OC2CE)C2I [2:0]		OC2PE	OC2FE	CC [1:		OC1CE		C1I [2:0]		OC1PE	OC1FE	CC [1:													
0x18	Reset value								0								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0.710	TIMx_CCMR1 Input Capture mode	Res	Res	Res	Res	Res	Res	Res	Res	Res	ŀ	C2F	[3:0)]	IC PS [1:	SC	CC [1:		ı	C1F	[3:0]	IC PS [1:	SC	CC [1:								
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TIMx_CCMR2 Output Compare mode	Res	OC4M[3]	Res	OC3M[3]	O24CE)C4I [2:0]		OC4PE	OC4FE	CC [1:		OC3CE		C3l [2:0]		OC3PE	OC3FE	CC [1:													
0.40	Reset value								0								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	TIMx_CCMR2 Input Capture mode	Res	Res	Res	Res	Res	Res	Res	Res	Res	ŀ		[3:0		IC PS [1:	SC	CC [1:	4S	ı		[3:0		IC PS [1:	3 SC	CC [1:								
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	TIMx_CCER	Res	Res	Res	Res	Res	Res	Res	Res	Res	CC4NP	Res	CC4P	CC4E	CC3NP	Res	ССЗР	CC3E	CC2NP	Res	CC2P	CC2E	CC1NP	Res	CC1P	CC1E							
	Reset value																	0		0	0	0		0	0	0		0	0	0		0	0



Table 127. TIM2/TIM3/TIM4 register map and reset values (continued)

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	æ	7	9	5	4	~	٥ ر	1 ~	0
0x24	TIMx_CNT	CNT[31] or UIFCPY			(TIN	/12 (only			T[30 ed c		-	the	r tim	iers)	1								(CNT	[15:	0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C	0	0	0
0x28	TIMx_PSC	Res	Res	Res	Res	Res	Res	Res	Res	Res		Res	Res	Res	Res	Res	Res							F	PSC	[15:	0]						
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	C	0	0	0
0x2C	TIMx_ARR			(TI	IM2	a o	nly,			31:1 ed or		e ot	her	time	ers)									,	ARR	[15:	0]				·		
	Reset value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0x30			ı	ı			ı	I					ı		Rese	erve	d	ı										•	•	1			
0x34	TIMx_CCR1			(1	ГІМ2	2 on	ıly, r			[31: d on		oth	er t	ime	rs)									С	CR ²	1[15	:0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C	0	0	0
0x38	TIMx_CCR2			(7	ГІМ2	2 on	ıly, r			[31: d on		oth	er t	ime	rs)									С	CR	2[15	:0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C	0	0	0
0x3C	TIMx_CCR3			(1	ГІМ2	2 on	ıly, r			[31: d on		oth	er t	ime	rs)									С	CR	3[15	:0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C	0	0	0
0x40	TIMx_CCR4			(٦	ГІМ2	2 on	ıly, r			[31: d on		oth	er t	ime	rs)									С	CR4	4[15	:0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C	0	0	0
0x44														F	Rese	erve	d																
0x48	TIMx_DCR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res		DE	3L[4	l:0]		Res	Res	900	2	[DBA	[4:0]	1
	Reset value																				0	0	0	0	0				0	C	0	0	0
0x4C	TIMx_DMAR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res							D	MAE	B[15	5:0]						
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	C	0	0	0

Refer to *Section 3.2.2: Memory map and register boundary addresses* for the register boundary addresses.



22.4.9 TIM6/TIM7 register map

TIMx registers are mapped as 16-bit addressable registers as described in the table below:

Table 128. TIM6/TIM7 register map and reset values

																	<u> </u>																
Offset	Register	31	30	29	87	27	56	52	24	23	22	21	20	49	18	41	16	15	14	13	12	11	10	6	8	7	9	2	4	ε	2	l	0
0x00	TIMx_CR1	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	UIFREMAP	Res	Res	Res	ARPE	Res	Res	Res	OPM	URS	SIGN	CEN
	Reset value																					0				0				0	0	0	0
0x04	TIMx_CR2	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res		имя [2:0		Res	Res	Res	Res
	Reset value																										0	0	0				
0x08		1	I	I							ı		ı	Re	eser	ved	ı	I	ı							ı	ı	ı	I				
0x0C	TIMx_DIER	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	UDE	Res	Res	Res	Res	Res	Res	Res	UIE
	Reset value																								0								0
0x10	TIMx_SR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	UIF
	Reset value																																0
0x14	TIMx_EGR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	90
	Reset value																																0
0x18- 0x20														Re	eser	ved																	
0x24	TIMx_CNT	UIFCPY or Res.	Res	Res	Res							C	:NT	[15:	0]																		
	Reset value	0																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	TIMx_PSC	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res							Р	SC	[15:	0]						
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x2C	TIMx_ARR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res							Α	RR	[15:	0]		•				
	Reset value																	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Refer to *Section 3.2.2: Memory map and register boundary addresses* for the register boundary addresses.

Table 133. TIM16/TIM17 register map and reset values (continued)

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x30	TIMx_RCR	Res	Res	Res	Res			F	REP	[7:0]																						
	Reset value																									0	0	0	0	0	0	0	0
0x34	TIMx_CCR1	Res							C	CR1	[15	:0]																					
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x44	TIMx_BDTR	Res	MOE	AOE	BKP	BKE	OSSR	ISSO	ŀ	OC (:0]				DT[7:0]																		
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x48	TIMx_DCR	Res		DE	3L[4	:0]		Res	Res	Res		DB	A[4	:0]																			
	Reset value																				0	0	0	0	0				0	0	0	0	0
0x4C	TIMx_DMAR	Res			-				Di	MAE	3[15	:0]																					
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x50	TIM16_OR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	TI1 RM [1:	1P																				
	Reset value																															0	0



25.4.6 IWDG register map

The following table gives the IWDG register map and reset values.

Table 134. IWDG register map and reset values

			_		_			_			_		_			_		_		_		_	_	_		_	_		_	_			
Offset	Register	31	30	29	28	27	56	25	24	23	22	7	20	19	18	17	16	15	14	13	12	1	10	6	œ	7	9	2	4	က	7	1	0
0x00	IWDG_KR	Res.							k	ŒΥ	[15:	0]																					
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	IWDG_PR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Р	R[2:	0]																				
	Reset value																														0	0	0
0x08	IWDG_RLR	Res.	RL[11:0]																														
	Reset value																					1	1	1	1	1	1	1	1	1	1	1	1
0x0C	IWDG_SR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MVU	RVU	PVU																				
	Reset value																														0	0	0
0x10	IWDG_WINR	Res.					٧	WIN	[11:0	0]																							
	Reset value																					1	1	1	1	1	1	1	1	1	1	1	1

Refer to *Section 3.2.2: Memory map and register boundary addresses* for the register boundary addresses.



26.4.4 WWDG register map

The following table gives the WWDG register map and reset values.

Table 135. WWDG register map and reset values

																																	٦
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	က	7	- 0	>
0x00	WWDG_ CR	Res.	WDGA			Т	[6:0)]																									
	Reset value																									0	1	1	1	1	1	1 '	Π
0x04	WWDG_ CFR	Res.	EWI	WDGTB1	WDGTB0			W	/[6:0	0]																							
	Reset value																							0	0	0	1	1	1	1	1	1 '	П
0x08	WWDG_ SR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.																								
	Reset value																															()

Refer to *Section 3.2.2: Memory map and register boundary addresses* for the register boundary addresses.

Real-time clock (RTC) RM0316

27.6.20 RTC register map

Table 141. RTC register map and reset values

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	æ	7	9	2	4	ဗ	2	-	0
0x00	RTC_TR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ЬМ	H [1:			HU	[3:0]]	Res.	М	NT[2	::0]	N	ΛNL	J[3:0)]	Res.	S	T[2:	0]		SU[3:0]	
	Reset value										0	0	0	0	0	0	0		0	0	0	0	0	0	0		0	0	0	0	0	0	0
0x04	RTC_DR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		YT[3:0]			YU	[3:0]]	WE)U[2	2:0]	MT		MU	[3:0]]	Res.	Res.	[1			DU[3:0]	
	Reset value									0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1			0	0	0	0	0	1
0x08	RTC_CR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	COE	OS L [1:	-	POL	COSEL	BKP	SUB1H	ADD1H	TSIE	WUTIE	ALRBIE	ALRAIE	TSE	WUTE	ALRBE	ALRAE	Res.	FMT	BYPSHAD	REFCKON	TSEDGE		UCK L[2:0	
	Reset value									0	0	0	0		0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0
0x0C	RTC_ISR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RECALPF	TAMP3F	TAMP2F	TAMP1F	TSOVF	TSF	WUTF	ALRBF	ALRAF	INIT	INITF	RSF	INITS	SHPF	WUT WF	ALRBWF	ALRAWF
	Reset value																0		0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
0x10	RTC_PRER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		PF	RED	NV_	A[6	:0]							F	PRE	DIV.	_S[´	14:0]					
	Reset value										1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0x14	RTC_WUTR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							W	/UT	[15:0	0]						
	Reset value																	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0x1C	RTC_ALRMAR	MSK4	WDSEL		T :0]		DU	[3:0]]	MSK3	PM	H [1:			HU	[3:0]]	MSK2	MM	NT[2	::0]	N	ИNL	J[3:0)]	MSK1	S	T[2:	0]		SU[3:0]	
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 141. RTC register map and reset values (continued)

	ı	1	_			r -			,	9				_		-	_		aiue	_ ,					· · · ,		1						-
Offset	Register	31	30	53	28	27	5 6	25	24	23	22	21	20	19	18	1	16	15	4 5	2	12	11	10	6	œ	7	9	2	4	က	2	1	0
0x20	RTC_ALRMBR	MSK4	WDSEL		T :0]		DU	[3:0]		MSK3	PM		IT :0]		HU[3:0]		MSK2	MNT	2:0	0]	N	ΛNL	J[3:0	0]	MSK2	S	T[2	2:0]		SU	[3:0]	
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0		0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	RTC_WPR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		Res.	Res.	Res.	Res.	Res.				K	ΞY			
	Reset value																									0	0	0	0	0	0	0	0
0x28	RTC_SSR	Res.	Res.	Res.	Res.	Res.	Res.	Res.		Res.	Res.	Res.	Res.	Res.	Res.		Res.							;	SS[15:0)]						
	Reset value																	0	0 0		0	0	0	0	0	0	0	0	0	0	0	0	0
0x2C	RTC_SHIFTR	ADD1S	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.						5	SUE	BFS[14:()]					
	Reset value	0																	0 0	_	0	0	0	0	0	0	0	0	0	0	0	0	0
0x30	RTC_TSTR	Res.	Res.	Res.	Res.	Res.	Res.	Res.		Res.	PM	12.51	<u></u>		HU[3:0]	l	Res.	MNT[2:0]			N	INL	J[3:0	0]	Res.	s	T[2	2:0]		SU	[3:0]	
	Reset value										0	0	0	0	0	0	0		0 0		0	0	0	0	0		0	0	0	0	0	0	0
0x34	RTC_TSDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.		Res.	Res.	Res.	Res.	Res.	Res.		Res.	WI	DU[1:0]	1 !	LΜ		MU	[3:0]	Res.	Res.		DT 1:0]		DU	[3:0]	
	Reset value																	0	0 0		0	0	0	0	0			0	0	0	0	0	0
0x38	RTC_TSSSR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							,	SS[15:0							
	Reset value																	0	0 0	-	0	0	0	0	0	0	0	0	0	0	0	0	0
0x3C	RTC_CALR	Res.	Res.	Res.	Res.	Res.	Res.	Res.		Res.	Res.	Res.	Res.	Res.	Res.		Res.	CALP	CALW8		Res.	Res.	Res.	Res.				CA	ALM[8:0]			
	Reset value																	0	0 0						0	0	0	0	0	0	0	0	0
0x40	RTC_TAFCR	Res.	Res.	Res.	Res.	Res.	Res.	Res.		PC15MODE	PC15MODE	PC14VALUE	PC14MODE	PC13VALUE	PC13VALUE		Res.	TAMPPUDIS	TAMPPRCH[1:0]		TAMPEL TIT-01	[o]		TAMPFREQ[2:0]		TAMPTS	TAMP3TRG	TAMP3E	TAMP2TRG	TAMP2E	TAMPIE	TAMP1TRG	TAMP1E
	Reset value									0	0	0	0	0	0			0	0 0		0	0	0	0	0	0	0	0	0	0	0	0	0
0x44	RTC_ ALRMASSR	Res.	Res.	Res.	Res.	N		:0]	3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							S	S[14	:0]						
	Reset value					0	0	0	0										0 0		0	0	0	0	0	0	0	0	0	0	0	0	0
0x48	RTC_ ALRMBSSR	Res.	Res.	Res.	Res.	N		KS :0]	3	Res.	Res.	Res.	Res.	Res.	Res.		Res.	Res.							S	S[14	:0]						
	Reset value					0	0	0	0										0 0		0	0	0	0	0	0	0	0	0	0	0	0	0
	RTC_BKP0R								_							E	BKP	[31:	0]		_	_						_					
0x50	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0		0	0	0	0	0	0	0	0	0	0	0	0	0
to 0x8C	to RTC_BKP15R															E	BKP	[31:	0]														
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0		0	0	0	0	0	0	0	0	0	0	0	0	0



28.7.12 I2C register map

The table below provides the I2C register map and reset values.

Table 156. I2C register map and reset values

Offset Register 5 8 8 8 8 8 7 8 8 8 8 8 7 8 8 8 8 8 7 8						av		. •	· ·			9.	•	-		'ף	<u> </u>	٠.	-	-	-		_											1
Reset value	Offset	Register	31	30	29	28	27	26	22	24	23	22	7	20	19	18	17	16	15	14	13	12	1	10	6	8	7	9	2	4	က	7	1	0
New North Control of the Control o	0x0	12C_CR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PECEN	ALERTEN	SMBDEN	SMBHEN	GCEN	WUPEN	NOSTRETCH	SBC	RXDMAEN	TXDMAEN	Res.	ANFOFF	С	ONF	[3:0]	ERRIE	TCIE	STOPIE	NACKIE	ADDRIE	RXIE	TXIE	PE
Reset value		Reset value									0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0
Reset value	0x4	I2C_CR2	Res.	Res.	Res.	Res.	Res.	PECBYTE	AUTOEND	RELOAD			NB	YTE	ES[7	7 :0]			NACK	STOP	START	HEAD10R	ADD10	RD_WRN				S	ADI	D[9:	0]		I	
Reset value		Reset value						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
12C_TIMINGR PRESC[3:0] 2	0x8	I2C_OAR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OA1EN	Res.	Res.	Res.	Res.	OA1MODE				(DA1	[9:0)]			
Reset value		Reset value																	0					0	0	0	0	0	0	0	0	0	0	0
	0xC	I2C_OAR2	Res.	Res.	Res	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OA2EN	Res.	Res.	Res.	Res.						O/	A 2[7	':1]			Res.
No.	Reset value																	0					0	0	0	0	0	0	0	0	0	0		
TIMEOUTA[11:0] TIME	0x10	I2C_TIMINGR	PF	RES	SC[3	3:0]	Res.	Res.	Res.	Res.	sc			3:0	SI			3:			S	CLF	1[7:0	0]					S	CLI	_[7:0	0]	ı	
Reset value		Reset value	0	0	0	0					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0x14	I2C_ TIMEOUTR	TEXTEN	Res.	Res.	Res.				Т	IME	OU	ТВ[11:0)]				TIMOUTEN	D	.000.	TIDLE				Т	IME	EOL	JTA	[11:0	0]			
Reset value I2C_ICR		Reset value	0				0	0	0	0	0	0	0	0	0	0	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0	0
I2C_ICR	0x18	I2C_ISR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		ΑĽ	DDC	OD	E[6	:0]		DIR	BUSY	Res.	ALERT	TIMEOUT	PECERR	OVR	ARLO	BERR	TCR	72	STOPF	NACKF	ADDR	RXNE	TXIS	TXE
Reset value		Reset value									0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	1
0x20 I2C_PECR I2C_PECR<	0x1C	I2C_ICR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ALERTCF	TIMOUTCF	PECCF	OVRCF	ARLOCF	BERRCF	Res.	Res.	STOPCF	NACKCF	ADDRCF	Res.	Res.	Res.
Reset value		Reset value																			0	-	0	0	0	0			0	0	0			
0x24 I2C_RXDR & & & & & & & & & & & & & & & & & & &	0x20	I2C_PECR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		1	ı	PEC	[7:0)]	<u>I</u>	
UAZ4		Reset value																									0	0	0	0	0	0	0	0
Reset value 0 0 0 0 0 0 0 0 0	0x24	I2C_RXDR	Res.	Res.	Res	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		ı	RX	(DA	TA[7	7:0]	1	
		Reset value																									0	0	0	0	0	0	0	0



Table 156. I2C register map and reset values (continued)

Offset	Register	31	30	29	28	27	5 6	22	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	7	1	0
0x28	I2C_TXDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.			TX	DAT	ГА[7	:0]		
	Reset value																									0	0	0	0	0	0	0	0



29.8.12 USART register map

The table below gives the USART register map and reset values.

Table 165. USART register map and reset values

																•																	
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x00	USART_CR1	Res.	Res.	Res.	M1	EOBIE	RTOIE	DEAT4	DEAT3	DEAT2	DEAT1	DEAT0	DEDT4	DEDT3	DEDT2	DEDT1	DEDT0	OVER8	CMIE	MME	MO	WAKE	PCE	PS	PEIE	TXEIE	TCIE	RXNEIE	IDLEIE	TE	RE	UESM	JN
	Reset value				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	USART_CR2	A	ADD)[7:4	1]	A	ADD	[3:0)]	RTOEN	ABRMOD1	ABRMOD0	ABREN	MSBFIRST	DATAINV	TXINV	RXINV	SWAP	LINEN	ST [1	OP :0]	CLKEN	CPOL	CPHA	LBCL	Res.	LBDIE	LBDL	ADDM7	Res.	Res.	Res.	Res.
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0				
0x08	USART_CR3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	WUFIE	SHW	0		SCARCNT2:0]		Res.	DEP	DEM	DDRE	OVRDIS	ONEBIT	CTSIE	CTSE	RTSE	DMAT	DMAR	SCEN	NACK	HDSEL	IRLP	IREN	EIE
	Reset value										0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	USART_BRR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							ВГ	RR[15:0)]						
0x0C	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	USART_GTPR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		l		GT[7	7:0]		[F	PSC	[7:0)]		
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x14	USART_RTOR		1	В	LEN	N[7:0	0]												ı	F	RTO[23:0)]										
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	USART_RQR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TXFRQ	RXFRQ	MMRQ	SBKRQ	ABRRQ
	Reset value																												0	0	0	0	0
0x1C	USART_ISR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	REACK	TEACK	WUF	RWU	SBKF	CMF	BUSY	ABRF	ABRE	Res.	EOBF	RTOF	CTS	CTSIF	LBDF	TXE	TC	RXNE	IDLE	ORE	NF	FE	PE
	Reset value										0	0	0	0	0	0	0	0	0		0	0	0	0	0	1	1	0	0	0	0	0	0
0x20	USART_ICR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	WUCF	Res.	Res.	CMCF	Res.	Res.	Res.	Res.	EOBCF	RTOCF	Res.	CTSCF	LBDCF	Res.	TCCF	Res.	IDLECF	ORECF	NCF	FECF	PECF
	Reset value												0			0					0	0		0	0		0		0	0	0	0	0
0x24	USART_RDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				RE)R[8	3:0]			
	Reset value																								Χ	Х	Х	Х	Х	Χ	Х	Х	Х
0x28	USART_TDR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	'			TE)R[8	3:0]			
	Reset value																								Х	Х	Х	Х	Х	Х	Х	Х	Х
																													_				_

47/

30.9.10 SPI/I2S register map

Table 171 shows the SPI/I2S register map and reset values.

Table 171. SPI register map and reset values

						1		_			- g		_	_	Ė		_											_		_	$\overline{}$	$\overline{}$	_
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	11	16	15	14	13	12	11	10	6	8	2	9	2	4	က	7	7	0
0x00	SPIx_CR1	Res.	BIDIMODE	BIDIOE	CRCEN	CRCNEXT	CRCL	RXONLY	SSM	SSI	LSBFIRST	SPE	BF	R [2:	0]	MSTR	CPOL	CPHA															
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x04	SPIx_CR2	Res.	LDMA_TX	LDMA_RX	FRXTH		DS[3:0]		TXEIE	RXNEIE	ERRIE	FRF	NSSP	SSOE	TXDMAEN	RXDMAEN																
	Reset value																		0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
0x08	SPIx_SR	Res.	Res.	Res.	ET1 V/1 [4 ·0]	r i Lv L[i .U]	[0.17]	ראבערן ויטן	FRE	BSY	OVR	MODF	CRCERR	UDR	CHSIDE	TXE	RXNE																
	Reset value																				0	0	0	0	0	0	0	0	0	0	0	1	0
0x0C	SPIx_DR	Res.							[DR[15:0]																					
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x10	SPIx_CRCPR	Res.						(CRC	РО	LY[15:0]	•																			
0.7.10	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
0x14	SPIx_RXCRCR	Res.							Rx	CR	C[15	5:0]		•																			
0	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	SPIx_TXCRCR	Res.							Тх	CRO	C[15	5:0]																					
OXIO	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	SPIx_I2SCFGR	Res.	Res.	Res.	Res.	ISSMOD	12SE	Jacob	פרטפאו	PCMSYNC	Res.	USSTD	202	CKPOL	DATLEN		CHLEN																
	Reset value																					0	0	0	0	0		0	0	0	0	0	0
0x20	SPIx_I2SPR	Res.	Res.	Res.	Res.	Res.	Res.	MCKOE	ODD			'	128[OIV																			
	Reset value																							0	0	0	0	0	0	0	0	1	0

Refer to Section 3.2.2 on page 51 for the register boundary addresses.

31.9.5 bxCAN register map

Table 174. bxCAN register map and reset values

		т —	1		avi		1	1	1			Ť			1	÷	ı —	ı —	1	1							1				$\overline{}$	$\overline{}$	$\overline{}$
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x000	CAN_MCR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DBF	RESET	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TTCM	ABOM	AWUM	NART	RFLM	TXFP	SLEEP	INRQ
	Reset value	-	-	-	-	-	-	-	-	ı	•	-	•	ı	-	ı	1	0	-	-	ı	ı	ı	-	-	0	0	0	0	0	0	1	0
0x004	CAN_MSR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	KX	SAMP	RXM	TXM	Res.	Res.	Res.	SLAKI	INXM	ERRI	SLAK	INAK
	Reset value	-	-	-	-	-	-	•	•	-	•	-	•	·	-	·	-	-	•	-	·	1	1	0	0	•	-	-	0	0	0	1	0
0x008	CAN_TSR		LOW[2:0]			TME[2:0]		10.11.01	מסטבן ויטן	ABRQ2	Res.	Res.	Res.	TERR2	ALST2	TXOK2	RQCP2	ABRQ1	Res.	Res.	Res.	TERR1	ALST1	TXOK1	RQCP1	ABRQ0	Res.	Res.	Res.	TERR0	ALST0	TXOK0	RQCP0
	Reset value	0	0	0	1	1	1	0	0	0	-	-	-	0	0	0	0	0	-	-	•	0	0	0	0	0	-	•	-	0	0	0	0
0x00C	CAN_RF0R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RFOM0	FOVR0	FULL0	Res.	FMP0[1:0]	[2::]2 ::NI :
	Reset value	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	0	0	-	0	0
0x010	CAN_RF1R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RFOM1	FOVR1	FULL1	Res.	FMP1[1:0]	[2:1]
	Reset value	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	0	0	-	0	0
0x014	CAN_IER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SLKIE	WKUIE	ERRIE	Res.	Res.	Res.	LECIE	BOFIE	EPVIE	EWGIE	Res.	FOVIE1	FFIE1	FMPIE1	FOVIE0	FF1E0	FMPIE0	TMEIE
	Reset value	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	0	0	-	-	-	0	0	0	0	-	0	0	0	0	0	0	0
0x018	CAN_ESR			F	REC	[7:C)]					٦	ΓEC	[7:0]			Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		LEC[2:0]		Res.	BOFF	EPVF	EWGF
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-	-	0	0	0	-	0	0	0
0x01C	CAN_BTR	SILM	LBKM	Res.	Res.	Res.	Res.	10.174/19	[0.1]wvc	Res.	TS	32[2	:0]	-	TS1	[3:0]	Res.	Res.	Res.	Res.	Res.	Res.				E	BRP	[9:0]			
	Reset value	0	0	-	-	-	-	0	0	-	0	1	0	0	0	1	1	-	-	-	-	-	-	0	0	0	0	0	0	0	0	0	0
0x020- 0x17F	-	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x180	CAN_TIOR		,	S1	ΓID[10:0)]/E)	KID[28:1	18]					T		T	T	ı	Е	XID	[17:	0]		•		, ,				IDE	RTR	TXRQ
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	0



Table 174. bxCAN register map and reset values (continued)

		ıa	אוע	, ,	′ ¬		^ _	Ai	110	yı	ວແ	71	1116	ih.	all	u i	es	eι	va	iue	; O	CC	,,,,,	1110	100	4)							
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	11	10	6	80	7	9	2	4	က	2	1	0
0x184	CAN_TDT0R							Т	IME	[15:	0]		ı					Res.	Res.	Res.	Res.	Res.	Res.	Res.	TGT	Res.	Res.	Res.	Res.	ı	DLC	[3:0]	1
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	-	-	-	-	-	-	-	х	-	-	-	-	х	х	х	х
0x188	CAN_TDL0R			D	ATA	3[7:	0]					D	ATA	2[7	:0]					D	ATA	.1[7:	0]					D	ATA	.0[7:	:0]		
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x18C	CAN_TDH0R			D	ATA	7[7:	0]					D	ATA	6[7	:0]					D	ATA	.5[7:	0]					D.	ATA	4[7	:0]		
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	Х
0x190	CAN_TI1R			S1	ΓID[10:0)]/E	KID[28:1	[8]										Е	XID	[17:	0]								IDE	RTR	TXRQ
	Reset value	х	х	Х	х	х	х	х	х	х	х	Х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	0
0x194	CAN_TDT1R							Т	IME	[15:	0]							Res.	Res.	Res.	Res.	Res.	Res.	Res.	TGT	Res.	Res.	Res.	Res.	I	DLC	[3:0	1
	Reset value	х	х	х	х	х	х	х	х	х	x	х	х	х	х	х	х	-	-	-	-	-	-	-	х	-	-	-	-	х	х	х	х
0x198	CAN_TDL1R			D	ATA	3[7:	0]					D	ATA	2[7:	:0]					D	ATA	.1[7:	0]					D.	ATA	.0[7:	:0]		
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x19C	CAN_TDH1R			D	ATA	7[7:	0]					D	ATA	6[7:	:0]					D	ATA	.5[7:	0]					D.	ATA	4[7:	:0]		
	Reset value	х	х	Х	х	х	х	Х	Х	х	X	Х	х	х	х	х	х	х	х	х	х	х	Х	Х	Х	х	х	Х	Х	х	х	х	х
0x1A0	CAN_TI2R			SI	ΓID[10:0)]/E)	KID[28:1	[8]										E	XID	[17:	0]								IDE	RTR	TXRQ
	Reset value	х	х	Х	Х	х	х	Х	Х	Х	Х	Х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	Х	х	х	x	0
0x1A4	CAN_TDT2R					ı	ı	Т	IME	[15:	0]		ı			ı	ı	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TGT	Res.	Res.	Res.	Res.	I	DLC	[3:0]	J
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	-	-	-	-	-	-	-	х	-	-	-	-	х	х	х	х
0x1A8	CAN_TDL2R			D	ATA	3[7:	0]					D	ATA	2[7:	:0]					D	ATA	.1[7:	0]					D.	ATA	.0[7:	:0]		
	Reset value	х	х	х	х	х	х	х	х	х	X	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x1AC	CAN_TDH2R			D	ATA	7[7:	:0]					D	ATA	6[7:	:0]					D	ATA	5[7:	:0]					D.	ATA	4[7:	:0]		
	Reset value	х	х	Х	х	х	х	х	х	х	X	Х	х	X	X	х	х	х	Х	X	х	х	х	х	х	х	х	х	Х	х	х	х	Х
0x1B0	CAN_RIOR			ST	ΓID[10:0)]/E	KID[28:1	[8]										E	XID	[17:	0]								IDE	RTR	Res.
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	-





Table 174. bxCAN register map and reset values (continued)

		ıa	nie	<i>;</i> ।	14	. W	<u> </u>	Αľ	4 16	- yı	5 ti	# I	IIIc	ip.	all	u i	62	eι	va	iue	; 5 (CC	<i>,</i>		JEC	۱)							
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	ဇ	2	1	0
0x1B4	CAN_RDT0R		ı	I	ı	ı	ı	Т	IME	[15:	0]	1	1			ı	ı				FMI	[7:0]	I	ı	Res.	Res.	Res.	Res.	ı	DLC	[3:0]
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	-	-	-	-	х	х	х	х
0x1B8	CAN_RDL0R			D	ATA	3[7:	0]					D	ATA	.2[7	:0]					D	ATA	1[7:	:0]					D	ATA	.0[7:	:0]		
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x1BC	CAN_RDH0R			D.	ATA	7[7:	0]					D	ATA	\6[7	:0]					D	ATA	5[7:	:0]					D	ATA	4[7:	.0]		
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x1C0	CAN_RI1R		1	ST	ΓID[10:0)/E	XID[28:1	18]										Е	XID	[17:	:0]								IDE	RTR	Res.
	Reset value	Х	Х	Х	Х	Х	Х	Х	Х	Х	х	х	х	Х	х	Х	Х	х	Х	Х	Х	х	Х	Х	Х	х	Х	х	х	х	х	Х	-
0x1C4	CAN_RDT1R							Т	IME	[15:	0]										FMI	[7:0]			Res.	Res.	Res.	Res.	ı	DLC	[3:0]
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	-	-	-	-	х	х	х	х
0x1C8	CAN_RDL1R			D	ATA	3[7:	0]					D	ATA	\2[7	:0]					D	ATA	1[7:	:0]					D	ATA	.0[7:	.0]		
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x1CC	CAN_RDH1R		-	D.	ATA	7[7:	:0]	-	-		<u>-</u>	D	ATA	A6[7	:0]	ā.	ā.			D	ATA	5[7	:0]	ā.	-		-	D	ATA	4[7:	.0]	_	_
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x1D0- 0x1FF	-	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x200	CAN_FMR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	FINIT
	Reset value	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1
0x204	CAN_FM1R	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res		1			1	1		[13:			1			
	Reset value	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x208	-	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	_
0x20C	CAN_FS1R	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res		l			l	1		[13:0			l			
	Reset value	-	-	-	-	-	-	-	-	-	-	-	-	-	-	- 	-	-	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x210	-	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.



Table 174. bxCAN register map and reset values (continued)

		ıα	DIC	<u>' '</u>	' -		~~	<u> </u>		-gi	Ju	71 1	116	י א	and	u 1	C3	σι	va	iuc		CC	'111		160	<u>^,</u>							
Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	41	13	12	11	10	6	ω	7	9	2	4	က	2	_	0
0x214	CAN_FFA1R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.						F	FA[13:	0]				<u> </u>	
08214	Reset value	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x218	-	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x21C	CAN_FA1R	Res.	FACT[13:0] 0 0 0 0 0 0 0 0 0 0 0 0 0 0																<u> </u>														
0,210	Reset value	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	-	-	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x220	-	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x224- 0x23F	-	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0040	CAN_F0R1															F	FB[3	31:0]													<u> </u>	
0x240	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x244	CAN_F0R2															F	FB[3	31:0]														
0,244	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x248	CAN_F1R1															F	FB[3	31:0]														
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
0x24C	CAN_F1R2															F	FB[3	31:0]														
	Reset value	х	Х	х	х	Х	Х	Х	х	х	х	Х	х	Х	х	х	Х	х	х	х	х	х	Х	х	х	х	х	х	х	х	х	х	х
0x318	CAN_F27R1															F	FB[3	31:0]														
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	X
0x31C	CAN_F27R2															F	FB[3	31:0]														
	Reset value	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х



32.6.3 USB register map

The table below provides the USB register map and reset values.

Table 185. USB register map and reset values

		1						1		_		9.	_		IIa	_		_									- 1			$\overline{}$	$\overline{}$	
Offset	Register	31	30	29	28	27	5 6	25	24	23	22	21	20	19	18	4٤	91	15	14	13	12	11	6 م	9 0	0 1	- 0	9	5	က	2	1	0
0x00	USB_EP0R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CTR_RX	DTOG_RX	STA R [1:		SETUP	EP TYPE [1:0]	БР			้อดเก	STAT_ TX [1:0]	-		[3:0]	
	Reset value																	0	0	0	0	0	0 0) () (_	0	0 0	0	0	0	0
0x04	USB_EP1R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CTR_RX	DTOG_RX	ST/ R [1:	AT_ X :0]	SETUP	EP TYPE [1:0]	EP KIND	CTR TX	X	V106_1X	STAT_ TX [1:0]	-	EA	[3:0]	
	Reset value																	0	0	0	0	0	0 0) () ()	0	0 0	0	0	0	0
0x08	USB_EP2R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		DTOG_RX	STA R [1:	ΛΤ_ Χ :0]	SETUP	EP TYPE [1:0]	П			חוטפֿי	STAT_ TX [1:0]	-	EA	[3:0]	
	Reset value																	0	0	0	0	0	0 0) ()	0	0 0	0	0	0	0
0x0C	USB_EP3R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CTR_RX	DTOG_RX	STA R [1:		SETUP	EP TYPE [1:0]	БР	- 1	1 0	้ากเก	STAT_ TX [1:0]	-		[3:0]	
	Reset value																	0	0	0	0	0	0 0) () (0 0	0	0	0	0
0x10	USB_EP4R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		DTOG_RX	STA R [1:	AT_ X :0]	SETUP	EP TYPE [1:0]	Д		7100 17	V106_1X	STAT_ TX [1:0]	-	EA	[3:0]	
	Reset value																	0	0	0	0	0	0 0) () ()	0	0 0	0	0	0	0
0x14	USB_EP5R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CTR_RX	DTOG_RX	STA R [1:	XT_ X :0]	SETUP	EP TYPE [1:0]	FP KIND	CTR TX	X1 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	x۱_501u	STAT_ TX [1:0]	-	EA	[3:0]	
	Reset value																	0	0	0	0	0	0 0) () ()	0	0 0	0	0	0	0
0x18	USB_EP6R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		DTOG_RX	STA R [1:		SETUP	EP TYPE [1:0]	БР			้อดได	STAT_ TX [1:0]	-		[3:0]	
	Reset value																	0	0	0	0	0	0 0) () (_	_	0 0	0	0	0	0
0x1C	USB_EP7R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CTR_RX	DTOG_RX	STA R [1:	XT_ X :0]	SETUP	EP TYPE [1:0]	FP KIND	CTR TX		V106_1X	STAT_ TX [1:0]	-	EA	[3:0]	
	Reset value																	0	0	0	0	0	0 0) () ()	0	0 0	0	0	0	0
0x20-														Re	ser	red																٦
0x3F 0x40	USB_CNTR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		Ы				RESETM				Kes.	L1RESUME RESUME	FSUSP	LPMODE		FRES
	Reset value																	0	0	0	0	0	0 0) ()			0	0	0	1	1
0x44	USB_ISTR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		ш	ERR			RESET			3 0	Les.	Res. DIR			D[3:0	
	Reset value																	0	0	0	0	0	0 0	()			0	0	0	0	0
0x48	USB_FNR Reset value	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	o RXDP	ORXDM	o LCK	LS([1:	[0]	γ I v		<u> </u>			[10:0]	- -	T√	_ <u></u>	
	Neset value	1	1	-				<u> </u>										U	U	U	U	U	х х	Τ,	()	\	Х	Х	Χ	Х	Х	^
0x4C	USB_DADDR Reset value	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	D DO	E		<u>Λ</u> Ι	0 0		6:0]	[0]	0
igsquare	i veset value	1	<u> </u>	<u> </u>		Щ.		<u> </u>	Щ.	Щ.					<u> </u>	Щ.	Щ.			Ш						, L	0	J	U	10	U	U

Table 185. USB register map and reset values (continued)

Offset	Register	31	30	53	28	27	56	22	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x50	USB_BTABLE	Res.					В	TAE	3LE	[15:	3]					Res.	Res.	Res.															
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0			
0x54	USB_LPMCSR	Res.	Е	BES	L[3:0	0]	REMWAKE	Res.	LPMACK	LPMEN																							
	Reset value																									0	0	0	0	0		0	0



33.18 DBG register map

The following table summarizes the Debug registers

Table 202. DBG register map and reset values

Addr.	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	က	2	1	0
0xE0042000	DBGMCU_ IDCODE							I	RE\	/_ID								Res	Res	Res	Res					ı	DEV	/_ID					
	Reset value ⁽¹⁾	Х	Х	Х	Х	Х	Х	Х	Х	Х	Χ	Х	Χ	Χ	Χ	Χ	Х					Х	Χ	Х	Χ	Х	Х	Х	Х	Х	Х	Χ	Х
0xE0042004	DBGMCU_CR	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	TEACE MODEL1:01	I NACE_IMODE[1.0]	TRACE_IOEN	Res	Res	DBG_STANDBY	DBG_STOP	DBG_SLEEP
	Reset value																									0	0	0			0	0	0
0xE004 2008	DBGMCU_ APB1_FZ	Res	DBG_I2C3_SMBUS_TIMEOUT	Res	Res	Res	Res	DBG_CAN_STOP	Res	Res	DBG_I2C2_SMBUS_TIMEOUT	DBG_12C1_SMBUS_TIMEOUT	Res	DBG_IWDG_STOP	DBG_WWDG_STOP	DBG_RTC_STOP	Res	Res	Res	DBG_TIM20_STOP	DBG_TIM7_STOP	DBG_TIM6_STOP	Res	DBG_TIM4_STOP	DBG_TIM3_STOP	DBG_TIM2_STOP							
	Reset value		0					0			0	0									0	0	0					0	0		0	0	0
0xE004 200C	DBGMCU_ APB2_FZ	Res	SeX	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	SeX	SeX	Res	SeX	Res	SeX	SeX	Res	Res	Res	Res	SeX	Res	Res	DBG_TIM17_STOP	DBG_TIM16_STOP	DBG_TIM15_STOP	DBG_TIM8_STOP	DBG_TIM1_STOP
	Reset value																												0	0	0	0	0

^{1.} The reset value is product dependent. For more information, refer to Section 33.6.1: MCU device ID code.

