							Bit order, MSB	-> LSB. last five	e bits are empty																					
	A_register		100		eg_tristate ate en			ALU	status out en	ALU_tristate			ont dir	Instr_reg		MAR_mux	-	MAR	memory rd en	wr en	prog_cnt	rd en	ort dir	count up	memory tristate		word op	ins cir no	remaining 5	
Control pins>	rd_en	Wr_en	shift	brist	ate_en	rd_en	wr_en	sub_en	status_out_en	tristate_en	rd_en	wr_en	cnt_dir	rd_en	Wr_en	mux_se(1)	mus_sel(0)	wr_en	rd_en	wr_en	wr_en	rd_en	ont_dir	count_up	tristate_en	main_rat	word_op	ina_ctr_nt	remaining 5	bits
decode								0				1					-	-	0		-	-	1							- 0
execute		0						0				1				1		-		0	-	-		0	1	1		1		
execute.										0	0	1			1	0	1	U	1	0	0	U	U		1			1		
word operations																														
LDA>		0	1	0	0		0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	1	1	0
LDB->		0	0	0	0		0	1	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	1	1	0
byte operations	the byte open	rations has pro	gram counter in	remented by	only one in	need of two times	s during first three	e stages - fetch,	decode and execu	de																				
fetch		0	0	0	0		0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0
decode		0	0	0	0		0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	1	0	0
execute		0	0	0	0		0	0	0	0	0	1	0	0	1	0	1	0	1	0	0	0	0	0	1	0	0	1	0	0
ADD>		1	0	0	0		1	0	0	0	0	1	0	0	0					0	0			0	0			1	1	