6502 Instruction Set

ні	LO-NIBBLE															
	00	01	02	03	04	05	06	07	08	09	0A	0В	0C	0 D	0E	0F
00	BRK impl	ORA X,ind	???	???	???	ORA zpg	ASL zpg	???	PHP impl	ORA #	ASL A	???	???	ORA abs	ASL abs	???
10	BPL rel	ORA ind,Y	???	???	???	ORA zpg,X	ASL zpg,X	???	CLC impl	ORA abs,Y	???	???	???	ORA abs,X	ASL abs,X	???
20	JSR abs	AND X,ind	???	???	BIT zpg	AND zpg	ROL zpg	???	PLP impl	AND #	ROL A	???	BIT abs	AND abs	ROL abs	???
30	BMI rel	AND ind,Y	???	???	???	AND zpg,X	ROL zpg,X	???	SEC impl	AND abs,Y	???	???	???	AND abs,X	ROL abs,X	???
40	RTI impl	EOR X, ind	???	???	???	EOR zpg	LSR zpg	???	PHA impl	EOR #	LSR A	???	JMP abs	EOR abs	LSR abs	???
50	BVC rel	EOR ind,Y	???	???	???	EOR zpg,X	LSR zpg,X	???	CLI impl	EOR abs, Y	???	???	???	EOR abs,X	LSR abs,X	???
60	RTS impl	ADC X,ind	???	???	???	ADC zpg	ROR zpg	???	PLA impl	ADC #	ROR A	???	JMP ind	ADC abs	ROR abs	???
70	BVS rel	ADC ind,Y	???	???	???	ADC zpg,X	ROR zpg,X	???	SEI impl	ADC abs,Y	???	???	???	ADC abs,X	ROR abs,X	???
80	???	STA X, ind	???	???	STY zpg	STA zpg	STX zpg	???	DEY impl	???	TXA impl	???	STY abs	STA abs	STX abs	???
90	BCC rel	STA ind,Y	???	???	STY zpg,X	STA zpg,X	STX zpg,Y	???	TYA impl	STA abs,Y	TXS impl	???	???	STA abs,X	???	???
A0	LDY #	LDA X,ind	LDX #	???	LDY zpg	LDA zpg	LDX zpg	???	TAY impl	LDA #	TAX impl	???	LDY abs	LDA abs	LDX abs	???
в0	BCS rel	LDA ind,Y	???	???	LDY zpg,X	LDA zpg,X	LDX zpg,Y	???	CLV impl	LDA abs,Y	TSX impl	???	LDY abs,X	LDA abs,X	LDX abs,Y	???
C0	CPY #	CMP X,ind	???	???	CPY zpg	CMP zpg	DEC zpg	???	INY impl	CMP #	DEX impl	???	CPY abs	CMP abs	DEC abs	???
D0	BNE rel	CMP ind,Y	???	???	???	CMP zpg,X	DEC zpg,X	???	CLD impl	CMP abs,Y	???	???	???	CMP abs,X	DEC abs,X	???
ΕO	CPX #	SBC X,ind	???	???	CPX zpg	SBC zpg	INC zpg	???	INX impl	SBC #	NOP impl	???	CPX abs	SBC abs	INC abs	???
FO	BEQ rel	SBC ind,Y	???	???	???	SBC zpg,X	INC zpg,X	???	SED impl	SBC abs,Y	???	???	???	SBC abs,X	INC abs,X	???

Address Modes:

A Accumulator	OPC A	operand is AC
abs absolute	OPC \$HHLL	operand is address \$HHLL
abs,X absolute, X-indexed	OPC \$HHLL,X	operand is address incremented by X with carry
abs,Y absolute, Y-indexed	OPC \$HHLL,Y	operand is address incremented by Y with carry
# immediate	OPC #\$BB	operand is byte (BB)
impl implied	OPC	operand implied
ind indirect	OPC (\$HHLL)	operand is effective address; effective address is value of address
X,ind X-indexed, indirect	OPC (\$BB,X)	operand is effective zeropage address; effective address is byte (BB) incremented by X without carry
ind,Y indirect, Y-indexed	OPC (\$LL),Y	operand is effective address incremented by Y with carry; effective address is word at zeropage address
rel relative	OPC \$BB	branch target is PC + offset (BB), bit 7 signifies negative offset

```
OPC $LL
                                                operand is of address; address hibyte = zero ($00xx)
       .... zeropage
                                                operand is address incremented by X; address hibyte = zero ($00xx); no page transition
zpg, X .... zeropage, X-indexed
                                  OPC $LL,X
                                                operand is address incremented by Y; address hibyte = zero ($00xx); no page transition
zpg,Y .... zeropage, Y-indexed
                                  OPC $LL,Y
Instructions by Name:
ADC .... add with carry
AND .... and (with accumulator)
ASL .... arithmetic shift left
BCC .... branch on carry clear
BCS .... branch on carry set
BEQ .... branch on equal (zero set)
BIT .... bit test
BMI .... branch on minus (negative set)
BNE .... branch on not equal (zero clear)
BPL .... branch on plus (negative clear)
BRK .... interrupt
BVC .... branch on overflow clear
BVS .... branch on overflow set
CLC .... clear carry
CLD .... clear decimal
CLI .... clear interrupt disable
CLV .... clear overflow
CMP .... compare (with accumulator)
CPX .... compare with X
CPY .... compare with Y
DEC .... decrement
DEX .... decrement X
DEY .... decrement Y
EOR .... exclusive or (with accumulator)
INC .... increment
INX .... increment X
INY .... increment Y
JMP .... jump
JSR .... jump subroutine
LDA .... load accumulator
LDY .... load X
LDY .... load Y
LSR .... logical shift right
```

```
NOP .... no operation
ORA .... or with accumulator
PHA .... push accumulator
PHP .... push processor status (SR)
PLA .... pull accumulator
PLP .... pull processor status (SR)
ROL .... rotate left
ROR .... rotate right
RTI .... return from interrupt
RTS .... return from subroutine
SBC .... subtract with carry
SEC .... set carry
SED .... set decimal
SEI .... set interrupt disable
STA .... store accumulator
STX .... store X
STY .... store Y
TAX .... transfer accumulator to X
TAY .... transfer accumulator to Y
TSX .... transfer stack pointer to X
TXA .... transfer X to accumulator
TXS .... transfer X to stack pointer
TYA .... transfer Y to accumulator
```

Registers:

```
PC .... program counter
                                   (16 bit)
AC .... accumulator
                                    (8 bit)
X .... X register
                                    (8 bit)
Y .... Y register
                                    (8 bit)
SR .... status register [NV-BDIZC] (8 bit)
SP .... stack pointer
                                     (8 bit)
SR Flags (bit 7 to bit 0):
N .... Negative
V .... Overflow
- .... ignored
B .... Break
```

D Decimal (use BCD for arithmetics)

I Interrupt (IRQ disable)

Z Zero

C Carry

Processor Stack:

LIFO, top down, 8 bit range, 0x0100 - 0x01FF

Bytes, Words, Addressing:

8 bit bytes, 16 bit words in lobyte-hibyte representation (Little-Endian).

16 bit address range, operands follow instruction codes.

Vendor:

MOS Technology, 1975



APPENDIX A: 6502 Instructions in Detail

ADC Add Memory to Accumulator with Carry

 $A + M + C \rightarrow A$, C N Z C I D V

+ + + - - +

addressing	assembler	opc	bytes	cyles
immidiate	ADC #oper	69	2	2
zeropage	ADC oper	65	2	3
zeropage,X	ADC oper,X	75	2	4
absolute	ADC oper	6D	3	4
absolute,X	ADC oper,X	7 D	3	4*
absolute,Y	ADC oper, Y	79	3	4*
(indirect, X)	ADC (oper, X)	61	2	6
(indirect),Y	ADC (oper),	71	2	5*

AND AND Memory with Accumulator

A AND M -> A

NZCIDV

+ + - - - -

addressing	assembler	opc	bytes	cyles
immidiate zeropage zeropage, X	AND #oper AND oper AND oper,X	29 25 35	2 2 2 2	2 3 4

	absolute, X absolute, Y (indirect, X) (indirect), Y	AND oper, X AND oper, Y AND (oper, X) AND (oper, X)	2D 3D 39 21 31	3 3 3 2 2	4 4* 4* 6 5*	
ASL	Shift Left On	e Bit (Memory	or A	Accumula	tor)	
	C <- [7654321	0] <- 0		N Z C + + +	I D V	
		assembler				
	accumulator		0.A	1	2	
BCC	Branch on Car	ry Clear				
	branch on C =	- 0		N Z C	I D V	
	addressing	assembler	opc	bytes	cyles	
		BCC oper				
BCS	Branch on Car	ry Set				
	branch on C =	: 1			I D V	
	addressing	assembler	opc	bytes		
		BCS oper				
BEQ	Branch on Res	ult Zero				
	branch on Z =	: 1		N Z C	I D V	
		assembler			cyles	
		BEQ oper				
BIT	Test Bits in	Memory with A	ccumu	ılator		
					to bit 7 and 6 of SR (N, N perand AND accumulator.	7);
	A AND M, M7 -	> N, M6 -> V			I D V M6	

// 11/20	110				
	addressing	assembler	opc	bytes	cyles
	zeropage absolute			2	3 4
BMI	Branch on Res	ult Minus			
	branch on $N =$	1		N Z C	I D V
	addressing	assembler	opc	bytes	cyles
	relative				
BNE	Branch on Res	ult not Zero			
	branch on $Z =$	0		N Z C	I D V
	addressing		opc	bytes	cyles
	relative		D0	2	2**
BPL	Branch on Res	ult Plus			
	branch on $N =$	0		N Z C	I D V
	addressing	assembler	opc	bytes	cyles
	relative				
BRK	Force Break				
	interrupt, push PC+2, pu	sh SR		N Z C	I D V
	addressing	assembler	opc	bytes	cyles
	implied		00	1	7
BVC	Branch on Ove	rflow Clear			
	branch on $V =$	0		N Z C	I D V
	addressing				cyles
	relative			2	2**
BVS	Branch on Ove	rflow Set			
	branch on $V =$	1		N Z C	I D V

)7/11/20	16			
	addressing	assembler	opc	bytes cyles
	relative	BVC oper	70	2 2**
CLC	Clear Carry	Flag		
	0 -> C			N Z C I D V
	addressing	assembler	opc	bytes cyles
	implied	CLC		1 2
CLD	Clear Decima	l Mode		
	0 -> D			N Z C I D V
				bytes cyles
	implied			1 2
CLI	Clear Interr	upt Disable B	it	
	0 -> I			N Z C I D V
				bytes cyles
	implied			1 2
CLV	Clear Overfl	ow Flag		
	0 -> V			N Z C I D V
		assembler		bytes cyles
	implied			1 2
CMP	Compare Memo	ry with Accum	ulator	
	A - M			N Z C I D V + + +
	addressing	assembler	opc	bytes cyles

absolute

absolute,X

immidiate CMP #oper C9 2 2 zeropage CMP oper C5 2 3 zeropage,X CMP oper,X D5 2 4

CD 3 4

CMP oper, X DD 3 4*

CMP oper

	(indirect, X)	CMP oper,Y CMP (oper,X) CMP (oper),Y	C1	2	4* 6 5*
CPX	Compare Memor	ry and Index X			
	X - M				I D V
	addressing	assembler	opc	bytes	cyles
	immidiate zeropage	CPX #oper CPX oper CPX oper	E0 E4	2 2	2
CPY	Compare Memor	ry and Index Y			
	Y - M				I D V
	addressing	assembler	opc	bytes	cyles
	immidiate zeropage	CPY #oper CPY oper CPY oper	C0 C4	2 2	2
DEC	Decrement Mer	mory by One			
	M - 1 -> M				I D V
	addressing	assembler	opc	bytes	cyles
	zeropage zeropage,X	DEC oper DEC oper,X DEC oper DEC oper,X	C6 D6	2 2	5 6
DEX	Decrement Ind	dex X by One			
	X - 1 -> X				I D V
	addressing	assembler	opc	bytes	cyles
	implied	DEC	CA		2
DEY	Decrement Ind	dex Y by One			
	Y - 1 -> Y				I D V
	addressing	assembler	opc	bytes	cyles

implied DEC 88 1 2

EOR Exclusive-OR Memory with Accumulator

A EOR M \rightarrow A N Z C I D V + + - - - -

addressing	assembler	opc	bytes	cyles
immidiate	EOR #oper	49	2	2
zeropage	EOR oper	45	2	3
zeropage,X	EOR oper, X	55	2	4
absolute	EOR oper	4 D	3	4
absolute,X	EOR oper, X	5D	3	4 *
absolute,Y	EOR oper, Y	59	3	4 *
(indirect,X)	EOR (oper, X)	41	2	6
(indirect),Y	EOR (oper),Y	51	2	5*

INC Increment Memory by One

 $M + 1 \rightarrow M$ N Z C I D V

addressing assembler opc bytes cyles
----zeropage INC oper E6 2 5
zeropage, X INC oper, X F6 2 6
absolute INC oper EE 3 6
absolute, X INC oper, X FE 3 7

INX Increment Index X by One

X + 1 -> X N Z C I D V + + - - - -

INY Increment Index Y by One

Y + 1 -> Y N Z C I D V + + - - - -

addressing assembler opc bytes cyles -----implied INY C8 1 2

JMP Jump to New Location

addressing assembler opc bytes cyles

7/11/20	016				
	absolute indirect	JMP oper JMP (oper)	4C 6C	3 3	3 5
JSR	Jump to New L	ocation Savino	g Ret	urn Add	ress
	push (PC+2), (PC+1) -> PCL (PC+2) -> PCH			N Z C	I D V
	addressing	assembler	opc	bytes	cyles
	absolute		20	3	6
LDA	Load Accumula	tor with Memo	ry		
	M -> A			N Z C + + -	I D V
	addressing	assembler	opc	bytes	cyles
		LDA #oper	A9	2	2
	zeropage	LDA oper	A5	2	3
		LDA oper,X	В5		4
		LDA oper	AD	3	4
		LDA oper,X	BD		4 *
		LDA oper,Y	B9		4*
	<pre>(indirect, X) (indirect), Y</pre>	LDA (oper, X) LDA (oper), Y		2	6 5*
LDX	Load Index X	with Memory			
	M -> X			N Z C + + -	I D V
	addressing	assembler	opc	bytes	cyles
	immidiate	LDX #oper	A2	2	2
	zeropage	LDX oper	A6	2	3
	zeropage,Y	LDX oper,Y	В6	2	4
	absolute	LDX oper	ΑE	3	4
	absolute,Y	LDX oper,Y	BE	3	4*
LDY	Load Index Y	with Memory			
	М -> У			N Z C + + -	I D V
	addressing	assembler	opc	bytes	cyles
	immidiate	LDY #oper	A0	2	2
	zeropage	LDY oper	A4	2	3
	zeropage,X	LDY oper,X	В4	2	4
	absolute	LDY oper	AC	3	4
	absolute,X	LDY oper,X	BC	3	4*

T.SR	Shift	One	Bi+	Right	(Memory	or	Accumulator)
ПОІЛ	SIIIIC	One	DIL	MIGHT	(Memor y	OI	ACCUMULATOL)

0 -> [76543210] -> C N Z C I D V - + + - - -

addressing	assembler	opc	bytes	cyles
accumulator	LSR A	4A	1	2
zeropage	LSR oper	46	2	5
zeropage,X	LSR oper,X	56	2	6
absolute	LSR oper	4E	3	6
absolute,X	LSR oper,X	5E	3	7

NOP No Operation

N Z C I D V

addressing assembler opc bytes cyles -----implied NOP EA 1 2

ORA OR Memory with Accumulator

A OR M -> A N Z C I D V + + - - - -

addressing assembler opc bytes cyles

immidiate ORA #oper 09 2 2

zeropage ORA oper 05 2 3

zeropage,X ORA oper,X 15 2 4

absolute ORA oper 0D 3 4

absolute,X ORA oper,X 1D 3 4*

(indirect,X) ORA oper,X) 01 2 6

(indirect),Y ORA (oper),Y 11 2 5*

PHA Push Accumulator on Stack

push A N Z C I D V

PHP Push Processor Status on Stack

push SR N Z C I D V

addressing assembler opc bytes cyles

	implied	PHP	08	1	3
PLA	Pull Accumula	tor from Stac	k		
	pull A			N Z C + + -	I D V
	addressing			bytes	cyles
		PLA	68	1	4
PLP	Pull Processo	r Status from	Stac	k	
	pull SR				I D V stack
	addressing				cyles
		РНР	28		4
ROL	Rotate One Bi	t Left (Memor	y or	Accumul	ator)
	C <- [7654321	0] <- C		N Z C + + +	I D V
	addressing		opc	bytes	cyles
	accumulator zeropage zeropage, X absolute absolute, X	ROL oper,X ROL oper	36 2E	2	2 5 6 6 7
ROR	Rotate One Bi	t Right (Memo	ry or	Accumu	lator)
	C -> [7654321	0] -> C		N Z C + + +	I D V
	addressing		opc	bytes	cyles
	accumulator zeropage zeropage,X	ROR A ROR oper ROR oper,X ROR oper	6A 66 76 6E 7E	2 2 3	2 5 6 6 7
RTI	Return from I	nterrupt			
	pull SR, pull	PC			I D V stack
	addressing			bytes	cyles
ttn://w/w	ww.e-tradition.net/b				

07/11/20	16				
	implied	RTI	40	1	6
RTS	Return from Su	ubroutine			
	pull PC, PC+1	-> PC		N Z C	I D V
	addressing	assembler	opc	bytes	cyles
		RTS	60	1	6
SBC	Subtract Memor	ry from Accumu	ılato	r with E	Borrow
	A - M - C -> A	Ą		N Z C + + +	
	addressing				cyles
	<pre>immidiate zeropage zeropage,X absolute absolute,X absolute,Y (indirect,X)</pre>	SBC #oper SBC oper SBC oper,X SBC oper SBC oper,X	E9 E5 F5 ED FD	2 2 2 3 3	2 3 4 4 4*
	<pre>absolute,Y (indirect,X)</pre>	SBC oper, Y SBC (oper, X)	F9 E1	3 2	4* 6
	(indirect),Y	SBC (oper),Y	F1	2	5*
SEC	Set Carry Flag	9			
	1 -> C			N Z C 1	
	addressing				
	implied	SEC	38	1	2
SED	Set Decimal Fl	Lag			
	1 -> D			N Z C	I D V - 1 -
	addressing				
	implied	SED	F8	1	2
SEI	Set Interrupt	Disable Statu	15		
	1 -> I			N Z C	
	addressing		opc	bytes	cyles

implied SEI 78 1 2

STA	Store	Accumulator	in	Memory

STA	Store Accumulator in Memory				
	A -> M			N Z C	I D V
	addressing	assembler	opc	bytes	cyles
	zeronage	STA oper	85	2	3
	zeropage,X	STA oper,X STA oper STA oper,X	95	2	4
	absolute	STA oper	8 D		4
	absolute,X	STA oper,X	9D	3	5
	absolute, Y	STA oper, Y	99	3	5
	(indirect, X)	STA oper, Y STA (oper, X) STA (oper), Y	91	2	6 6
STX	Store Index X	in Memory			
	X -> M			N Z C	I D V
	addressing	assembler	opc	bytes	cyles
					3
	zeropage,Y	STX oper,Y	96	2	4
	absolute	STX oper STX oper,Y STX oper	8E	3	4
STY	Sore Index Y	in Memory			
	Y -> M				I D V
	addressing	assembler	opc	bytes	cyles
	zeropage	STY oper	8.4	2	3
	zeropage,X	STY oper,X	94	2	4
	absolute	STY oper,X STY oper	8C		4
TAX	Transfer Accu	mulator to Ind	dex X		
	A -> X				I D V
		assembler			
	implied	TAX		1	
TAY	Transfer Accu	mulator to In	dex Y		
	A -> Y				I D V

http://www.e-tradition.net/bytes/6502/6502_instruction_set.html

implied

addressing assembler opc bytes cyles

A8 1 2

```
TSX Transfer Stack Pointer to Index X
```

SP	->	Х	N	Z	С	I	D	V	
			+	+	-	-	-	-	

addressing	assembler	opc	bytes	cyles	
implied	TSX	BA	1	2	

TXA Transfer Index X to Accumulator

Χ	->	Α	Ν	Z	С	Ι	D	V
			+	+	_	-	-	_

addressing	assembler	opc	bytes	cyles	
implied	TXA	8A	1	2	

TXS Transfer Index X to Stack Register

addressing	assembler	opc	bytes	cyles
implied	TXS	9A	1	2

TYA Transfer Index Y to Accumulator

addressing	assembler	opc	bytes	cyles	
implied	TYA	98	1	2	

* add 1 to cycles if page boundary is crossed

** add 1 to cycles if branch occurs on same page add 2 to cycles if branch occurs to different page

Legend to Flags: + modified

- not modified 1 set

1 set 0 cleared

M6 memory bit 6

M7 memory bit 7

Note on assembler syntax :

Most assemblers employ "OPC *oper" for forced zeropage addressing.

APENDIX B: The 65xx-Family:

```
Type
               Features, Comments
_____
6502
              NMOS, 16 bit address bus, 8 bit data bus
6502A
              accelerated version of 6502
6502C
              accelerated version of 6502, CMOS
           16 bit version, additional instructions and address modes
65C02
13 bit address bus [8 KiB]
6507
               13 bit address bus [8 KiB], no interrupts
6509
              20 bit address bus [1 MiB] by bankswitching
6510
              as 6502 with additional 6 bit I/O-port
              integrated micro controler with I/O-port, serial interface, and RAM (Rockwell)
6511
65F11
              as 6511, integrated FORTH interpreter
              as 6502, HMOS
7501
8500
              as 6510, CMOS
8502
              as 6510 with switchable 2 MHz option, 7 bit I/O-port
65816 (65C816) 16 bit registers and ALU, 24 bit address bus [16 MiB], up to 24 MHz (Western Design Center)
65802 (65C802) as 65816, pin compatible to 6502, 64 KiB address bus, up to 16 MHz
```

Disclaimer:

Errors excepted. The information is provided for free and AS IS, therefore without any warranty; without even the implied warranty of merchantability or fitness for a particular purpose.

See also:

- >> Virtual 6502 (6502/6510 emulator)
- >> 6502 Assembler
- >> 6502 Disassembler

Presented by virtual 6502, e-tradion.net.