


ALARMA 2

ADDRESS	BIT 7 MSB	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 LSB	FUNCTION	RANGE
0Bh	A2M2		10 Minutes				Minutes		Alarm 2 Minutes	00-59
0Ch	A2M3	12/24 AM/PM	20 Hour	10 Hour			Hour		Alarm 2 Hours	1-12 + AM/PM 00-23
0Dh	A2M4	0Y/DT	10 Date				Day		Alarm 2 Day	1-7
							Date		Alarm 2 Date	1-31

0Y/DT	ALARM 2 REGISTER MASK BITS (BIT 7)			ALARM RATE	
	A2M4	A2M3	A2M2		
X	1	1	1	Alarm once per minute (00 seconds of every minute)	
X	1	1	0	Alarm when minutes match	
X	1	0	0	Alarm when hours and minutes match	
0	0	0	0	Alarm when date, hours, and minutes match	
1	0	0	0	Alarm when day, hours, and minutes match	



Registro TCCR3A

17.11.2 TCCR3A – Timer/Counter 3 Control Register A

Bit (0x3D)	7	6	5	4	3	2	1	0	TCCR3A
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

The COMnA1:0, COMnB1:0, and COMnC1:0 control the output compare pins (OCnA, OCnB, and OCnC respectively) behavior.

- If one or both of the COMnA1:0 bits are written to one, the OCnA output overrides the normal port functionality of the I/O pin it is connected to.
- If one or both of the COMnB1:0 bits are written to one, the OCnB output overrides the normal port functionality of the I/O pin it is connected to.
- If one or both of the COMnC1:0 bits are written to one, the OCnC output overrides the normal port functionality of the I/O pin it is connected to.
- However, note that the Data Direction Register (DDR) bit corresponding to the OCnA, OCnB or OCnC pin must be set in order to enable the output driver.

Table 17-3. Compare Output Mode, non-PWM

COMnA1 COMnB1 COMnC1	COMnA0 COMnB0 COMnC0	Description
0	0	Normal port operation, OCnA/OCnB/OCnC disconnected
0	1	Toggle OCnA/OCnB/OCnC on compare match
1	0	Clear OCnA/OCnB/OCnC on compare match (set output to low level)
1	1	Set OCnA/OCnB/OCnC on compare match (set output to high level)

Table 17-4 shows the COMnx1:0 bit functionality when the WGMn3:0 bits are set to the fast PWM mode.

Table 17-4. Compare Output Mode, Fast PWM

COMnA1 COMnB1 COMnC1	COMnA0 COMnB0 COMnC0	Description
0	0	Normal port operation, OCnA/OCnB/OCnC disconnected
0	1	WGM13:0 = 14 or 15: Toggle OC1A on Compare Match, OC1B and OC1C disconnected (normal port operation). For all other WGM1 settings, normal port operation, OC1A/OC1B/OC1C disconnected
1	0	Clear OCnA/OCnB/OCnC on compare match, set OCnA/OCnB/OCnC at BOTTOM (non-inverting mode)
1	1	Set OCnA/OCnB/OCnC on compare match, clear OCnA/OCnB/OCnC at BOTTOM (inverting mode)

Note: A special case occurs when OCnA/OCnB/OCnC equals TOP and COMnA1/COMnB1/COMnC1 is set. In this case the compare match is ignored, but the set or clear is done at BOTTOM. See "Fast PWM Mode" on page 146, for more details.

Table 17-5 shows the COMnx1:0 bit functionality when the WGMn3:0 bits are set to the phase correct and frequency correct PWM mode.

Table 17-5. Compare Output Mode, Phase Correct and Phase and Frequency Correct PWM

COMnA1 COMnB1 COMnC1	COMnA0 COMnB0 COMnC0	Description
0	0	Normal port operation, OCnA/OCnB/OCnC disconnected
0	1	WGM13:0 = 9 or 11: Toggle OC1A on Compare Match, OC1B and OC1C disconnected (normal port operation). For all other WGM1 settings, normal port operation, OC1A/OC1B/OC1C disconnected
1	0	Clear OCnA/OCnB/OCnC on compare match when up-counting Set OCnA/OCnB/OCnC on compare match when downcounting
1	1	Set OCnA/OCnB/OCnC on compare match when up-counting Clear OCnA/OCnB/OCnC on compare match when downcounting

Note: A special case occurs when OCnA/OCnB/OCnC equals TOP and COMnA1/COMnB1/COMnC1 is set. See "Phase Correct PWM Mode" on page 148, for more details.

Registro TCCR3B

17.11.8 TCCR3B – Timer/Counter 3 Control Register B

Bit (0x12)	7	6	5	4	3	2	1	0	TCCR3B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

• Bit 7 – ICNCn: Input Capture Noise Canceler

Setting this bit (to one) activates the Input Capture Noise Canceler. When the Noise Canceler is activated, the input from the Input Capture Pin (ICPn) is filtered. The filter function requires four successive equal valued samples of the ICPn pin for changing its output. The input capture is therefore delayed by four Oscillator cycles when the noise canceler is enabled.

• Bit 6 – ICESn: Input Capture Edge Select

This bit selects which edge on the Input Capture Pin (ICPn) that is used to trigger a capture event. When the ICESn bit is written to zero, a falling (negative) edge is used as trigger, and when the ICESn bit is written to one, a rising (positive) edge will trigger the capture.

EIMSK – External Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	EIMSK
0x1D (0x3D)	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Modos de funcionamiento

Mode	WGMn3	WGMn2 (CTCn)	WGMn1 (PWMn1)	WGMn0 (PWMn0)	Timer/Counter Mode of Operation	TOP	Update of OCRnx at	TOVn Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	BOTTOM
4	0	1	0	0	CTC	OCRnA	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	BOTTOM	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	BOTTOM	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	BOTTOM	TOP
8	1	0	0	0	PWM, Phase and Frequency Correct	ICRn	BOTTOM	BOTTOM
9	1	0	0	1	PWM, Phase and Frequency Correct	OCRnA	BOTTOM	BOTTOM
10	1	0	1	0	PWM, Phase Correct	ICRn	TOP	BOTTOM
11	1	0	1	1	PWM, Phase Correct	OCRnA	TOP	BOTTOM
12	1	1	0	0	CTC	ICRn	Immediate	MAX
13	1	1	0	1	(Reserved)	–	–	–
14	1	1	1	0	Fast PWM	ICRn	BOTTOM	TOP
15	1	1	1	1	Fast PWM	OCRnA	BOTTOM	TOP

Tabla 2. Modos de funcionamiento del Timer 3

Interrupciones

Nombre	Flag de habilitación (TIMSK3)	Número de vector	Nombre del vector para ISR()
Capture	ICIE3	32	TIMER3_CAPT_vect
Compare match A	OCIE3A	33	TIMER3_COMP_A_vect
Compare match B	OCIE3B	34	TIMER3_COMP_B_vect
Compare match C	OCIE3C	35	TIMER3_COMP_C_vect
Overflow	TOIE3	36	TIMER3_OVF_vect

Tabla 1. Interrupciones del Timer 3

Los eventos (fuentes) que pueden generar una interrupción son:

- Flaco de subida o bajada en el pin Input Capture (ICP3)
- Igualdad (o match) entre el registro OCR3A y el registro del timer TCNT3
- Igualdad (o match) entre el registro OCR3B y el registro del timer TCNT3
- Igualdad (o match) entre el registro OCR3C y el registro del timer TCNT3
- Overflow. Según el modo de funcionamiento, se produce en el: MAX, TOP o BOTTOM.

Registro TIMSK3

17.11.34 TIMSK3 – Timer/Counter 3 Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	TIMSK3
0x71	–	–	ICIE3	–	OCIE3C	OCIE3B	OCIE3A	TOIE3	
Read/Write	R	R	R/W	R	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

• Bit 5 – ICIE3: Timer/Counter, Input Capture Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter Input Capture interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 101) is executed when the ICFn Flag, located in TIFRn, is set.

• Bit 3 – OCIE3C: Timer/Counter, Output Compare C Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter Output Compare C Match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 101) is executed when the OCFn Flag, located in TIFRn, is set.

• Bit 2 – OCIE3B: Timer/Counter, Output Compare B Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter Output Compare B Match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 101) is executed when the OCFn Flag, located in TIFRn, is set.

• Bit 1 – OCIE3A: Timer/Counter, Output Compare A Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter Output Compare A Match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 101) is executed when the OCFn Flag, located in TIFRn, is set.

• Bit 0 – TOIE3: Timer/Counter, Overflow Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter Overflow interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 101) is executed when the TOVn Flag, located in TIFRn, is set.

Modos de funcionamiento y frecuencias (timer 16 bits)

Modo	Frecuencias en salidas OC3A, OC3B y OC3C
Normal (toggle en salida)	$F = 16 \text{ MHz} / (2 \times N \times (1 + TOP))$ TOP = MAX (0xFFFF)
CTC (toggle en salida)	$F = 16 \text{ MHz} / (2 \times N \times (1 + TOP))$ TOP = OCR3A o ICR3 (0x0000-0xFFFF)
Fast PWM, rampa simple	$F = 16 \text{ MHz} / (N \times (1 + TOP))$ TOP = 0x00FF, 0x01FF, 0x3FF, OCR3A o ICR3
Phase correct PWM, rampa doble	$F = 16 \text{ MHz} / (2 \times N \times TOP)$ TOP = 0x00FF, 0x01FF, 0x3FF, OCR3A o ICR3
Phase and frequency correct PWM, rampa doble	$F = 16 \text{ MHz} / (2 \times N \times TOP)$ TOP = OCR3A o ICR3
N: prescaler (1, 8, 64, 256 o 1024)	

$$f_{clk-timer} = \frac{f_{clk}}{N}$$

17.11.8 TCCR5B – Timer/Counter 5 Control Register B

Bit (0x12)	7	6	5	4	3	2	1	0	TCCR5B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

• Bit 7 – ICNCR: Input Capture Noise Canceler

Setting this bit (to one) activates the Input Capture Noise Canceler. When the Noise Canceler is activated, the input from the Input Capture Pin (ICPn) is filtered. The filter function requires four successive equal valued samples of the ICPn pin for changing its output. The input capture is therefore delayed by four Oscillator cycles when the noise canceler is enabled.

• Bit 6 – ICESN: Input Capture Edge Select

This bit selects which edge on the Input Capture Pin (ICPn) that is used to trigger a capture event. When the ICESn bit is written to zero, a falling (negative) edge is used as trigger, and when the ICESn bit is written to one, a rising (positive) edge will trigger the capture.

When a capture is triggered according to the ICESn setting, the counter value is copied into the Input Capture Register (ICRn). The event will also set the Input Capture Flag (ICF_n), and this can be used to cause an Input Capture Interrupt, if this interrupt is enabled.

When the ICRn is used as TOP value (see description of the WGMn3:0 bits located in the TCCRnA and the TCCRnB Register), the ICPn is disconnected and consequently the input capture function is disabled.

• Bit 5 – Reserved Bit

This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be written to zero when TCCRnB is written.

• Bit 4:3 – WGMn3:2: Waveform Generation Mode

See TCCRnA Register description.

• Bit 2:0 – CSn2:0: Clock Select

The three clock select bits select the clock source to be used by the Timer/Counter, see Figure 17-10 and Figure 17-11 on page 152.

Table 17-6. Clock Select Bit Description

CSn2	CSn1	CSn0	Description
0	0	0	No clock source. (Timer/Counter stopped)
0	0	1	clk _{ICU} /1 (No prescaling)
0	1	0	clk _{ICU} /8 (From prescaler)
0	1	1	clk _{ICU} /64 (From prescaler)
1	0	0	clk _{ICU} /256 (From prescaler)
1	0	1	clk _{ICU} /1024 (From prescaler)
1	1	0	External clock source on Tn pin. Clock on falling edge
1	1	1	External clock source on Tn pin. Clock on rising edge

If external pin modes are used for the Timer/Counter, transitions on the Tn pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.

Secuencia de teclas	Descripción
*#	Entrada en modo configuración (setting)
#*	Salida del modo de configuración. Retorno a la pantalla de visualización normal
#	Salvo en las dos primeras filas, la tecla # hace de "retorno de carro"
*	Salvo en las dos primeras filas, la tecla * hace de "delete"

Menú1 (principal)	Menú2 (secundario)	Peticion de datos
1.- Ajustar hora	1.- Hora: 2.- Minuto 3.- Segundo 4.- Exit	Introducir hora: 13 Introducir min: 25 Introducir seg: 54
2.- Ajustar fecha	1.- Día 2.- Mes 3.- Año 4.- Exit	Introducir día: 13 Introducir mes: 10 Introducir año: 2021
3.- Ajustar alarma 1		
4.- Ajustar alarma 2		

$$f_{CLK-TIMER} = \frac{f_{CLK}}{N} \Rightarrow N = \frac{16 \cdot 10^6}{2 \cdot 10^6} = 8$$

$$f = \frac{16 \cdot 10^6}{N(1 + TOP)} \Rightarrow TOP = \frac{16 \cdot 10^6}{200 \cdot 8} - 1$$

$$TOP = 9999$$

de 0 a 9999 niveles de potencia.

Ancho pulso Grados \rightarrow 1000 Oriswels

1 ms 0°
2 ms 90°
3 ms 180°

$$100\% = 10000 = 5 \text{ ms}$$

$$x\% = x = 2 \text{ ms}$$

$$TOP = \frac{10000}{5}$$

TCCR3A: 00001011
TCCR3B: 00011010

	$TOP = OCR3A \text{ o } ICR3 (0x0000-0xFFFF)$
Fast PWM, rampa simple	$F = 16 \text{ MHz} / (N \times (1 + TOP))$ $TOP = 0x00FF, 0x01FF, 0x3FF, OCR3A \text{ o } ICR3$
Phase correct PWM, rampa doble	$F = 16 \text{ MHz} / (2 \times N \times TOP)$ $TOP = 0x00FF, 0x01FF, 0x3FF, OCR3A \text{ o } ICR3$
Phase and frequency correct PWM, rampa doble	$F = 16 \text{ MHz} / (2 \times N \times TOP)$ $TOP = OCR3A \text{ o } ICR3$
N: prescaler (1,8,64,256 o 1024)	

$$f_{clk-timer} = \frac{f_{clk}}{N}$$

	L C D D I S P L A Y																				
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	
Linea 1							1	3	:	6	4	:	2	8							
Linea 2	A	L	A	R	M										T	=	+	2	3	C	
Linea 3	0	6	:	3	0	*									D	D	M	M	Y	Y	
Linea 4	0	7	:	3	0										2	7	N	O	V	2	1

Figura 2. Información a mostrar en pantalla LCD

Por criterios de homogeneidad, en la siguiente tabla se muestran los diferentes campos a visualizar en la pantalla LCD indicándose posición y posibles valores a visualizar:

Campo	Fila	Columna	Caracteres	Descripción
Hora	1	5	8	Hora en formato \rightarrow hh:mm:ss
Etiqueta (fija)	2	0	5	Etiqueta: ALARM
Etiqueta (fija)	2	14	2	Etiqueta: T=
Temperatura (T)	2	16	3	Temperatura medida por el DS3232
Etiqueta (fija)	2	19	1	Etiqueta: C
ALARMA1	3	0	5	Hora de la ALARMA 1
ACTIVE1	3	5	1	*: Activa espacio: No activa
Etiqueta	3	13	7	Etiqueta: DDDMMYY
ALARMA2	4	0	5	Hora de la ALARMA 2
ACTIVE2	4	5	1	*: Activa espacio: No activa
Fecha	4	13	7	DDMMYY MMM \rightarrow JAN-FEB-MAR-APR-MAY-JUN-JUL-AUG-SEP-OCT-NOV-DEC

Tabla 1.- Campos de información de la pantalla LCD