
0

Pantalla Milford 4x20 BKP



- · Cómo escribimos en ella:
- 1) Serial3.write(0xFE)
- 2) Serial3.write(comando)

Tabla de comandos Prefix Command time Display Character Write (0x00 ~ 0xFF) 0xFE Clear Screen 10mS 0xFE 24 Scroll display one character left 0xFE 28 Scroll display one character right 0xFE 10mS Home (and undo scrolling) 0xFE 16 Move cursor one character left 0xFE 20 Move cursor one character right 14 0xFE Turn on underline cursor 0xFE 13 Turn on blinking cursor 0xFE Turn off cursor Blank the display (retaining data) 0xFE 0xFE Restore the display (without cursor) Set character (CG) RAM addres

Tabla 4.- Tabla de comandos de la pantalla Milford 4x20 BK

4x20 LCD Line 1 address: Line 1 address: 0 1 2 3 419 0x80 DD address: 128 129 130 131 132147 64 65 66 67 68 83 192 193 194 195 196.......211 Line 2 address: 0xC0 DD address

20 21 22 23 24.......39 148 149 150 151 152......167 84 85 86 87 88......103 Line 3 address: 0x94 DD address: Line 4 address: 0xD4 DD address 212 213 214 215 216......231

Posicionarse en la línea 1: Serial3.write(0xFE); Serial3.write(0x00); Posicionarse en la línea 2: Serial3.write(0xFE); Serial3.write(0xC0); Posicionarse en la línea 3: Serial3.write(0xFE); Serial3.write(0x94); Posicionarse en la línea 4: Serial3.write(0xFE);

Memoria DS3232




Figure 1. Address Map for DS3232 Timekeeping Registers and SRAM

ADDRESS	BIT 7 MSB	BIT 6	ВП 5	BIT 4	ВІТ 3	BIT 2 BIT 1 LSB		FUNCTION	RANGE	
00h	0		10 Second	s		Secon	nds		Seconds	00-59
01h	0		10 Minutes	3		Minut	es		Minutes	00-59
02h	0	12/24	AM/PM 20 Hour	10 Hour		Hou	ır		Hours	1-12 + AM/PN 00-23
03h	0	0	0	0	0		Day		Day	1-7
04h	0	0	10	Date	Date				Date	1-31
05h	Century	0	0	10 Month	Month			Month Month/ Century		01-12 + Century
06h		10	r'ear		Year			Year	00-99	
07h	A1M1		0 Seconds Seconds Alarm 1 Seconds				Alarm 1 Seconds	00-59		
08h	A1M2		10 Minutes	3	Minutes				Alarm 1 Minutes	00-59
09h	A1M3	12/24	AM/PM 20 Hour	10 Hour	Hour			Alarm 1 Hours	1-12 + AM/P 00-23	
0Ah	A1M4	DY/DT	40	Date		Day	/		Alarm 1 Day	1-7
UAN	A IIVI4	DY/DI	10	Date	Date			Alarm 1 Date	1-31	
0Bh	A2M2		10 Minutes	3		Minut	es		Alarm 2 Minutes	00-59
0Ch	A2M3	12/24	AM/PM 20 Hour	10 Hour		Hou	ır		Alarm 2 Hours	1-12 + AM/P 00-23
0Dh	A2M4	DY/DT		Date		Da	/		Alarm 2 Day	1-7
uun	A2IVI4	DY/DI	10	Date		Dat	0		Alarm 2 Date	1-31
0Eh	EOSC	BBSQW	CONV	RS2	RS1	INTCN	A2IE	A1IE	Control	_
0Fh	OSF	BB32kHz	CRATE1	CRATE0	EN32kHz	BSY	A2F	A1F	Control/Status	_
10h	SIGN	DATA	DATA	DATA	DATA	DATA	DATA	DATA	Aging Offset	_
11h	SIGN	DATA	DATA	DATA	DATA	DATA	DATA	DATA	MSB of Temp	_
12h	DATA	DATA	0	0	0	0	0	0	LSB of Temp	_
13h	0	0	0	0	0	0	0	0	Not used	Reserved for test
14h-0FFh	х	×	×	×	X	×	х	×	SRAM	00h-0FFh

MODO ESCRITURA



 $DY/DT=1 \rightarrow$ se refiere a día de la semana $DY/DT=0 \rightarrow$ se refiere a día del mes

Menú:

- #*: Entrada modo configuración

					L	С	D		D	,	s	P	L	A	Y					
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
Línea 1						S	Е	Т	Т	Т	N	G								
Línea 2	1		Н	0	U	R									4		D	Α	Т	Е
ínea 3	2		Α	L	1															
línea 4	3		Α	L	2										5		Ε	х	Т	т

*#: Salida modo configuración

					L	C	D		D	ı	s	P	L	A	Y					
_	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
Línea 1						1	3	:	5	4		2	8							
Línea 2	Α	L	Α	R	М										Т	=	+	2	3	С
Línea 3	0	6	:	3	0	*								D	D	М	М	М	Υ	Υ
Línea 4	0	7	:	3	0									2	7	N	0	٧	2	1

- #: Tecla enter
- *: Tecla backspace

Alarmas

ALARMA 1

ADDRESS	BIT 7 MSB	BIT 6	BIT 5	BIT 4	BIT 3 BIT 2 BIT 1 BIT 0 LSB		FUNCTION	RANGE		
07h	A1M1		10 Seconds Seconds		Seconds			Alarm 1 Seconds	00-59	
08h	A1M2		10 Minutes	3	Minutes				Alarm 1 Minutes	00-59
09h	A1M3	12/24	AM/PM 20 Hour	10 Hour		Hour			Alarm 1 Hours	1-12 + AM/PM 00-23
0Ah	A1M4	DY/DT	10	D-1-		Day	у		Alarm 1 Day	1-7
UAN	A1M4	וטווט	10 Date		Date				Alarm 1 Date	1-31

DY/DT	ALAR	M 1 REGISTE	R MASK BITS	(BIT 7)	ALARM RATE
וטויוט	A1M4	A1M3	A1M2	A1M1	ALAHM HATE
X	1	1	1	1	Alarm once per second
X	1	1	1	0	Alarm when seconds match
Х	1	1	0	0	Alarm when minutes and seconds match
X	1	0	0	0	Alarm when hours, minutes, and seconds match
0	0	0	0	0	Alarm when date, hours, minutes, and seconds match
1	0	0	0	0	Alarm when day, hours, minutes, and seconds match

Timers

TIMER3

Función: Actualizar información de la pantalla a partir de los datos suministrados por e Modo: FAST PWM TOP = OCR3A

N 1024 **F** = 1hz

$$f_{OC3PWM} = \frac{f_{clk}}{N \cdot (1 + TOP)} \Rightarrow TOP = \frac{f_{clk}}{f_{OC3PWM} \cdot N} - 1 = \frac{16 \cdot 10^6}{1 \cdot 1024} - 1 = 156$$

TOP = OCR3A = 15624

TCCR3A = 00000011 TCCR3B = 00011101

TIMSK3 |= (1 << TOIE3);

TIMER1

Función: Explorar el display y el teclado 4x3

Modo: CTC TOP = OCR1A N = 64 **F** = 100hz

TCCR1A = 00000000 TCCR1B = 00001011

$$\begin{aligned} f_{OC1A} &= \frac{f_{clk}}{2 \cdot N \cdot \left(1 + OCR1A\right)} \Rightarrow OCR1A = \frac{f_{clk}}{f_{OC1A} \cdot 2 \cdot N} - 1 = \frac{16 \cdot 10^6}{100 \cdot 2 \cdot 64} \cdot \boxed{OCR1A = 1249} \end{aligned}$$


ISR(INT0_vect):

Interrupción externa, asociada al pin 21, que se activa cada vez que se produzca una a Chip DS3232

ALARMA 2

ADDRESS	BIT 7 MSB	BIT 6	BIT 5	BIT 5 BIT 4		BIT 3 BIT 2 BIT 1 BIT 0 LSB		FUNCTION	RANGE				
0Bh	A2M2		10 Minutes	10 Minutes Minutes Alarm 2 Minutes				Alarm 2 Minutes	00-59				
0Ch	A2M3 12/24		AOMO 10/04 AM/PM			Hou	ır		Alarm 2 Hours	1-12 + AM/PM			
UCII	AZIVIS	MZIVIO 12/24		10 Hour		Hot	JI .		Alaini 2 Hours	00-23			
0Dh	A2M4	DY/DT	10	D-1-	Date	Date	10 Date Day			Day			1-7
UDII	AZIVI4	WM4 DY/DT		10 Date		Dat	e		Alarm 2 Date	1-31			

DY/DT	ALARM 2 F	REGISTER MASK E	BITS (BIT 7)	ALARM RATE
וטוזט	A2M4	A2M3	A2M2	ALARM RATE
X	1	1	1	Alarm once per minute (00 seconds of every minute)
X	1	1	0	Alarm when minutes match
X	1	0	0	Alarm when hours and minutes match
0	0	0	0	Alarm when date, hours, and minutes match
1	0	0	0	Alarm when day, hours, and minutes match



Registro TCCR3A

17.11.2 TCCR3A – Timer/Counter 3 Control Register A

Bit	7	6	5	4	3	2	- 1	0	
(0x90)	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	WGM31	WGM30	TCCR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

The COMnA1:0, COMnB1:0, and COMnC1:0 control the output compare pins (OCnA, OCnB, and OCnC respectively) behavior.

- If one or both of the COMnA1:0 bits are written to one, the OCnA output overrides the normal port functionality of the I/O pin it is connected to.
- If one or both of the COMnB1:0 bits are written to one, the OCnB output overrides the normal port functionality of the I/O pin it is connected to.
- If one or both of the COMnC1:0 bits are written to one, the OCnC output overrides the normal port functionality of the I/O pin it is connected to.
- However, note that the Data Direction Register (DDR) bit corresponding to the OCnA, OCnB or OCnC pin must be set in order to enable the output driver.

Table 17-3. Compare Output Mode, non-PWM

COMnA1 COMnB1 COMnC1	COMnA0 COMnB0 COMnC0	Description
0	0	Normal port operation, OCnA/OCnB/OCnC disconnected
0	1	Toggle OCnA/OCnB/OCnC on compare match
1	0	Clear OCnA/OCnB/OCnC on compare match (set output to low level)
1	1	Set OCnA/OCnB/OCnC on compare match (set output to high level)

Table 17-4 shows the COMnx1:0 bit functionality when the WGMn3:0 bits are set to the fast PWM mode

Table 17-4. Compare Output Mode, Fast PWM

COMnA1 COMnB1 COMnC1	COMnA0 COMnB0 COMnC0	Description
0	0	Normal port operation, OCnA/OCnB/OCnC disconnected
0	1	WGM13:0 = 14 or 15: Toggle OC1A on Compare Match, OC1B and OC1C disconnected (normal port operation). For all other WGM1 settings, normal port operation, OC1A/OC1B/OC1C disconnected
1	0	Clear OCnA/OCnB/OCnC on compare match, set OCnA/OCnB/OCnC at BOTTOM (non-inverting mode)
1	1	Set OCnA/OCnB/OCnC on compare match, clear OCnA/OCnB/OCnC at BOTTOM (inverting mode)

Note: A special case occurs when OCRnA/OCRnB/OCRnC equals TOP and COMnA1/COMnB1/COMnC1 is set. In this case the compare match is ignored, but the set or clear is done at BOTTOM. See "Fast PWM Mode" on page 146. for more details.

Table 17-5 shows the COMnx1:0 bit functionality when the WGMn3:0 bits are set to the phase correct and frequency correct PWM mode.

Table 17-5. Compare Output Mode, Phase Correct and Phase and Frequency Correct PWM

COMnA1	COMnA0 COMnB0	
COMnC1	COMnC0	Description
0	0	Normal port operation, OCnA/OCnB/OCnC disconnected
0	1	WGM13:0 =9 or 11: Toggle OC1A on Compare Match, OC1B and OC1C disconnected (normal port operation). For all other WGM1 settings, normal port operation, OC1A/OC1B/OC1C disconnected
1	0	Clear OCnA/OCnB/OCnC on compare match when up-counting Set OCnA/OCnB/OCnC on compare match when downcounting
1	1	Set OCnA/OCnB/OCnC on compare match when up-counting Clear OCnA/OCnB/OCnC on compare match when downcounting

Note: A special case occurs when OCRnA/OCRnB/OCRnC equals TOP and COMnA1/COMnB1//COMnC1 is set. See "Phase Correct PWM Mode" on page 148. for more details.

Registro TCCR3B

17.11.8 TCCR5B – Timer/Counter 5 Control Register B

Bit	7	6	5	4	3	2	1	0	
(0x121)	ICNC5	ICES5	-	WGM53	WGM52	CS52	CS51	CS50	TCCR5B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	•
1.00 100 1									

Bit 7 – ICNCn: Input Capture Noise Canceler

Setting this bit (to one) activates the Input Capture Noise Canceler. When the Noise Canceler is activated, the input from the Input Capture Pin (ICPn) is filtered. The filter function requires four successive equal valued samples of the ICPn pin for changing its output. The input capture is therefore delayed by four Oscillator cycles when the noise canceler is enabled.

EIMSK – External Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0
0x1D (0x3D)	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0
Read/Write	R/W							
Initial Value	0	0	0	0	0	0	0	0

Modos de funcionamiento

Mode	WGMn3	WGMn2 (CTCn)	WGMn1 (PWMn1)	WGMn0 (PWMn0)	Timer/Counter Mode of Operation	ТОР	Update of OCRnx at	TOVn Fla
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	BOTTON
4	0	1	0	0	стс	OCRnA	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	воттом	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	воттом	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	воттом	TOP
8	1	0	0	0	PWM, Phase and Frequency Correct	ICRn	воттом	воттом
9	1	0	0	1	PWM,Phase and Frequency Correct	OCRnA	воттом	BOTTON
10	1	0	1	0	PWM, Phase Correct	ICRn	TOP	BOTTON
11	1	0	1	1	PWM, Phase Correct	OCRnA	TOP	BOTTON
12	1	1	0	0	стс	ICRn	Immediate	MAX
13	1	1	0	1	(Reserved)	-	-	-
14	1	1	1	0	Fast PWM	ICRn	воттом	TOP
15	1	1	1	1	Fast PWM	OCRnA	воттом	TOP

Tabla 2. Modos de funcionamiento del Timer 3

Interrupciones

Nombre	Flag de habilitación (TIMSK3)	Número de vector	Nombre del vector para ISR()			
Capture	ICIE3	32	TIMER3_CAPT_vect			
Compare match A	OCIE3A	33	TIMER3_COMPA_vect			
Compare match B	OCIE3B	34	TIMER3_COMPB_vect			
Compare match C	OCIE3C	35	TIMER3_COMPC_vect			
Overflow	TOIE3	36	TIMER3_OVF_vect			

Tabla 1. Interrupciones del Timer 3

Los eventos (fuentes) que pueden generar una interrupción son:

- Flaco de subida o bajada en el pin Input Capture (ICP3)
- Igualdad (o match) entre el registro OCR3A y el registro del timer TCNT3
- Igualdad (o match) entre el registro OCR3B y el registro del timer TCNT3
 Igualdad (o match) entre el registro OCR3C y el registro del timer TCNT3
- Igualdad (o match) entre el registro OCR3C y el registro del timer TCNT3
 Overflow. Según el modo de funcionamiento, se produce en el: MAX, TOP o BOTTOM.

Registro TIMSK3

17.11.34 TIMSK3 – Timer/Counter 3 Interrupt Mask Register



Bit 5 – ICIEn: Timer/Countern, Input Capture Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Countern Input Capture interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 101) is executed when the ICFn Flaa. Located in TiFRn. is set.

Bit 3 – OCIEnC: Timer/Countern, Output Compare C Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Countern Output Compare C Match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 101) is executed when the OCFnC Flag, located in TIFRn, is set.

Bit 2 – OCIEnB: Timer/Countern, Output Compare B Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Countern Output Compare B Match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 101) is executed when the OCFnB Flag, located in TIFRn, is set.

Bit 1 – OCIEnA: Timer/Countern, Output Compare A Match Interrupt Enable Misca this bit is sufficient to the Counter Decision of the Counter Deci

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Countern Output Compare A Match interrupt is enabled. The corresponding Interrupt Vector (see "Interr

Bit 0 – TOIEn: Timer/Countern, Overflow Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Countern Overdrow interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 101) is executed when the TOVn Flag, located in TiFRn, is set.

Modos de funcionamiento y frecuencias (timer 16 bits)

Modo	Frecuencias en salidas OC3A, OC3B y OC3C			
Normal (toogle en salida)	F = 16 MHz / (2 x N x (1+TOP)) $TOP = MAX (0xFFFF)$			
CTC (toogle en salida)	F = 16 MHz / (2 x N x (1+TOP)) TOP = OCR3A o ICR3 (0x0000-0xFFFF)			
Fast PWM, rampa simple	F = 16 MHz / (N x (1+TOP)) TOP= 0x00FF, 0x01FF, 0x3FF, OCR3A o ICR3			
Phase correct PWM, rampa doble	F = 16 MHz / (2 x N x TOP) TOP= 0x00FF, 0x01FF, 0x3FF, OCR3A o ICR3			
Phase and frequency correct PWM, rampa doble	F = 16 MHz / (2 x N x TOP) TOP= OCR3A o ICR3			

Bit 6 – ICEsn: Input Capture Edge Select
 This bit selects which edge on the Input Capture Pin (ICPn) that is used to trigger a capture event. When the ICEsn bit is written to zero, a falling (negative) edge is used as trigger, and when the ICESn bit is written to one, a rising (positive) edge will trigger the capture.

When a capture is triggered according to the ICESn setting, the counter value is copied into the Input Capture Register (ICRn). The event will also set the Input Capture Flag (ICFn), and this can be used to cause an Input Capture Interrupt, if this interrupt is enabled.

When the ICRn is used as TOP value (see description of the WGMn3:0 bits located in the TCCRnA and the TCCRnB Register), the ICPn is disconnected and consequently the input capture function is disabled.

Bit 5 - Reserved Bit
 This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be written to zero when TCCRnB is written.

Bit 4:3 – WGMn3:2: Waveform Generation Mo See TCCRnA Register description.

Bit 2:0 - CSn2:0: Clock Select

The three clock select bits select the clock source to be used by the Timer/Counter, see Figure 17-10 and Figure 17-11 on page 152.

Table 17-6. Clock Select Bit Description

CSn2	CSn1	CSn0	Description
0	0	0	No clock source. (Timer/Counter stopped)
0	0	1	clk _{IO} /1 (No prescaling
0	1	0	clk _{IO} /8 (From prescaler)
0	1	1	clk, _{IO} /64 (From prescaler)
1	0	0	clk _{i/O} /256 (From prescaler)
1	0	1	clk _{IIO} /1024 (From prescaler)
1	1	0	External clock source on Tn pin. Clock on falling edge
1	1	1	External clock source on Tn pin. Clock on rising edge

If external pin modes are used for the Timer/Countern, transitions on the Tn pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.

Secuencia de teclas	Descripción
*#	Entrada en modo configuración (setting)
#*	Salida del modo de configuración. Retorno a la pantalla de visualización normal
#	Salvo en las dos primeras filas, la tecla # hace de "retorno de carro"
*	Salvo en las dos primeras filas, la tecla * hace de "delete"

Table 2 Comandes nove combine de made de funcion

Menú1 (principal)	Menú2 (secundario)	Petición de datos	
1 Ajustar hora	1 Hora:	Introducir hora: 13	
	2 Minuto	Introducir min: 25	
	3 Segundo	Introducir seg: 54	
	4 Exit		
2 Ajustar fecha	1 Día	Introducir día: 13	
	2 Mes	Intruducir mes: 10	
	3 Año	Introducir año: 2021	
	4 Exit		
3 Ajustar alarma 1			
4 - Aiustar alarma 2			



					L	С	D		D	•	s	P	L	A	Y					
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
ínea 1						1	3	:	5	4	:	2	8							
nea 2	Α	L	Α	R	М										Т	=	+	2	3	С
nea 3	0	6	:	3	0	*								D	D	М	М	М	Υ	Υ
nea 4	0	7	:	3	0									2	7	N	0	v	2	1

Figura 2. Información a mostrar en pantalla LCD

Por criterios de homogeneidad, en la siguiente tabla se muestran los diferentes campos a visualizar en la par LCD indicándose posición y posibles valores a visualizar:

Campo	Fila	Columna	Caracteres	Descripción
Hora	1	5	8	Hora en formato → hh:mm:ss
Etiqueta (fija)	2	0	5	Etiqueta: ALARM
Etiqueta (fija)	2	14	2	Etiqueta: T=
Temperatura (T)	2	16	3	Temperatura medida por el DS3232
Etiqueta (fija)	2	19	1	Etiqueta: C
ALARMA1	3	0	5	Hora de la ALARMA 1
ACTIVE1	3	5	1	*: Activa espacio: No activa
Etiqueta	3	13	7	Etiqueta: DDMMMYY
ALARMA2	4	0	5	Hora de la ALARMA 2
ACTIVE2	4	5	1	*: Activa espacio: No activa
Fecha	4	13	7	DDMMMYY MMM → JAN-FEB-MAR-APR-MAY-JUN-JUL-AU SEP-OCT-NOV-DEC

Tabla 1.- Campos de información de la pantalla LCD

$$f_{c.k-TIMER} = \frac{f_{c.k}}{N} \implies N = \frac{16.10^6}{2.10^6} = 8$$

$$2.10^6 = \frac{16.10^6}{N} \implies ToP = \frac{16.10^6}{200.8} = 1$$

$$f_{c.k-TIMER} = \frac{f_{c.k}}{N} \implies ToP = \frac{16.10^6}{200.8} = 1$$

$$f_{c.k-TIMER} = \frac{f_{c.k}}{N} \implies 180^\circ$$

$$f_{c.k-TIMER} = \frac{f_{c.k}}{N} \implies 180^\circ$$

TCCR3A: DOMON TCCR3B: 00011010