

### System-On-Chip based on FPGA: Architecture and workflow

Romina Soledad Molina, Ph.D. MLab-STI, ICTP


Perú - Online - 2025 -






### **Outline**

- Introduction
- Architecture of an SoC FPGA.
- Development Workflow in SoC FPGA.
- Development Tools IP Integrator.
- Demo: Binary classifier Vivado IP Integrator and Vitis.





What is an SoC?









Image from The Zynq book http://www.zynqbook.com/.



• The hardware system architecture of an embedded SoC





 SoC FPGAs combine programmable logic (FPGA) with high-performance processors in a single chip.




- SoC FPGAs combine programmable logic (FPGA) with high-performance processors in a single chip.
- They offer flexibility, efficiency, and real-time processing capabilities.



- SoC FPGAs combine programmable logic (FPGA) with high-performance processors in a single chip.
- They offer flexibility, efficiency, and real-time processing capabilities.
- Bridges the gap between flexibility of CPUs and performance of dedicated hardware.
  - The CPU handles general-purpose tasks.
  - The FPGA accelerates specific tasks.
  - The FPGA can be reconfigured, making it more flexible than an ASIC but faster than a CPU.



- Typical industry applications:
  - Automotive.
  - Telecommunications.
  - Robotics.
  - Industrial Automation.
  - Aerospace.
  - Defense.
  - Medical.
  - o Al.




https://www.electronicdesign.com/technologies/embedded/digital-ics/fpga/article/55240420/lattice-semiconductor-automotive-and-functional-safety-fpgas-offer-programmable-protection



**In this section:** SoC FPGA architecture, its main components, how they interact, and why their integration is crucial for embedded applications.









#### Overview of an SoC

An SoC FPGA is a device that combines two key elements in a single chip:



- An SoC FPGA is a device that combines two key elements in a single chip:
  - An embedded processor (CPU), typically based on ARM (Cortex-A9, Cortex-R5, Cortex-A53, etc.).





- An SoC FPGA is a device that combines two key elements in a single chip:
  - An embedded processor (CPU), typically based on ARM (Cortex-A9, Cortex-R5, Cortex-A53, etc.).
  - A programmable logic fabric (FPGA), allowing for customized hardware implementations.



- An SoC FPGA is a device that combines two key elements in a single chip:
  - An embedded processor (CPU), typically based on ARM (Cortex-A9, Cortex-R5, Cortex-A53, etc.).
  - A programmable logic fabric (FPGA), allowing for customized hardware implementations.
- An **interconnect system** (AXI Advanced eXtensible Interface) enables efficient communication between the processor and the FPGA.









#### Embedded processor

- Based on ARM
- Runs embedded Linux, FreeRTOS, or bare-metal applications.
- Interacts with the FPGA side.



Embedded processor





Image from The Zynq book http://www.zynqbook.com/.



#### Embedded processor

"Zynq processing system encompasses not just the ARM processor, but a set of associated processing resources forming an Application Processing Unit (APU), and further peripheral interfaces, cache memory, memory interfaces, interconnect, and clock generation circuitry"

The Zynq book http://www.zynqbook.com/.





#### Programmable Logic

- Hardware accelerators, parallel processing, DSPs, and custom interfaces.
- VHDL/Verilog or high-level tools.
- High-performance and parallelism.



#### Main Components of an SoC FPGA

- Programmable Logic
  - Zynq shares the same 7 series programmable logic as
    - Artix<sup>TM</sup>-based devices: Z-7010, Z-7015, and Z-7020 (high-range I/O banks only)
    - Kintex<sup>TM</sup>-based devices: Z-7030, Z-7035, Z-7045, and Z-7100 (mix of high-range and high-performance I/O banks)



#### 7 SERIES FPGA FAMILY COMPARISON

MAXIMUM CAPABILITY	ARTIX-7 FPGAS	KINTEX-7 FPGAS	VIRTEX-7 FPGAS
Logic Cells	215K	478K	1,955K
Block RAM	13Mb	34Mb	68Mb
DSP Slices	740	1,920	3,600
Peak DSP Performance (symmetric FIR)	930 GMACS	2,845 GMACS	5,335 GMACS
Transceiver Count	16	32	96
Peak Transceiver Speed	6.6 Gbps	12.5 Gbps	13.1 / 28.05 Gbps
Peak Serial Bandwidth (full duplex)	211Gbps	800Gbps	2,784 Gbps
PCI Express® Interface	x4 Gen2	x8 Gen2	x8 Gen2 / x8 Gen3*
Memory Interface	1,066 Mbps	1,866 Mbps	1,866 Mbps
I/O Pins	500	500	1,200
I/O Voltage	1.2V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V	1.2V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V	1.2V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V*
Packaging Options	Low-cost wire bond	Low-cost lidless flip-chip and high-performance flip-chip	Highest performance flip-chip; stacked silicon interconnect technology based
Target Application Examples	<ul> <li>Portable/handheld ultrasound</li> <li>3D cameras and camcorders</li> <li>D-SLR still cameras</li> <li>Software defined radio</li> <li>3D TV</li> <li>Portable eReaders</li> <li>Automotive Infotainment</li> <li>Multifunction printers</li> <li>Video surveillance</li> </ul>	Wireless LTE infrastructure  10G PON OLT line card  LED backlit and 3D video displays  Video-over-IP bridge  Cellular radio  Medical Imaging  Avionics imaging  Set top boxes  Motor control	<ul> <li>400G and 100G line cards</li> <li>300G Interlaken bridge</li> <li>Terabit switch fabric</li> <li>100G OTN</li> <li>MUXPONDER</li> <li>RADAR</li> <li>ASIC emulation</li> <li>High-performance computing</li> <li>Test and measurement</li> </ul>

POWER

PERFORMANCE

HIGHEST

HIGHER

ARTIX 7

HIGHER

HIGH

XILINX UNIFIED FPGA SERIES

<sup>\*</sup>Refer to the 7 Series Product Overview for device details such as soft vs. hard Gen3 interface, and > 2.5 V/3.3 V support.



### Main Components of an SoC FPGA

#### CPU-FPGA Interconnect

- The processor and FPGA communicate through high-speed buses, mainly AXI.
- AXI stands for Advanced eXtensible Interface.
- O Interconnects:
  - AXI4: Memory-mapped links. Large memory transfers Data burst transfer of up to 256 data words.
  - AXI4-Lite: Memory-mapped. Low-bandwidth, used for control registers.
  - AXI4-Stream: For high-speed streaming data.



#### Memory storage

- DDR: Shared memory between CPU and FPGA.
- BRAM (Block RAM): Fast internal FPGA memory for quick access.
- Linux-based SoC FPGA:
  - the OS runs in DDR.
  - data processing core in the FPGA uses BRAM as a high-speed cache.




- Peripherals and I/O
  - o GPIOs.
  - Networking: Ethernet.
  - Communication interfaces: UART, SPI, I2C, CAN, USB, PCIe.




### Main Components of an SoC FPGA

Hardware/Software Co-Design



HW/SW partitioning #1



HW/SW partitioning #2 (F, moved to PL, F, moved to PS)



#### Main Components of an SoC FPGA

- Hardware/Software Co-Design
  - It aims to exploit the inherent features of different technologies, deciding which part of the algorithm should be implemented with sequential instructions and which part in the hardware.



#### Hardware/Software Co-Design

- It aims to exploit the inherent features of different technologies, deciding which part of the algorithm should be implemented with sequential instructions and which part in the hardware.
- Usually, a profiling of the algorithm helps to determine which part is suitable to accelerate.
   Typically, the most expensive section of the code, in terms of runtime, is a good candidate for hardware acceleration.




#### Hardware/Software Co-Design

- It aims to exploit the inherent features of different technologies, deciding which part of the algorithm should be implemented with sequential instructions and which part in the hardware.
- Usually, a profiling of the algorithm helps to determine which part is suitable to accelerate.
   Typically, the most expensive section of the code, in terms of runtime, is a good candidate for hardware acceleration.
- Regarding communication overhead, its complexity should be minimized between both technologies (that is, between the processor and the FPGA).



The AMD Zynq<sup>™</sup> 7000 SoC processing system (PS)
integrated with a highly flexible and high-performance
programmable logic (PL) section, all on a single
system-on-a-chip (SoC).





Zynq Architecture and Features




Image from The Zyng book http://www.zyngbook.com/.



"Embedded systems that combine a processing unit with FPGA-based designs can be inherently complex."

Source: Zynq-7000 SoC Embedded Design Tutorial (UG1165)



"Embedded systems that combine a processing unit with FPGA-based designs can be inherently complex."

"Both the hardware and software components are substantial projects on their own, each requiring development and optimization."

Source: Zynq-7000 SoC Embedded Design Tutorial (UG1165)



"Embedded systems that combine a processing unit with FPGA-based designs can be inherently complex."

"Both the hardware and software components are substantial projects on their own, each requiring development and optimization."

"Integrating these two elements into a cohesive, fully functional system introduces additional challenges, including synchronization, communication, and performance optimization."

Source: Zynq-7000 SoC Embedded Design Tutorial (UG1165)

# **Development Workflow in SoC FPGA**



### **Development Workflow in SoC FPGA**

- Objective of this section:
  - Explain the development workflow from design to deployment.



#### Key Stages:

- Define Problem and Select Hardware.
- Hardware Design (FPGA).
- Software Development (Embedded CPU).
- Hardware-Software Integration.
- Testing and Debugging.
- Implementation and Deployment.



- Defining the problem and selecting hardware
  - Processing needs (CPU vs FPGA workload balance).
  - Peripheral interfaces (USB, PCIe, Ethernet, etc.).
  - Latency and real-time constraints.
  - Power consumption and efficiency.



- Hardware Design (FPGA)
  - Develop logic using VHDL/Verilog or HLS.
  - Use IP cores and predefined blocks.
  - Simulate and verify FPGA design.



- Software Development (Embedded CPU)
  - Select an OS (Linux, FreeRTOS) or Bare-Metal.
  - Develop device drivers for FPGA peripherals.
  - Write applications and firmware for the CPU.




- Hardware-Software Integration
  - Ensure CPU-FPGA communication.
  - Interrupt handling for real-time processing.




- Testing & Debugging
  - Simulation.
  - Hardware Debugging (JTAG, ILA).
  - Profiling and Performance Optimization.




- Implementation and Deployment
  - Reconfigure the FPGA.
  - Load an embedded application into the CPU.
  - Deploy on target hardware.
  - Iterative process.














### **Development Tools**




#### **Development Tools**






#### **Development Tools - IP Integrator**





#### **Development Tools - Vitis**



# Demo: Binary classifier - Vivado IP Integrator and Pynq



## System-On-Chip based on FPGA: Architecture and workflow

Romina Soledad Molina, Ph.D. MLab-STI, ICTP

Perú - Online - 2025 -

