Reality Co-Processor – The Power In Nintendo64

Ken Hayes Engineering Manager Silicon Graphics, Inc.



Architecture for Consumer Game Console

Architectural Constraints

- Design for System cost of \$250 at introduction decreasing to \$100 at maturity
 - Clearly a separate class from other computing platforms
- ♦ Few Inexpensive Chips
 - High Integration Required
- ♦ Inexpensive Packaging
 - Low Pincount, Low Power
- ◆ Small Memory Footprint



Architectural Solution


Highly Integrated Media Processing

- ♦ Integrated Audio/Video/Graphics Processor
- ♦ 64-bit MIPS RISC Processor
- ◆ Unified Expandable Memory
 - Rambus RDRAM Memory
 - Low Pincount, High Performance
- ◆ Extendable I/O Structure




Architectural Solution

System Level Block Diagram





Reality Co-Processor Block Diagram



Reality Signal Processor


Programmable Media Processor

- Processes
 - Audio Synthesis and Audio Decode
 - Video Decode
 - 3D Graphics Geometry and Setup Calculations
- ♦ MIPS RISC Scalar/Instruction Processor
- ♦ 8 unit Parallel Vector Processor
- ♦ 4 KB Data Memory
- ◆ 4 KB Instruction Memory



Reality Signal Processor Architecture

Reality Signal Processor



Reality Signal Processor

Scalar Unit

- ♦ MIPS IV Instruction Set
- ◆ 4K Byte Instruction Memory (1024 instructions)
- ◆ 4K Byte Data Memory explicitly loaded
- ◆ Linear DMA and Block region transfers



8

Reality Signal Processor

Vector Unit: A solution for variable media types

- What do Audio, Imaging, Video, and 3D Graphics operations have in common?
 - Lots of DSP like operations, Multiply Accumulates
- ◆ Design Approach: Focus on 16 bit calculations,
 - Support paired vectors for 32 bit operations
 - Support unpacking for 8 bit operations



Vector Unit

8 parallel 16-bit Integer Processors

- ♦ Adds, Multiplies and Multiply Accumulate Operations
 - Paired vectors for 32 bit operations
 - Vector Sums of all Vector Units
 - Saturating integer arithmetic
- ◆ .5 Billion MAC operations per second
- ♦ 32 128-bit vector registers
- ♦ Vector Load/Stores from Data Memory
 - Packed Load/Store and Transpose Load/Store



Graphics for Game Play

High Quality Pixels


- ◆ Best possible image quality is required to create immersive visual experience. Must create the illusion that the picture is real.
 - -Level of detail filtered, perspective corrected textures
 - Edge anti-aliasing
 - Robust lighting, coloring and blending algorithms
 - Multi-pass textures



Graphics for Game Play

Broad Feature Set/Highly Flexible Programming


- ◆ Diverse set of primitive operators for ultimate flexibility
 - 3D Geometry2D Sprites
 - Color TextureColor Lookup Textures
 - TrianglesLines
 - Color KeyingReflection Maps
 - Z BufferingAlpha Threshold Blending
- ◆ Provide basic compute blocks, and let software select the set of operands to provide ultimate flexibility in describing the picture
 SiliconGraphics



13

Reality Display Processor

Texture Pipeline





Texture Features

- ◆ Two Halves of texture memory provide 4 texels each
- ◆ General use Texture Memory is configured into multiple texture tiles by programming a tile descriptor memory
 - Provide location of texture image in the memory and describe the data type of the texture



15

Reality Display Processor

Texture Features

- ◆ General capability to filter between 2 texture tiles
 - LOD filtering becomes operation between two tiles which were stored as different resolution images of the same texture
 - Filtering between 2 different images, provides a texture morph
- ◆ Texture Color Lookup table implemented by allowing low half of texture memory to perform a TLUT on high half
 - Very high compression of texture image

Texture Features

- Numerous texture data types supported
 - 4, 8, 16, 32 bit textures
 - RGB, Alpha
 - YUV
 - Intensity, Alpha
 - Color Index TLUT Textures
- **♦** Square, or rectangular texture images

SiliconGraphics
Computer Systems

17

Reality Display Processor

Texture Features

- ◆ Load FrameBuffer as a Texture
 - Provides multi-pass rendering capability
 - Reflection maps
 - Lighting effects
 - Special Effects: Reflective Metallic Objects
 - Video mapped as textures onto geometry



Texture Image Quality


- ◆ Per Pixel Perspective Correction
- ◆ Point sample, bi-linear filter, Multi-resolution LOD filter
 - Filter between any 2 LODs
- Detail Textures add additional detail on fully magnified textures
 - Additional detail texture image is stored as another image tile and filtered with base texture tile
- Sharpen texture, sharpens otherwise blurry texture edges when magnified

SiliconGraphics
Computer Sentents

19

Reality Display Processor

Color Combiner





Flexible Color Combine Features

- ◆ Color Combiner function is to mix colors from various sources
- ◆ Rather than hardcode a few specific algorithms, provide a hardware pipeline, and allow graphics program to select a set of operands to obtain desired combinations



2 1

Reality Display Processor

Flexible Color Combine Features

♦ Select inputs from:

Texel Color, Shade Color, Primitive Color, Environment Color, Color Key controls, Alpha, Texture Alpha, Shade Alpha, Environment Alpha, LOD Fractions, Noise, Constants

♦ Provide Features:

Filtering of multiple textures, Texture/Shading modulation, Decal Textures, Reflections, Specular Highlights, Chroma Keying, Noise Injection, Color space conversion



Blender adds visual Features and enhances Image Quality

- Blender Features
 - Per Pixel Z buffer priority determination
 - Supports interpenetrating surfaces
 - Computes per pixel Fog as a function of Range
 - Supports translucent surfaces and blend to specified colors
 - Conditional writes based on Alpha Threshold value, or on dithered alpha to create particle effect

SiliconGraphics
Computer Systems

23


Reality Display Processor

Blender performs Edge Anti-Aliasing

- ◆ Edge anti-aliasing removes stair step jaggies on surface edges
- ◆ Traditional algorithms require expensive memory intensive solutions
- ◆ Reality Co-Processor implements a proprietary low cost algorithm to satisfy need for High Visual Quality in systems designed for Game Play



Program Data Flow



SiliconGraphics

25

Technology / Design Flow

- ◆ Die per Wafer Dominates Process Choice
 - .35µ 3LM NEC Process (1994 design cycle!)
- ◆ Time to Market Determines Design Flow
 - ASIC semi-custom design flow
 - Verilog RTL/ Synthesis/ P&R/ Static Timing
 - Custom Rams/Reg Files/Macro Functions
 - "Portable" std cell libraries re-drawn to target process
 - COTS design/release to FAB
 - Tapeout -> Mask Generation



Technology Results


High Technology invades the Living Room

- ♦ 2.6 M transistors
- ♦ 81mm²
 - Highly crafted packing, 32,000 transistors per mm²
- ♦ 62.5 Mhz
- ♦ 2.8 W
- **♦ 160 PQFP**

27



Die Photo





Silicon Graphics/ Nintendo64

Measure of Success

- ♦ In Production for 1.5 years
- ♦ Over 10 Million Units Sold
- ◆ Production volume still "ramping up"
- ◆ Time Magazine "Machine of the Year" 1996
- Continued sellouts on 4 continents

