1 Cassette no.:

17.02.87 Video taped: DELILAH Product:

Contents:

Hardware introduction

L. Bockelie and C.Cherrington Lecturer:

EN



# Trimming Response Times to the Bone

- \* Added CPU Performance
- \* On Board Memory
- \* Lower Component Cost
- \* Lower Power Consumption
- \* Fully software compatible with all previous ND-100 models.
- \* Battery backed up clock.

## Added CPU Performance:

- \* 1.5 times ND-110/CX due to shorter cycle times.
- \* Shorter memory access time.
- \* Simplified cache leads to shorter buffered write cycles.

# On board memory

- \* 2 or 4 Mb DRAM on CPU board
- \* Configured from address 0. (fixed)
- \* Can be disabled with a switch.
- \* Dual ported between CPU and ND-100 Bus
- \* 100 ns access time, fast page mode.
- \* Parity

#### FEATURES.

The calendar power is backed up with a battery, so that it is no longer necessary to update the clock. (As on RASK 2).

Bus bandwidth is 20% higher than RASK. (As on RASK 2).

Only RS-232 provided for the console, not Current Loop. (As on JAMES).

#### FEATURES.

A new OPCOM command, LCS is provided.

This will load the Control Store and do a Master Clear.

The old command MACL will do a Master Clear, without reloading the Control Store. (As on ND110 & ND110/CX).

# FEATURES.

# Possible configurations:

Memory: Speed: Floating point format:

4Mb	$1.5 \times ND110/CX$	32 bit
2Mb	1.5 x ND110/CX	32 bit
4Mb	$1.5 \times ND110/CX$	48 bit
2Mb	$1.5 \times ND110/CX$	48 bit
4Mb	$1.0 \times ND110/CX$	32 bit
2Mb	$1.0 \times ND110/CX$	32 bit
4Mb	$1.0 \times ND110/CX$	48 bit
2Mb	1.0 x ND110/CX	48 bit

- \* Two gate arrays in 1.5 um CMOS
- \* 1 megabit DRAM in SIP's
- \* Static RAM with increased performance
- \* PAL's with increased performance
- \* CMOS high speed/low power buffers

## Gate array ND-DELILAH:

- \* LSI LOGIC LL10K series Compacted Array
- \* Channelless architecture
- \* 14000 gates used of 50000
- \* 224 pin Ceramic (later plastic) PGA
- \* 1.5 um CMOS technology
- \* 0.7 ns typical gate delay
- \* 1.5 times LL7K series performance (used in ND110/CX and SAMSON)
- \* Price initially the same as ND110/CX gate arrays.

Gate array ND-DELILAH:

Contains, from ND 110/CX:

75	Gate array	RMIC	(1800	gates)
*	Gate array	RMAC	(2500	gates)
*	Gate array	BUFALU	(4900	gates)
*	Interrupt	System	(2 2	x 2914)
*	Trap Syste	em	(4	x PAL)
*	Decoding		(3	3 x PAL
			+ 12	x DIP)

# Gate array ND-DELDGA:

- \* NEC CMOS4A series Gate Array
- \* Channelled architecture
- \* 1400 gates used of 1600
- \* 120 pin Plastic PGA
- \* 1.5 um CMOS technology
- \* 0.9 ns typical gate delay
- \* Reduced performance compared to PAL's
- \* Price ca. 50 NOK. (same as  $1 \times 9403$ )

Gate array ND-DELDGA:

Contains, from ND 110/CX:

\* Panel FIFO (2 x 9403)

\* Decode (6 x PAL + 1 DIP)

\* Panel interrupt (2913)

\* Power up (6 x DIP)

\* Refresh control (4 x DIP)

#### TECHNOLOGY.

# Dynamic Random Access Memory:

- \* Used to implement 4 Mb on board memory
- \* 1 Megabit devices
- \* 100ns access time
- \* Fast page mode
- \* Mounted on SIP's 4 on one side and 5 on the other.
- \* Low profile, can be fitted vertically
- \* 16 times more compact than 2MB board
- \* 4 times more compact than 8MB board
- \* 4 times more compact than Butterfly

# Static Random Access Memory:

- \* 4Kx4 (Control store) 20-25ns access Gives 1.5 times ND-110/CX performance
- \* 2Kx8 (Cache, page tables) 25ns access Saves 8 packages. Improved performance
- \* 2Kx8 (Register file) 25ns access Saves 2 packages. Improved performance

PAL's with 30% performance increase available at 2.5 times the price.

CMOS high speed buffers:

	delay	curren	t power
		sink	consumption
74F244	6.5ns	64mA	60-90mA
74PCT244	6.5ns	64mA	25-50mA

These devices are still priced high.

CACHE.

1

Delilah: Rask:

No. of Cache Banks: 2 4

Microcode space: 7K 6K

Cache clear: 1 cycle Up to 1K cycles

# CACHE.

Instru	ictions	Cache	Bank	1K
Micro	Instructions	Cache	Bank	1K
Data		Cache	Bank	1 K

If we have the address we are writing to in the Instructions Cache, we must invalidate this before writing (to the Data Cache).

Buffered Write Cycles are approxemately twice as fast as on ND110/CX.

Instruction Cache and Micro Instruction Cache updated on FETCH.

Data Cache updated on Read and Write (Write through).

#### CACHE.

Only one set of used bits needed for the Instruction Cache and one set for the Data Cache.

This is because cache clear is instantaneous.


Only 1K microinstruction cache will free 1K to more microcode.

# Cache Status Register format:

INHIBIT	Bit 4	=1 if last write
		only went to memory
CFIN	Bit 3	Allways 1
MANDIS	Bit 2	Cache off (switch)
CON	Bit 1	Cache on (switch)
CUP	Bit O	Cache UPdated



BUS INTERFACE & DUAL PORT MEMORY




#### DUAL PORT MEMORY


_		MAY BE CONFIGURED WITH:	
		1) 2 MBYTES RAM	
	OR	2) 4 MBYTES RAM	# 4(
-		Uses 2 or 4 1Mx9 SIP DRAM STRIPS	
-	99	BYTE WIDE PARITY	
_		PARITY ERROR ADDRESS/STATUS STORED FOR LOCAL MEMORY	
-		Memory SIZE CONTROLLED BY PAL	
-		ALL LOCAL MEMORY CAN BE SWITCHED OFF	
		Local memory starts from address 0	
-		HANDLES 2 SEMAPHORES:	
		1) CPU ACCESSES TO LOCAL MEMORY 2) BUS	
-		LOCAL MEMORY ARBITRATION PRIORITY:	
		1) Refresh	HIGHEST
		2) CPU (LAST WAS REFRESH)	
		3) BUS (DMA)	
		4) CPU	LOWEST

## ND100 BUS INTERFACE


-	HANDLES ALL ND100 BUS SIGNALS AND	TIMING
-	CONTROLS MULTIPLEXING OF LOCAL BD	
-	HANDLES SEMAPHORE FOR ND100 BUS MEN	10RY
-	Parity error address/status stored for ND100 memory	
-	Bus arbitration priority:	
	1) Refresh	HIGHEST
	2) CPU (Last was Refresh)	
	3) DMA DEVICES	
	4) CPU	LOWEST

#### DATA PATHS






DELILAH BUS INTERFACE DATA PATH



DELILAH MEMORY



# DELILAH INFORMATION PACK

CONTENTS:		Page
	Switches and Indicators	1
	Straps	
	Test Points	3
	CGA Test Multiplexer	4
	IDB Source Selection	
	Command Decoding	6
	LA Source	9
	Trap System	10
	Circuit Diagrams (PCB)	11



#### SWITCHES AND INDICATORS

SW1 - Cache ON/OFF (illuminates LED1)

SW2 - switches local memory on/off

LED1 (RED) - indicates that cache has been switched OFF with SW1

LED2 (RED) - indicates that CPU is stopped

LED3 (GREEN) - indicates that CPU is running

**LED4** (RED) - shows parity error in low byte of a word in local memory

LED5 (RED) - shows parity error in high byte of a word in local memory

LED6 (GREEN) - shows that local memory has been granted to the CPU

LED7 (YELLOW) - shows that local memory has been granted to the ND100 Bus

#### **STRAPS**

```
STR1
                 - no strap => CD to tracer
                           => IDB to tracer
                   strap
STR2-STR12
                 - hardware configuration strap field :
 STR
reserved
print no
                                                      ( \bullet = STRAP )
ECO Level
                                                      \{0 = NO STRAP\}
print version
                      STR
         print no:
                                  3 4:
                                     0 = 3202 (Delilah)
         ECO level:
                      STR
                                  0
                                        0
                                  0
                                        0
                                                      E
                                  0
                                  0
                                                      G
                                  0
                                            0
                                                      М
                                  0
                                  0
                                                      Q
                                            0
                                                      R
                                                      S
                                                      Τ
                                     0
                                            0
                                                      Υ
                                     0
                                                      Z
                                                      BA
                                                      BB
                                           0
                                                      BC
                                                      BD
                                                      BE
                                                      BF
                                                      BG
                                                      BH
```

#### Print version - to be defined

STR13-STR15 - see "CGA TEST MULTIPLEXER"

## TEST POINTS

TP1 TP2-TP6

- INTRQ~ from CGA - see "CGA TEST MULTIPLEXER"

#### DELILAH CGA - TEST MULTIPLEXER

There are a number of nodes within the Delilah CGA which are brought out to test points on the PCB, to allow monitoring of events internal to the gate array. Three jumpers, STR13 - STR15 determine the signals which will appear on test points TP2 - TP6 according to the following table ( $\bullet$  = link IN, blank = no link):

	STF	₹			TP		
15	14	13	2	2 3		5	6
			0	TVEC3	TVEC2	TVEC1	TVECO
		•	DEEP	SC6	SC5	SC4	SC3
	•	0	RESTR	CFETCH	OOD	DZD	LCZ~
	•	•	1 >3	Τ~	P~	COND	UP~
•		235	CRY	SGR	F15	ZF	OVF
•		•	1	XFETCH~	WP~	РТМ	MI
•	•		OSTOP~	WRITE~	CBRK~	IND~	VACC~
•	•	•	1	VEX	LDIRV	CSMREQ	1

## DELILAH IDB SOURCE SELECTION

IDBS (4:0)		EXPLANATION	COMMENTS
0 1 2 3 4 5 6 7	ALU BMG GPR DBR ARG REG STS		CGA (ALU) CGA (ALU) CGA (ALU) CGA (ALU) CGA (ALU) CPU CGA (ALU) OLD MMU
10 11 12 13 14 15 16 17	PEA PES AARG	BYTE SWAP REGISTER PARITY ERROR ADDRESS PARITY ERROR STATUS & ADDRESS	CGA (ALU) CGA (ALU) MEM & BIF MEM & BIF CGA (ALU) CGA (INTR)
20 21 22 23 24 25 26	MAPANS GPR,SEXT PGS CSR	PAGING STATUS REGISTER CACHE STATUS REGISTER PAGING CONTROL REGISTER	IO IO CGA (ALU) CGA (IDBCTL) CPU/MMU/CSR CGA (MAC) IO
30	RCS	CONTROL STORE WORD  Does not directly enable onto IDB e	xcept via
31 32 33 34	PICV	Command RWCS (36.1) PIC VECTOR UNUSED (OLD LBR) UNUSED (OLD PTC) UNUSED (OLD JMPA)	CGA (INTR)
35	RINR PICMASK UART	INSTALLATION NUMBER PIC MASK REGISTER READ UART - In conjunction with Command CEUART (05)	IO CGA (INTR) IO

## DELILAH COMMAND DECODING

											4		
COMMAND	MNEMONIC	S H O R T	S L O W	R T	D T	W R I T E	F E T C H	F 0 R M	M R E Q	L D I R V	D	L D D B R	
0	NONE	*	*										
1	LDPIL	*	*		*				Ç				
2	LDGPR	*	*								*		
3	EWRF	*	*		•								•
4	CLIRQ	*	*				*3					×	œ.
5.0	UART, DATA										×		
5.1	UART, STATUS		54			23		$\mathbf{y}_{i}$	$\tilde{\epsilon}$	2	$\hat{\mathbf{x}}$	$\mathcal{F}$	
5.2	UART, MODE			٠,			2	$\hat{\mathbf{z}}$	2	7		$\overline{\mathbf{x}}$	S
5.3	UART, COMM								2		v.		Ç
6.0			*					ï					
6.1	160	*	*										
6.2	LDPANC		*				0			*	,	4	,
6.3	LDPCR	*	*	4	+	•	c	×					
7.0	SIOC		*	- ·	-			93	20	(4)		7	
7.1	SIOC	*	*		4		ě	Ž,	7.5		÷		S.
7.2	SIOC		*	82				+					
7.3	SIOC	*	*	•							•		÷
10	SLOW		*										
11	EPIC		*						6.	43			
12	SMPID		*		,			e e	4		Vi.	Ŷ.	
13	START		*		٠	٠	*	¢	e i	+1	×	٠,	·
14	STOP	*	*						2				
15	CLRTC	*	*		ु			25	6	7		į,	
16	CLFF	*	*										
17	LDLC	*	*			٠		60	100		98 36	*	

\*

.

	COMMAND	MNEMONIC	H 0	S L O W			R I	F E T C H	0 R	R E	D I R	L D G P R	D D B				
85	20.0 20.1 20.2 20.3	LDSEG LDIRV	*	* * *		•					· ·						
Ģ	21.0 21.1 21.2 21.3	WCHIM SSEMA CCLR LDEXM	*	* * * *													
	22.0 22.1 22.2 22.3	IREAD, PT IREAD, APT MAP CNEXT, NWP		* * *	* .				*		*	*	* * . *	•			
	23.0 23.1 23.2 23.3	CJMP,F15 CJMP,NF15 CJMP,F=0 CJMP,NF=0	8			·		*	* * *	* = *	* * *		* * *	*		e o	
	24.0 24.1 24.2 24.3	CNEXT,SGR CNEXT,NSGR CNEXT,CRY CNEXT,NCRY		* * *	* * *			*	* * *	* *	* * *		* * *	· ·			
	25.0 25.1 25.2 25.3	CNEXT,F15 CNEXT,NF15 CNEXT,F=0 CNEXT,NF=0		* * *	* * *	· :		*	* * *	*	* * *		* * *				,
0	26.0 26.1 26.2 26.3	JMP,* JMP,B JMP,I JMP,X		* * * *	* * * *			*	* * *	*	* * *		* * *				
	27.0 27.1 27.2 27.3	JMP,XB JMP,XI (,B)	· -	* * *	* * *			*	* * *	*	* * *		* * *				

30

COMMAND	MNEMONIC	H 0	L	Τ	T	R I T	E T	0 R M	M R E Q	D I R		D D B			
30.1 30.2	AREAD,* AREAD,B AREAD,I (,B) AREAD,X		*	*	*				*		*	* * *			
31.1 31.2	AREAD, XB AREAD, XI (,B) AREAD, NEXT		* * *	*	*				*		•	* * *			
32.0 32.1 32.2 32.3	AWRITE,* AWRITE,B AWRITE,I (,B) AWRITE,X		* * *		* * * *	* * * *			* * *						
33.1 33.2	AWRITE,XB AWRITE,XI (,B AWRITE,HOLD AWRITE,NEXT	) .	*		*	*			* *			•	•		
34.1 34.2	READ,PT READ,APT READ,HOLD EXAMINE		*	*	*				*			* * *			
35 1	WRITE,PT WRITE,APT WRITE,HOLD DEPOSIT		*		*	*			*	1	8		Ç.		
36.0 36.1 36.2 36.3	ADCS (LWCA) RWCS MACL XSLOW	9 9 9	* .						: : :				*		
37.0 37.1 37.2 37.3	IDENT IOX	*	* * * *								•	*			

.

#### DELILAH - LA SOURCE

	SHA	NDOW		SHADOW									
LA	REX	SEX	EX	PEX	POF	EΣ	ζ	SEX-F	VEX				
						PT	APT	PT	APT	¥.			
23 22	0	0	00	SEG7 SEG6	0	0	0	0	0	0			
21 20	0	0	0	SEG5 SEG4	0	0	0	0	0	SEG5 SEG4			
19 18	0	0	A <u>10</u> A9	SEG3 SEG2	0	PCR14 PCR13	PCR10 PCR9	0	0	SEG3 SEG2			
17 16	A7 A6	A8 A7	A8 A7	SEG1 SEG0	0	PCR12 PCR11	PCR8 PCR7	PCR10 PCR9	PCR8 PCR7	XPT1 XPT0			
15 14 13 12 11 10	A5 A4 A3 A2 A1 A0	A6 A5 A4 A3 A2 A1	A6 A5 A4 A3 A2 A1	A15 A14 A13 A12 A11 A10	•	S	AME	· ·		A15 A14 A13 A12 A11 A10			
98 76 54 32 1 0	A9 A8 A7 A6 A5 A4 A3 A2 A1				S A	ΜE				A9 A8 A7 A6 A5 A4 A3 A2 A1			

#### DELILAH TRAP SYSTEM

PRIORITY	VECT	T T R R A A	A C	R I I I N	E T C	N T R	AS NT EC	PPP TTT 111	TT 11	TT 10	CC RR 10	TRAP	V I E O L L
1	0001	хх	1 2	ΚX	х	х	X >	000	XX	XX		PGF	
2	0010	X X X X	1 2	K 1	X 1	X X	X X X X	00X X	XX XX	XX XX	XX XX	WPV IPV FPV RPV	1 1
		ХХ	1 7	X X	X	X	ΧZ	XXX XXX	XX XX	X1 11	00 X0	RV RV RV	1 0 1 0
3	0101	хх	1 :	ı x	Х	Х	XΣ					WIP	
6	0100	хх	1 2	хх	X	X	X X	xxx	хо	XX	XX	PGU	2 0
8	0011	ХХ	1 2	ХХ	1	X	X X	XX1	XX	00	X1	RD RD RD	2 0
12 13													
14	1110	хх	X Z	хх	1	1	1 (	xxx	xx	XX	XX	PAN	3 0
15	1111	хх	X Z	хх	1	1	0 2	XXX	XX	XX	XX	MAC	3 0

VTRP = Spare Trap when VACC

FTRP = Spare Trap when FETCH \* VACC (see note below)

Priority: Level 1 > Level 2 > Level 3 (Level 3 = /Level 1 \* /Level 2)

#### NOTE:

If a PANel or MACro interrupt is pending when a FETCH is executed, VACC will be suppressed. This will result in the suppression of all other traps (which are dependant on VACC) until the MACro or PANel interrupt has been processed.