```
// RAM
  // RAM:0000-RAM:0fff
 * MC68705U3 - 8-Bit EPROM Microcontroller Unit
  * The MC68705U3 (HMOS) Microcontroller Unit (MCU) is an E... *
  * The user programmable EPROM allows 'program changes and... *
  * This low cost MCU has parallel I/O capability with pins... *
 * • Internal 8-Bit Timer with 7-Bit Programmable Prescaler
  * • On-chip Oscillator
 * • Memory Mapped 1/0
 \star \,\bullet Versatile Interrupt Handling
 \star • Bit Manipulation
 * • Bit Test and Branch Instruction
 * • Vectored Interrupts
 * • Bootstrap Program in ROM
 * • 112 Bytes of RAM
 * • 3776 Bytes of EPROM
 * • 24110 Pins
 PORT A I/O Lines
 Connected to bus PA(7:0) for READ/WRITE.
 PA(7:0) will output signals to IDB(7:0) via CHIP 3B if EPANS ...
PORTA
                                                     XREF[48]: Clock_PB3_RMM_Return_Port_A:09bf.
                                                                    Write_RegA_To_PortA_And_Latch_to.
                                                                    WriteDateBytesToPortA_LatchToIDB.
WriteDateBytesToPortA_LatchToIDB.
                                                                    WriteDateBytesToPortA_LatchToIDB.
                                                                    {\tt WriteDateBytesToPortA\_LatchToIDB.}
                                                                    {\tt WriteDateBytesToPortA\_LatchToIDB.}
                                                                    WriteDateBytesToPortA_LatchToIDR.
WriteDateBytesToPortA_LatchToIDR.
                                                                    {\tt WriteDateBytesToPortA\_LatchToIDR.}
                                                                    {\tt WriteDateBytesToPortA\_LatchToIDB.}
                                                                    WriteDateBytesToPortA_LatchToIDB.
                                                                    WriteDateBytesToPortA_LatchToIDB.
                                                                    WriteDateBytesToPortA_LatchToIDB.
                                                                    {\tt WriteDateBytesToPortA\_LatchToIDB.}
                                                                    {\tt WriteDateBytesToPortA\_LatchToIDR.}
                                                                    WriteDateBytesToPortA LatchToIDB.
                                                                    WriteDateBytesToPortA_LatchToIDB.
                                                                    WriteDateBytesToPortA_LatchToIDB.
                                                                    \texttt{RTC\_Initialize\_Maybe:0ac6(W),}
```

[more]

0000 00

```
PORT B I/O Lines
                   PBO = /WMM (clock signal to latch PA(7:0) data on chip 32B / ...
                   PB1 = /WRCLK (connected to MM58247 RTC pin 3 /WD)
                   PB2 = /ROCLK (connected to MM58247 RTC pin 2 /RD)
                   \label{eq:pb3} \begin{array}{l} \mbox{PB3 = /RMM (signal to somewhere(?) on the CPU board)} \\ \mbox{PB4 = STAT3} \end{array}
                   PB5 = STAT4
                   PB6 = READ (IDB:13)
                   PB7 = STAT7 => INVERTED TO PRES (IDB:15) <= PRESENT SIGNAL if...
                 PORTB
                                                                           XREF[77]: RESET:012c(W), RESET:0153(RW),
                                                                                          RESET: 0155(RW), RESET: 0195(RW),
                                                                                          Output_Current_Date_Port_A_Maybe.
                                                                                          Output_Current_Date_Port_A_Maybe.
                                                                                          Output_Current_Date_Port_A_Maybe.
                                                                                          Output_Current_Date_Port_A_Maybe.
Output Current Date Port A Maybe.
                                                                                          Clock_PB3_RMM_Return_Port_A:09bd.
                                                                                           Clock_PB3_RMM_Return_Port_A:09c1.
                                                                                          Write_RegA_To_PortA_And_Latch_to.
Write_RegA_To_PortA_And_Latch_to.
                                                                                           WriteDateBytesToPortA_LatchToIDE.
                                                                                           {\tt WriteDateBytesToPortA\_LatchToIDB.}
                                                                                           {\tt WriteDateBytesToPortA\_LatchToIDB.}
                                                                                           {\tt WriteDateBytesToPortA\_LatchToIDB}.
                                                                                          WriteDateBytesToPortA_LatchToIDB.
WriteDateBytesToPortA_LatchToIDB.
                                                                                           WriteDateBytesToPortA_LatchToIDB.
                                                                                           [more]
0001 00
                                  0h
                   PORT C I/O Lines
                   STAT 0-4 goew to IDB(8:11)
                   PC0 = STATO
                   PC2 = STAT2
                   DISP1-5 is to control display ? Goes to bus /DP(5:1) via inve...
                   PC3 = DISP1
                   PC4 = DISP2
                   PC5 = DISP3
                   PC6 = DISP4
                   PC7 = DISP5
                 PORTC
                                                                           XREF[13]: RESET:0134(W).
                                                                                          Read_Write_Port_C:04a7(R),
                                                                                           Read_Write_Port_C:04b0(W),
                                                                                           {\tt Read\_Write\_Port\_C:04b2(W)}\,,
                                                                                          Read_Write_Port_C:04b6(W),
                                                                                           Read_Write_Port_C:04b8(RW),
                                                                                           Read_Write_Port_C:04be(W),
                                                                                           Read_Write_Port_C:04c0(RW),
                                                                                          Read_Write_Port_C:04cc(W),
Read_Write_Port_C:04ce(RW),
Read_Write_Port_C:04d5(W),
                                                                                           Output_Current_Date_Port_A_Maybe.
                                                                                           Output_Current_Date_Port_A_Maybe.
0002 00
                     db
                                   0h
```

```
PORT D *INPUT* lines
                PIN PD6 can be /INT2
                PD0 = PCR0
                PD1 = PCR1
                PD2 = PONI
                PD3 = IONI
                PD5 = LEV0 (Level 0. Meaning CPU inactive)
                PD6 = HIGH (To avoid external interrupt to be triggered)
                PD7 = /EMP
               PORTD
                                                                 XREF[5]:
                                                                             RESET:0158(R), RESET:01a2(R),
                                                                              Read_Port_D:09af(R),
                                                                              Read_Port_D:09b4(R),
                                                                              Read_Port_D_Update_CLR:09d4(R)
0003 00
                   db
                                0h
              DDRA
                                                                 XREF[8]:
                                                                              Read_Bytes_from_Port_A:0643(W),
                                                                              Write_RegA_To_PortA_And_Latch_to.
Write_RegA_To_PortA_And_Latch_to.
                                                                              WriteDateBytesToPortA_LatchToIDB.
                                                                              WriteDateBytesToPortA_LatchToIDB.
                                                                              {\tt RTC\_Initialize\_Maybe:0ac2(W)}\, ,
                                                                              RTC Initialize Maybe: 0bdb(W)
0004 00
                  db
                                0h
              DDRB
                                                                 XREF[2]:
                                                                              RESET: 0130(W),
                                                                              Read_Bytes_from_Port_A:0645(W)
0005 00
                    db
                                0h
              DDRC
                                                                 XREF[2]:
                                                                              RESET: 0138(W),
                                                                              Read_Bytes_from_Port_A:0647(W)
0006 00
                    db
                                0h
              DDRD
                                                                 XREF[1]: RESET:013a(W)
0007 00
                                0h
                                                                 XREF[3]: RESET: 0145(W), RESET: 0197(R),
                TDR Timer Data Register
                                                                             TIMER_INTERRUPT:08ca(W)
0008 00
                Timer Control Register Bits
                \mbox{b7} - \mbox{TIR} - \mbox{Timer} Interrupt Request Status (Set to 1 when time...
                b6 - TIM - Timer Interrupt MASK (1=Interrupt inhibited, 0=Int...
                b5 - TIN - Timer Input Select (1=External clock, 0=Internal c...
                b4 - TIE - Timer External Input Enable (1=Enable external tim...
                b3- PSC - Prescaler Clear (Write only. Writing 1 resets the p...
                b2 - PS2 - Prescaler select 2
                b1 - PS1 - Prescaler select 1
                b0 - PS0 - Prescaler select 0
                PS2 PS1 PS0 - Divide by
                                  128
                TCR_Timer_Control_Register
                                                                              Read_Bytes_from_Port_A:063d(W),
                                                                              TIMER_INTERRUPT:08cc(RW)
0009 00
                             0h
                  db
              ^MR_Misc_register
                                                                 XREF[2]: RESET:0149(W),
                                                                              Read_Bytes_from_Port_A:0639(W)
000a 00
                    db
                              0h
                                                                XREF[1]: Read_Bytes_from_Port_A:0641(W)
                PCR_Program_Control_Register
000b 00
                NOT USED MEMORY 0x00C-0x00F
000c 00
000d 00
                                0h
000e 00
                    db
                                0h
000f 00
                    db
                                0h
```

	0x010 RAM ST. 0x07F RAM EN: RAM_0010	ART (112 bytes)	XREF[5]:	Intialize_Ram_52_59_From_0xD22_a. Read_Bytes_from_Port_A:053dW), Read_Bytes_from_Port_A:0603W), Read_Bytes_from_Port_A:0618W),
0010 00	db	0h		Read_Port_D:09ad(W)
	RAM_0011		XREF[6]:	Intialize_Ram_52_59_From_0xD22_a. Read_Bytes_from_Port_A:0543W), Read_Bytes_from_Port_A:0568W), Read_Bytes_from_Port_A:05fdW), Read_Bytes_from_Port_A:0613W), Read_Bytes_from_Port_A:0613W),
0011 00	db	0h		
0012 00	RAM_0012	0h	XREF[7]:	Intialize_Ram_52_59_From_0xD22_a. Read_Bytes_from_Port_A:0558(W), Read_Bytes_from_Port_A:056d(W), Read_Bytes_from_Port_A:056d(W), Read_Bytes_from_Port_A:05b2(W), Read_Bytes_from_Port_A:05f1(W), Read_Bytes_from_Port_A:0622(W))
0013 00	RAM_0013	0h	XREF[7]:	Intialize Ram 52 59 From 0xD22 a. Read Bytes_from_Port_A:0556W), Read Bytes_from_Port_A:055fW), Read Bytes_from_Port_A:0570W), Read_Bytes_from_Port_A:05bdW), Read_Bytes_from_Port_A:05bdW), Read_Bytes_from_Port_A:05bdW),
	RAM_0014		XREF[6]:	Something RAM_0052_0059:025fR), Something RAM_0052_0059:026dR), Something RAM_0052_0059:027hR), Read_Bytes_from_Port_A:051eW), Read_Bytes_from_Port_A:0589W), Read_Bytes_from_Port_A:05d0W)
0014 00	db	0h		
0015 00	RAM_0015	0h	XREF[8]:	Something_RAM_0052_0059:023(R), Something_RAM_0052_0059:024(R), Something_RAM_0052_0059:024dR), Something_RAM_0052_0059:025dR), Something_RAM_0052_0059:025dR), Read_Bytes_from_Port_A:0528W), Read_Bytes_from_Port_A:0587W), Read_Bytes_from_Port_A:05cdW)
0016 00	RAM_0016		XREF[11]:	Something_RAM_0052_0059:0213R), Something_RAM_0052_0059:021fR), Something_RAM_0052_0059:022dR), Something_RAM_0052_0059:02adR), Something_PortC:03ff(R), Something_PortC:041dR), Something_PortC:041dR), Read_Bytes_from_Port_A:0523W), Read_Bytes_from_Port_A:0523W), Read_Bytes_from_Port_A:0502W), Something_Ram_17_18:0670(R)
0016 00	db	0h		
0017 00	RAM_0017	0h	XREF[13]:	Something_PortC:03a9(R), Something_PortC:03b9(R), Something_PortC:03b9(R), Something_PortC:03d9(R), Something_PortC:03d9(R), Something_PortC:03d9(R), Something_PortC:045a(R), Read_Bytes_from_Port_A:0532W), Read_Bytes_from_Port_A:057dW), Read_Bytes_from_Port_A:057dW), Read_Bytes_from_Port_A:059dW), Something_Ram_17_18:067kPRW), Something_Ram_17_18:0684(RW), Something_Ram_17_18:0684(RW)

```
RAM_0018
                                                                                XREF[12]: Something_PortC:038c(R),
                                                                                                Something_PortC:0398(R),
                                                                                                Something_PortC:03a7(R),
                                                                                                Something_PortC:043c(R),
                                                                                                Read_Bytes_from_Port_A:052d(W),
                                                                                                Read_Bytes_from_Port_A:0578(W),
                                                                                                Read_Bytes_from_Port_A:0597(W),
Read_Bytes_from_Port_A:05d5(W),
Something_Ram_17_18:067d(RW),
                                                                                                Something_Ram_17_18:0682(R),
Something_Ram_17_18:0689(W),
                                                                                                Something_Ram_17_18:068c(RW)
0018 00
                    PortD_PONI_IONI_bit_4_5_Ring_3_0
                                                                                XREF[7]:
                                                                                                Read_Bytes_from_Port_A:05ad(R),
                                                                                                Read_Bytes_from_Port_A:05b4(R),
                                                                                                PortD_Update_PONI_IONI_bits:06b2.
PortD_Update_PONI_IONI_bits:06bb.
                                                                                                Read_Port_D_Update_CLR:09dd(W),
                                                                                                Read_Port_D_Update_CLR:09eb(W)
Read_Port_D_Update_CLR:09eb(W)
0019 00
                         db
                                        0h
                    RAM_001a
                                                                                XREF[5]:
                                                                                                RESET: 014c(W),
                                                                                                Read_Bytes_from_Port_A:053e(R),
                                                                                                Read_Bytes_from_Port_A:0545(R),
Read_Bytes_from_Port_A:054c(R),
                                                                                                Read_Bytes_from_Port_A:060b(W)
001a 00
                         db
                                        0h
                                                                                                Something_RAM_0052_0059:01ed(R),
Something_RAM_0052_0059:01f0(R),
                    RAM 001b
                                                                                XREF[22]:
                                                                                                Something_RAM_0052_0059:0202(R),
                                                                                                {\tt Something\_RAM\_0052\_0059:029b(R),}
                                                                                                {\tt Something\_PortC:037b(R),}
                                                                                                Something_PortC:03d6(R),
Read_Bytes_from_Port_A:0534(RW),
                                                                                                Read_Bytes_from_Port_A:0536(RW),
                                                                                                {\tt Read\_Bytes\_from\_Port\_A:0538(RW)}\,,
                                                                                                Read_Bytes_from_Port_A:058b(RW),
Read_Bytes_from_Port_A:058d(RW),
                                                                                                Read_Bytes_from_Port_A:058f(RW),
                                                                                                {\tt Read\_Bytes\_from\_Port\_A:059e(RW)}\;\text{,}
                                                                                                {\tt Read\_Bytes\_from\_Port\_A:05a0(RW)}\,,
                                                                                                {\tt Read\_Bytes\_from\_Port\_A:05a2(RW)}\;\text{,}
                                                                                                Read_Bytes_from_Port_A:05c3(RW),
                                                                                                Read_Bytes_from_Port_A:05c5(RW),
                                                                                                {\tt Read\_Bytes\_from\_Port\_A:05c7(RW)}\;\text{,}
                                                                                                Read_Bytes_from_Port_A:064qRW),
Read_Bytes_from_Port_A:0652(RW),
                                                                                                [more]
001b 00
                         db
                                        0h
                    RAM 001c
                                                                                XREF[10]:
                                                                                                Read Bytes from Port A:04db(W),
                                                                                                Read_Bytes_from_Port_A:04dd(R),
                                                                                                Read_Bytes_from_Port_A:04e3(R),
                                                                                                {\tt Output\_Current\_Date\_Port\_A\_Mayb} \textbf{a.}
                                                                                                {\tt Output\_Current\_Date\_Port\_A\_Mayb} \bullet .
                                                                                                Output_Current_Date_Port_A_Maybe.
                                                                                                Output_Current_Date_Port_A_Maybe.
                                                                                                Output_Current_Date_Port_A_Maybe.
                                                                                                Output_Current_Date_Port_A_Maybe.
                                                                                                Output_Current_Date_Port_A_Maybe.
001c 00
                         db
                    RAM_001d
                                                                                 XREF[10]:
                                                                                                Something_RAM_0052_0059:01f9(R),
                                                                                                {\tt Something\_PortC:037e(R),}
                                                                                                Read_Bytes_from_Port_A:04ed(R),
                                                                                                Read_Bytes_from_Port_A:05a6(W),
                                                                                                Read_Bytes_from_Port_A:062a(W),
                                                                                                Read_Bytes_from_Port_A:0654(R),
                                                                                                {\tt Read\_Bytes\_from\_Port\_A:0662(R)}\,,
                                                                                                Read Bytes from Port A:0666(W),
                                                                                                SomeLogic_From_RAM_001D_store_00.
                                                                                                SomeLogic_From_RAM_001D_store_00.
001d 00
                         db
                                       0h
```

	_			
	RAM_001e		XREF[7]:	Read_Bytes_from_Port_A:05adW), Read_Bytes_from_Port_A:062fW), Read_Bytes_from_Port_A:0654RW), Read_Bytes_from_Port_A:065dRW), Read_Bytes_from_Port_A:065dR), Read_Bytes_from_Port_A:0660W), Something_Ram_17_18:0674R)
001e 00	db	0h		
001f 00	counter_wait	_pd7_signal_EMP_n 0h	XREF[2]:	RESET:0150(W), RESET:015b(RW)
	BYTE_0020		XREF[15]:	Something_RAM_0052_0059:0323R), Something_RAM_0052_0059:0348R), CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Something_Dest_0x48_0x4f:00. Something_RAM_20_25:093KRW), WriteDateBytesToPortA_LatchToIDE. RTC_Initialize_Maybe:0affR), RTC_Initialize_Maybe:0affR), RTC_Initialize_Maybe:0affR),
0020 00	db	0h		NIO_INICIALIZE_IM;ZC.OZOI(")
	BYTE_0021		XREF[14]:	Something_RAM_0052_0059:035dR), Something_RAM_0052_0059:036dR), CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. Calc_Something_Dest_0x48_0x4f:08. Something_RAM_20_25:0917(R), Something_RAM_20_25:0933(R), Something_RAM_20_25:0933(R), Something_RAM_20_25:0933(R), ROMETHING_RAM_20_25:0930(R), RTC_Initialize_Maybe:0b0f(M), RTC_Initialize_Maybe:0b26(R), RTC_Initialize_Maybe:0b26(R), RTC_Initialize_Maybe:0b26(R),
0021 00	db	0h		
0022 00	BYTE_0022	0h	XREF[9]:	CopyData_In_Ram_Dest_0x46_0x4e:0. Calc_Something_Dest_0x48_0x4f:08. Something_RAM_20_25:092%(RW), Something_RAM_20_25:092%(R), Something_RAM_20_25:092d(W), WriteDateBytesToPortA_LatchToIDE. RTC_Initialize_Maybe:0b36(W), RTC_Initialize_Maybe:0b4f(W), RTC_Initialize_Maybe:0b4f(W)
	BYTE 0023		XREF[10]:	CopyData_In_Ram_Dest_0x46_0x4e:Q.
0023 00	db	0 h		CopyData_In_Ram_Dest_0x46_0x4e: 0. Calc_Something_Dest_0x48_0x4f: 08. Something_RAM_20_25:090fRwW), Something_RAM_20_25:091fRW), Something_RAM_20_25:091W), WriteDateBytesToPortA_LatchToIDB. RTC_Initialize_Maybe: 0b5dW), RTC_Initialize_Maybe: 0b7dRN, RTC_Initialize_Maybe: 0b7dRN)
0020 00		***		
0024 00	BYTE_0024	0h	XREF[12]:	Something_RAM_0052_0059:0:2efR), Something_RAM_0052_0059:0:302R), CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x48_0x4f:0. Calc_Something_Dest_0x48_0x4f:0. Something_RAM_20_25:0907RM), Something_RAM_20_25:0907RM), Something_RAM_20_25:0907RM), WriteDateBytesToPortA_LatchToIDE. RTC_Initialize_Maybe:0b94R), RTC_Initialize_Maybe:0b94R), RTC_Initialize_Maybe:0b9dW)

	_			
0025 00	BYTE_0025	0h	XREF[13]:	Something_RAM_0052_0059:02effR), Something_RAM_0052_0059:0302R), CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. Calc_Something_Dest_0x48_0x4f:00. Something_RAM_20_25:08fk[RW), Something_RAM_20_25:08fk[RW), Something_RAM_20_25:0901(W), WriteDateBytesToPortA_LatchToIDB. WriteDateBytesToPortA_LatchToIDB. RTC_Initialize_Maybe:0bakW), RTC_Initialize_Maybe:0bc4R), RTC_Initialize_Maybe:0bc4W)
0020 00		011		
	BYTE_0026		XREF[16]:	CopyData In Ram Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Ram_20_25:092(R), Something_Ram_20_25:093(R), Something_Ram_20_25:093(R), Something_Ram_20_25:093(R), Something_Ram_20_25:094(W), WriteDateBytesToPortA_LatchToIDB. RTC_Initialize_Maybe:0ada(W)
0026 00	db	0h		RIC_INICIALIZE_Maybe: Uada(W)
0020 00	db	0h		
0027 00	db	0h		
0028 00	db	0h		
0029 00 002a 00	db	0h		
002b 00	db	0h		
002c 00	db	0h		
002d 00	db	0h		
002e 00	db	0h		
002f 00	db	0h		
0030 00	db	0h		
0031 00	db	0h		
0032 00	db	0h		
0033 00	db	0h		
0034 00	db	0h		
0035 00	db	0h		
0036 00	db	0h		
0037 00	db	0h		
0038 00	db	0h		
0039 00	db	0h		
003a 00	db	0h		
003b 00	db	0h		
003c 00	db	0h		
003d 00	db	0h		
003e 00	db	0h		
003f 00	db	0h		
0040 00	db	0h		
0041 00	db	0h		
0042 00	db	0h		
	BYTE_0043		XREF[1]:	Read_Write_Port_C:04bc(R)
0043 00	db	0h		
	DUMP 0044		WDDD(11	D 1 77 11 D 1 G 041 (D)
0044.00	BYTE_0044	0.1	XREF[1]:	Read_Write_Port_C:04bd(R)
0044 00	db	0h		
	BYTE_0045		XREF[3]:	RESET:0166(W), Read_Write_Port_C:04b4(R), Read_Write_Port_C:04c8(R)
0045 00	db	0h		
0046 00	PortC_ValueTol	Write Oh	XREF[5]:	RESET:0166(W), Something_RAM_050_051:0496(R), Something_RAM_050_051:0498(W), Read_Write_Port_C:04ak(R), Read_Write_Port_C:04c8(R)
	BYTE_0047		XREF[3]:	CopyData_In_Ram_Dest_0x46_0x4e:0. Calc_Something_Dest_0x48_0x4f:08.
0047 00	db	0h		Calc_Something_Dest_0x48_0x4f:0&.

0048		BYTE_0048	0h	XREF[4]:	CopyData_In_Ram_Dest_0x46_0x4e:0. Calc_Something_Dest_0x48_0x4f:08. Calc_Something_Dest_0x48_0x4f:08. Calc_Something_Dest_0x48_0x4f:08.
		BYTE_0049		XREF[2]:	CopyData_In_Ram_Dest_0x46_0x4e:Q.
0049	00	db	0h		Calc_Something_Dest_0x48_0x4f:0&.
		BYTE 004a		XREF[2]:	CopyData In Ram Dest 0x46 0x4e:0.
004a		db	0h	ARDE [2].	Calc_Something_Dest_0x48_0x4f:08.
004a			on		
		BYTE_004b		XREF[17]:	RESET:0170(W), RESET:017e(W), RESET:018c(W), Something_RAM_050_051:048a(R), CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. CopyData_In_Ram_Dest_0x46_0x4e:0. Calc_Something_Dest_0x48_0x4f:08. Calc_Something_Dest_0x48_0x4f:08. Calc_Something_Dest_0x48_0x4f:08. Calc_Something_Dest_0x48_0x4f:08. Calc_Something_Dest_0x48_0x4f:08. Calc_Something_Dest_0x48_0x4f:08. Calc_Something_Dest_0x48_0x4f:08.
004b	00	db	0h		- 2
004c		BYTE_004c	0h	XREF[24]:	RESET:0174(W), RESET:0182(W), RESET:0190(W), Something_RAM_050_051:0490(R), CopyData_In_Ram_Dest_0x46_0x4e:0. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00. Calc_Something_Dest_0x48_0x4f:00.
0040					
		BYTE_004d		XREF[29]:	CopyData In Ram Dest 0x46 0x4e: 0. CopyData In Ram Dest 0x48 0x4f: 0. Calc Something Dest 0x48 0x4f: 0. [more]
004d	1 00	db	0h		

 	00_000.5.	• •		
	BYTE_004e		XREF[31]:	CopyData_In_Ram_Dest_0x46_0x4e: 0.
004e 00	db	0h		[more]
004f 00	BYTE_004f	Oh	XREF[11]:	Something_RAM_0052_0059:02e9W), Something_RAM_0052_0059:02efR), Something_RAM_0052_0059:030efR), Something_RAM_0052_0059:031efR), Something_RAM_0052_0059:0314fRW), Something_RAM_050_051:0494fRW), Something_RAM_050_051:0494fRW), Something_RAM_050_051:0494fRW), Calc_Something_Dest_0x48_0x4f:08. Calc_Something_Dest_0x48_0x4f:08. Calc_Something_Dest_0x48_0x4f:08.
	BYTE_0050		XREF[2]:	Something_RAM_050_051:0483(W),
0050 00	db	0h		Something_RAM_050_051:049c(RW)
0030 00	αb	011		
	RAM_0051		XREF[20]:	Something_RAM_0052_0059:02bQW), Something_RAM_0052_0059:02bdR), Something_RAM_0052_0059:02c4RW), Something_RAM_0052_0059:02c4RW), Something_RAM_0052_0059:02c4RW), Something_RAM_0052_0059:02cdW), Something_RAM_0052_0059:02cdW), Something_RAM_0052_0059:03cdR), Something_RAM_0052_0059:030QR), Something_RAM_0052_0059:031dRW), Something_RAM_0052_0059:031dRW), Something_PAM_0052_0059:031dRW), Something_POTC:044cdW), Something_POTC:045cRW), Something_RAM_050_051:04aCRW), Something_RAM_050_051:04aCRW), Something_RAM_050_051:04aCRW), Something_RAM_050_051:04aCRW),
0051 00	db	0h		
0050.00	BYTE_0052		XREF[37]:	Intialize Ram 52 59 From 0xD22 a. Something RAM 0052 0059:0289W), Something RAM 0052 0059:0281W), Something RAM 0052 0059:032kW), Something RAM 0052 0059:0335W), Something PortC:0308WW), Something PortC:0308WW), Something PortC:0429W), CopyData In Ram Dest 0x46 0x4e:0. Calc Something Dest 0x48 0x4f:08. RTC Initialize Maybe:0afaW), RTC Initialize Maybe:0afaW), RTC Initialize Maybe:0b24R), [more]
0052 00	db	0h		

	BYTE_0053		XREF[15]:	Intialize_Ram_52_59_From_0xD22_a. Something_RAM_0052_0059:0279w), Something_RAM_0052_0059:0232w), Something_RAM_0052_0059:0332w), Something_RAM_0052_0059:0339w), Something_PortC:0387w), Something_PortC:0419w), CopyData_In_Ram_Dest_0x46_0x4e:0.
0053 00	db BYTE 0054	0h	XREF[9]:	Intialize_Ram_52_59_From_0xD22_&.
0054 00	db	0h		Something RAM 0052 0059:026kW), Something RAM 0052 0059:02ddW), Something RAM 0052 0059:0346W), Something Portc:03e5(W), Something Portc:03f(R), Something Portc:03f(W), Something Portc:040kW), Something Portc:040kW),
0034 00	BYTE 0055	OII	XREF[11]:	Intialize Ram 52 59 From 0xD22 a.
0055 00	db	0h	ANGE (21).	Something RAM_0052_0059:020eW), Something RAM_0052_0059:025bW), Something RAM_0052_0059:02a7kW), Something RAM_0052_0059:02adkW), Something RAM_0052_0059:032dkW), Something RAM_0052_0059:0355W), Something PartC:03d4(W), Something PortC:03df(R), Something PortC:046eW), Something RAM_050_051:048dfW)
	BYTE_0056		XREF[6]:	Intialize_Ram_52_59_From_0xD22_a.
				Something_RAM_0052_0059:021QW), Something_RAM_0052_0059:024dW), Something_RAM_0052_0059:0312W), Something_RAM_0052_0059:0357W), Something_PortC:03c4(W)
0056 00	db	0h		
0057 00	BYTE_0057	0h	XREF[6]:	Intialize Ram 52 59 From 0xD22 a. Something RAM 0052 0059:023eW), Something RAM 0052 0059:02feW), Something RAM 0052 0059:031dRW), Something RAM 0052 0059:035bW), Something PortC:03b7(W)
0057 00	db	Un		
0058 00	BYTE_00\$8	0h	XREF[9]:	Intialize Ram 52 59 From 0xD22 a. Something RAM 0052 0059:0207W), Something RAM 0052 0059:022dW), Something RAM 0052 0059:022dW), Something RAM 0052 0059:0312W), Something RAM 0052 0059:0369W), Something PortC:03a5W), Something PortC:0450W), Something PortC:0450W), Something RAM 050 051:0486RW)
	BYTE 0059		XREF[10]:	Intialize Ram 52 59 From 0xD22 &.
0059 00	db	0h		Something RAM_0052_0059:0207W), Something RAM_0052_0059:021dW), Something RAM_0052_0059:02bdW), Something RAM_0052_0059:02bdW), Something RAM_0052_0059:031dRW), Something RAM_0052_0059:0378W), Something RAM_0052_0059:0378W), Something PortC:0396W), Something PortC:0450W), Something RAM_050_051:0486RW)

005a 00	PortC_SavedVa	Oh	XREF[18]:	Something_RAM_0052_0059:02adW), Something_RAM_0052_0059:02bdR), Something_RAM_0052_0059:02bdR), Something_RAM_0052_0059:02cdRW), Something_RAM_0052_0059:02cdRW), Something_RAM_0052_0059:02cdRW), Something_RAM_0052_0059:02cdRW), Something_RAM_0052_0059:02cdRW), Something_RAM_0052_0059:02edRW), Something_PortC:043e(W), Something_PortC:045c(RW), Something_PortC:045c(RW), Something_PortC:045c(RW), Something_PortC:045c(RW), Something_PortC:0470c(RW), Something_PortC:0470c(RW), Something_PortC:0470c(RW), Something_PortC:0470c(RW), Read_Write_Port_C:04ag(W), Read_Write_Port_C:04d3(R)
	RAM_005b		XREF[3]:	RESET:011a(W), TIMER_INTERRUPT:08da(RW), TIMER_INTERRUPT:08e3(W)
005b 00	db	0h		_
005c 00	RAM_005c	0h	XREF[3]:	RESET:011e(W), TIMER_INTERRUPT:08e5(RW), TIMER_INTERRUPT:08eb(W)
005d 00	RAM_005D db	0h	XREF[3]:	RESET:0122(W), TIMER_INTERRUPT:08ed(RW), TIMER_INTERRUPT:08f3(W)
	BYTE 005e		XREF[1]:	MoveDatabytes 061 06f:0980(R)
005e 00	db	0h	AREF[1]:	moveDatabytes_001_001:090(R)
	BYTE 005f		XREF[1]:	MoveDatabytes 061 06f:097qR)
005f 00	db	0h		
	BYTE_0060		XREF[3]:	PortD_Update_PONI_IONI_bits:06b&. PortD_Update_PONI_IONI_bits:06b&. MoveDatabytes_061_06f:0978(R)
0060 00	db	0h		
	BYTE_0061		XREF[2]:	MoveDatabytes_061_06f:0974(R), MoveDatabytes 061 06f:0982(W)
0061 00	db	0h		
	BYTE_0062		XREF[2]:	MoveDatabytes_061_06f:0970(R), MoveDatabytes_061_06f:097e(W)
0062 00	db	0h		
	BYTE_0063		XREF[2]:	MoveDatabytes_061_06f:096qR), MoveDatabytes_061_06f:097a(W)
0063 00	db	0h		
	BYTE_0064		XREF[2]:	MoveDatabytes_061_06f:096(R), MoveDatabytes_061_06f:0976(W)
0064 00	db	0h		movebacabyces_001_001:09/dw)
	BYTE_0065		XREF[2]:	MoveDatabytes_061_06f:0964(R), MoveDatabytes_061_06f:0972(W)
0065 00	db	0h		MOVEDACADYCES_UUI_UUI.UJ/ZW)
	BYTE_0066		XREF[2]:	MoveDatabytes_061_06f:0960(R),
0066 00	db	0h		MoveDatabytes_061_06f:096e(W)
	BYTE_0067		XREF[2]:	MoveDatabytes_061_06f:095qR),
0067 00	db	0h		MoveDatabytes_061_06f:096a(W)
	BYTE 0068		XREF[2]:	MoveDatabytes_061_06f:0958(R),
0069 00	_	Ob	(2)	MoveDatabytes_061_06f:0966W)
0068 00	db	0h		
	BYTE_0069		XREF[2]:	MoveDatabytes_061_06f:0954(R), MoveDatabytes_061_06f:0962(W)
0069 00	db	0h		

	.000_000.5	-		
	BYTE_006a		XREF[2]:	MoveDatabytes_061_06f:0950(R),
		21		MoveDatabytes_061_06f:095e(W)
006a 00	db	0h		
	BYTE_006b		XREF[2]:	MoveDatabytes_061_06f:094qR),
	_	-		MoveDatabytes_061_06f:095a(W)
006b 00	db	0h		
	BYTE 006c		XREF[2]:	MoveDatabytes_061_06f:0948(R),
	_			MoveDatabytes_061_06f:0956(W)
006c 00	db	0h		
	BYTE 006d		XREF[1]:	MoveDatabytes 061 06f:0952W)
006d 00	db	0h	(-).	
006e 00	BYTE_006e db	0h	XREF[1]:	MoveDatabytes_061_06f:094e(W)
000e 00	ab	011		
	BYTE_006f		XREF[2]:	PortD_Update_PONI_IONI_bits:06b2.
0066.00	"	01		MoveDatabytes_061_06f:094a(W)
006f 00	db	0h		
	PortD_SavedValu	ie .	XREF[3]:	Read_Port_D_Update_CLR:09d6(W),
				<pre>Read_Port_D_Update_CLR:09de(R),</pre>
0070 00	db	0h		Read_Port_D_Update_CLR:09e1(R)
0070 00	ab	011		
	RAM_0071		XREF[3]:	RESET: 0126(W),
				Read_Port_D:0985(RW),
0071 00	dlb	0h		Read_Port_D:098b(W)
0071 00	ab	011		
	BYTE_0072		XREF[3]:	Read_Port_D:098d(R),
				Read_Port_D:0993(W),
0072 00	db	0h		Read_Port_D:09b2(RW)
	BYTE_0073		XREF[3]:	Read_Port_D:099e(R),
				Read_Port_D:09a4(W), Read Port D:09b7(RW)
0073 00	db	0h		nedd_rore_b.osb/(tm/
0074 00	db	0h		
0075 00 0076 00	db db	0h 0h		
0077 00	db	0h		
0078 00	db	0h		
0079 00	db	0h		
007a 00	db	0h		
007b 00	db "	0h		
007c 00 007d 00	db db	0h 0h		
007e 00	db	0h		
007f 00	db	0h		
	RAM ENDS AT 0x0	07F		
	ROM START AT 0x	0080		
	ENDS AT 0x0FFF			
	BYTE_0080		XREF[2]:	CopyData_In_Ram_Dest_0x46_0x4e:0. Calc_Something_Dest_0x48_0x4f:08.
0080 02	db	2h		care_someching_best_ox40_ox41.ou
	BYTE_0081		XREF[2]:	CopyData_In_Ram_Dest_0x46_0x4e:0.
0081 da	dlo	DAh		Calc_Something_Dest_0x48_0x4f:0&.
	BYTE_0082		XREF[1]:	CopyData_In_Ram_Dest_0x46_0x4e:0.
0082 0e	db	Eh		
	BYTE 0083		XREF[1]:	CopyData In Ram Dest 0x46 0x4e:0.
0083 10	db	10h		
0084 07	db	7h		
0085 bb	db	BBh		
0086 00	db "	0h		
0087 10 0088 20	db	10h 20h		
0088 20	db db	20h 30h		
008a 40	db	40h		
008b 50	db	50h		
008c 60	db	60h		
008d 70	db	70h		
	BYTE 008e		XREF[1]:	RESET: 0113(W)
008e 00	db	0h	ANDE [1];	

008f 10 0090 20 0091 30 0092 40 0093 50 0094 60 0095 70 0096 00 0097 10 0098 20 0099 30 0094 60 0095 70 0096 00 0097 10 0098 20 0091 70 0096 00 0097 10 0002 20 0013 30 0024 40 0035 70 0046 00 0037 10 0046 00 0037 10 0046 00 0047 10 0048 20 0049 30 0049 30 0040 40 0040 50 0040 70 0040 60 0040 70 0040 00 0040 70 0040 00 0040 70 0040 00	db d	10h 20h 30h 40h 50h 60h 70h 10h 20h 30h 40h 50h 60h 70h 00h 10h 20h 30h 40h 50h 60h 10h 50h 60h 50h 60h 50h 60h 70h 00h 10h 20h 10h 20h 10h 20h 10h 20h 10h 20h 10h 50h 60h 10h 10h 20h 10h 10h 10h 20h 10h 10h 10h 10h 10h 10h 10h 10h 10h 1		
0091 30 0092 40 0093 50 0094 60 0095 70 0096 00 0097 10 0098 20 0099 30 0094 40 0095 60 0096 70 0096 00 0097 10 0098 00 0097 10 0098 00 0091 10 0008 20 0001 30 0002 40 0003 50 0004 60 00047 10 0008 20 00047 10 0008 20 00049 30 00040 40 00040 50 00040 50 00040 50 00040 50 00040 60 00040 70 00040 00	db d	30h 40h 50h 60h 70h 0h 10h 20h 30h 40h 50h 60h 70h 0h 10h 10h 10h 10h 10h 10h 30h 40h 50h 40h 50h 60h 70h 0h 10h 10h 10h 10h 10h 10h 10h 10h 10		
0092 40 0093 50 0094 60 0095 70 0096 00 0097 10 0098 20 0099 30 0099 40 0096 60 0097 10 0098 20 0096 10 0090 20 0091 10 0000 20 0001 30 0002 40 0003 50 0004 60 0005 70 0006 00 007 10 0008 20 0007 10 0008 20 0007 10 0008 20 0007 10 0008 20 0007 10 0008 20 0007 10 0008 20 0007 10 0008 20 0009 30 0000 40 0000 50 0000 60 0000 70 0000 60	db d	40h 50h 60h 70h 00h 10h 20h 30h 40h 50h 60h 70h 00h 10h 20h 30h 40h 50h 60h 70h 00h 10h 20h 30h 40h 70h 00h 10h 20h 30h 40h 50h 60h 70h 70h 70h		
0093 50 0094 60 0095 70 0096 00 0097 10 0098 20 0099 30 0094 40 0095 50 0096 60 0096 70 0096 10 0001 30 0002 40 0003 50 0004 60 0005 70 0006 00 0007 10 0006 00 0007 10 0008 20 0009 30 0000 30 0000 40 0000 50 0000 60 0000 70 0000 60 0000 70 0000 60 0000 60 00000 60 00000 60 00000 60 00000 0000 70 00000 00000 00000 00000 60	db d	50h 60h 70h 10h 20h 30h 40h 50h 60h 70h 00h 10h 20h 30h 40h 50h 60h 70h 00h 10h 20h 30h 40h 70h 00h 70h 00h 70h 70h 70h 70h 70h 7		
0094 60 0095 70 0096 00 0097 10 0098 20 0099 30 009a 40 009b 50 009c 60 009f 10 009c 20 00a1 30 00a2 40 00a3 50 00a4 60 00a5 70 00a6 00 00a7 10 00a8 20 00a9 30 00a8 40 00a9 30 00a8 40 00ab 50 00ac 60 00ac 60 00ac 60 00ac 70 00ac 00	db d	60h 70h 0h 10h 20h 30h 40h 50h 60h 70h 0h 10h 20h 30h 40h 10h 50h 60h 70h 0h 10h 50h 60h 70h 0h 10h 10h 20h 30h 40h 50h 60h 70h		
0096 00 0097 10 0098 20 0099 30 0099 40 009b 50 009c 60 009d 70 009e 00 009f 10 00a0 20 00a1 30 00a2 40 00a3 50 00a4 60 00a5 70 00a6 00 00a7 10 00a8 20 00a9 30 00a4 40 00a5 50 00a4 40 00a5 50 00a6 00 00a7 10 00a8 20 00a9 30 00a6 60 00a6 60 00a6 70 00a6 60 00a6 70 00a6 60	db d	0h 10h 20h 30h 40h 50h 60h 70h 10h 20h 30h 40h 50h 60h 70h 0h 10h 20h 30h 40h 50h 60h 70h 0h 10h 20h 30h 40h		
0097 10 0098 20 0099 30 0099 40 009b 50 009c 60 009d 70 009e 10 00a0 20 00a1 30 00a2 40 00a3 50 00a4 60 00a5 70 00a6 00 00a7 10 00a9 30 00a9 30 00a9 40 00a9 30 00a9 40 00a9 50 00a6 60 00a6 70 00a6 60 00a6 70 00a6 60 00ad 70 00a6 00	db d	10h 20h 30h 40h 50h 60h 70h 0h 20h 30h 40h 50h 60h 70h 0h 10h 20h 30h 40h 50h 60h 70h 10h 20h 30h 40h 50h 60h 70h		
0098 20 0099 30 009a 40 009b 50 009c 60 009d 70 009e 10 00a1 30 00a2 40 00a3 50 00a4 60 00a5 70 00a6 00 00a7 10 00a8 20 00a9 30 00a8 40 00a9 30 00a8 40 00ab 50 00ac 60 00ac 60 00ac 70	db d	20h 30h 40h 50h 60h 70h 0h 10h 20h 30h 40h 10h 50h 60h 70h 0h 10h 20h 30h 40h 50h 60h 70h		
0099 30 009a 40 009b 50 009c 60 009c 70 009e 00 009f 10 00a2 40 00a3 50 00a4 60 00a5 70 00a6 00 00a7 10 00a8 20 00a8 20 00a9 30 00a8 40 00ab 50 00ac 60 00ac 60 00ac 00	db d	30h 40h 50h 60h 70h 0h 10h 10h 50h 60h 70h 0h 10h 10h 50h 40h 50h 40h 50h 60h 70h 50h 60h 70h 50h 60h 70h		
009a 40 009b 50 009c 60 009d 70 009e 00 009f 10 00a0 20 00a1 30 00a2 40 00a3 50 00a4 60 00a5 70 00a6 00 00a7 10 00a8 20 00a9 30 00a4 40 00a9 30 00a6 60 00a6 70 00a6 60	db d	40h 50h 60h 70h 00h 10h 20h 30h 60h 70h 00h 10h 20h 30h 40h 50h 60h 70h 00h 20h 30h 40h		
009b 50 009c 60 009d 70 009e 00 009f 10 00a0 20 00a1 30 00a2 40 00a3 50 00a4 60 00a5 70 00a6 00 00a7 10 00a9 30 00a9 30 00a4 40 00ab 50 00ac 60 00ad 70 00ae 00	db d	50h 60h 70h 10h 20h 30h 40h 50h 60h 70h 0 40h 50h 60h 70h 0 40h 50h 60h 70h		
009d 70 009e 00 009f 10 000a0 20 00a1 30 00a2 40 00a3 50 00a4 60 00a5 70 00a6 00 00a7 10 00a8 20 00a8 20 00a9 30 00aa 40 00ab 50 00ac 60 00ad 70 00ae 00	db d	70h 0h 10h 20h 30h 40h 50h 60h 70h 0h 10h 10h 50h 60h 70h 70h 70h 70h 70h 70h 70h 70h		
009e 00 009f 10 00a0 20 00a1 30 00a2 40 00a3 50 00a4 60 00a5 70 00a6 00 00a7 10 00a8 20 00a9 30 00a4 40 00a5 50 00a6 60 00a6 70 00a6 60 00a6 70 00a6 00	db d	0h 10h 20h 30h 40h 50h 60h 70h 0h 10h 20h 30h 40h 50h 60h 70h		
009f 10 00a0 20 00a1 30 00a2 40 00a3 50 00a4 60 00a5 70 00a6 00 00a7 10 00a8 20 00a9 30 00aa 40 00ab 50 00ac 60 00ac 60 00ac 00	db d	10h 20h 30h 40h 50h 60h 70h 0h 10h 20h 30h 40h 50h 60h		
00a0 20 00a1 30 00a2 40 00a3 50 00a4 60 00a5 70 00a6 00 00a7 10 00a8 20 00a9 30 00aa 40 00ab 50 00ad 70 00ae 00	db	20h 30h 40h 50h 60h 70h 0h 10h 20h 30h 40h 50h 60h 70h		
00a1 30 00a2 40 00a3 50 00a4 60 00a5 70 00a6 00 00a7 10 00a8 20 00a9 30 00aa 40 00ab 50 00ac 60 00ac 60 00ac 00	db	30h 40h 50h 60h 70h 0h 10h 20h 30h 40h 50h 60h 70h		
00a2 40 00a3 50 00a4 60 00a5 70 00a6 00 00a7 10 00a8 20 00a9 30 00aa 40 00ab 50 00ac 60 00ad 70	db	40h 50h 60h 70h 0h 10h 20h 30h 40h 50h 60h 70h		
00a4 60 00a5 70 00a6 00 00a7 10 00a8 20 00a9 30 00aa 40 00ab 50 00ac 60 00ad 70	db	60h 70h 0h 10h 20h 30h 40h 50h 60h 70h		
00a5 70 00a6 00 00a7 10 00a8 20 00a9 30 00aa 40 00ab 50 00ac 60 00ad 70 00ae 00	db	70h 0h 10h 20h 30h 40h 50h 60h 70h		
00a6 00 00a7 10 00a8 20 00a9 30 00aa 40 00ab 50 00ac 60 00ad 70 00ae 00	db db db db db db db	0h 10h 20h 30h 40h 50h 60h 70h		
00a7 10 00a8 20 00a9 30 00aa 40 00ab 50 00ac 60 00ad 70 00ae 00	db db db db db db db	10h 20h 30h 40h 50h 60h 70h		
00a8 20 00a9 30 00aa 40 00ab 50 00ac 60 00ad 70 00ae 00	db db db db db db db	20h 30h 40h 50h 60h 70h		
00a9 30 00aa 40 00ab 50 00ac 60 00ad 70 00ae 00	db db db db db db	30h 40h 50h 60h 70h		
00ab 50 00ac 60 00ad 70 00ae 00	db db db db	50h 60h 70h		
00ac 60 00ad 70 00ae 00	db db db	60h 70h		
00ad 70 00ae 00	db db db	70h		
00ae 00	db db			
	db			
00af 10		10h		
00b0 20	db	20h		
00b1 30	db	30h		
00b2 40	db	40h		
00b3 50 00b4 60	db db	50h 60h		
00b4 00 00b5 70	db	70h		
00b6 <mark>00</mark>	db	0h		
00b7 10	db	10h		
00b8 20	db	20h		
00b9 30	db	30h		
00ba 40 00bb 50	db db	40h 50h		
00bc 60	db	60h		
00bd 70	db	70h		
00be <mark>00</mark>	db	0h		
00bf 10	db	10h		
00c0 20	db	20h		
00c1 30 00c2 40	db db	30h 40h		
00c2 40	db	50h		
00c4 60	db	60h		
00c5 70	db	70h		
00c6 00	db	0h		
00c7 10 00c8 20	db db	10h 20h		
00c8 20 00c9 30	db	20h 30h		
00ca 40	db	40h		
00cb 50	db	50h		
00cc 60	db	60h		
00cd 70	db	70h		
00ce 00 00cf 10	db db	0h 10h		
00d0 20	db	10h 20h		
00d0 20 00d1 30	db	30h		
00d2 40	db	40h		
00d3 50	db	50h		
00d4 60	db	60h		
00d5 70 00d6 00	db	70h		
00d6 00 00d7 10	db db	0h 10h		
00d7 10 00d8 20	db	20h		
00d9 30	db	30h		
00da 40	db	40h		
00db 50	db	50h		
00dc 60 00dd 70	db db	60h 70h		
00da 70	db	0h		
00df 10	db	10h		
00e0 20	db	20h		
00e1 30	db	30h		

```
Ghidra - MC68705U3_35C.BIN
             00e2 40
             00e3 <mark>50</mark>
                                   db
                                               50h
            00e4 60
                                   db
                                               60h
            00e5 70
                                   db
                                               70h
             00e6 <mark>00</mark>
                                   db
                                               0h
            00e8 20
                                   db
            00e9 30
                                   db
                                               30h
            00ea 40
                                   db
                                               40h
             00eb 50
                                  db
            00ec 60
            00ed 70
                                   db
                                               70h
            00ee 00
                                   db
                                               Oh
            00ef 10
                                   db
                                               10h
             00f0 <mark>20</mark>
            00f1 30
                                   db
                                               30h
            00f2 40
                                   db
                                               40h
            00f3 50
                                   db
                                               50h
            00f4 60
                                   db
             00f5 70
            00f6 00
                                   db
                                               0h
            00f7 10
                                   db
                                               10h
            00f8 20
                                  db
                                               20h
             00f9 30
             00fa 40
            00fb 50
                                   db
                                               50h
            00fc 60
                                   db
                                               60h
            00fd 70
                                               70h
                                  db
                              RAM_00fe
                                                                                   XREF[9]:
                                                                                                RESET: 013c(W), RESET: 0161(W),
                                                                                                 RESET:016b(\mathbb{W}), RESET:0176(\mathbb{W}),
                                                                                                 RESET: 0179(W), RESET: 0184(W),
                                                                                                 RESET:0187(W), RESET:0192(W),
                                                                                                 RESET:019e(W)
            00fe 00
                                               0h
            00ff 10
                                   db
                                               10h
            0100 20
                                   db
                                               20h
             0101 30
            0102 40
                                   db
                                               40h
            0103 50
                                   db
                                               50h
            0104 60
                                   db
                                               60h
            0105 70
                                   db
                                               70h
             0106 00
            0107 00
                                   db
            0108 00
                                   db
                                               0h
            0109 00
                                  db
                                               0h
            010a <mark>00</mark>
                                   db
             010b <mark>00</mark>
                                   db
            010c 00
                                   db
                                               0h
            010d 00
                                   db
                                               0h
            010e 00
                                   db
            010f <mark>00</mark>
                                                          FUNCTION
                               undefined RESET()
                               A:1 <RETURN>
X:1 bVar2
             undefined
                                                                                            XREF[2]:
                                                                                                          01a5(W), 01a8(W)
             byte
                                               bVar3
                                                                                            XREF[1]:
                                X:1
                                                                                                          01a8(W)
             byte
                               Initial analysis of the code seems to show that this CPU is o...
                               And this chip will respond if the output line /WMM line is lo...
                               I am guessing that this CPU combined with the RTC (Chip 34A, ...
                               In addidition there is some statistics that are output (STAT[...
                               * DISPLAY/DP signals goes to A-BUS which is "Console and Pane...
                               * STAT signals goes to IDB[11:8] and also the STAT[4:3] goes ...
                                It somehow impacts the logic together with LCS_n on the out...
                                {\tt PRQ\_n} \ {\tt goes} \ {\tt to} \ {\tt DGA\_POW} \ {\tt module} \ ({\tt where} \ {\tt it} \ {\tt somehow} \ {\tt impacts} \ {\tt IDB0}...
                                VAL goes to ??
                              RESET
                                                                                  XREF[2]:
                                                                                                Read Bytes from Port A:0649(c),
                                                                                                0ffe(*)
            0110 9c
                                  RSP
            0111 ae 7f
                                  LDX
                                               #0x7f
                              LAB_0113
                                                                                  XREF[1]:
                                                                                                0116(j)
            0113 6f 10
                                               0x10, X=>BYTE_008f
            0115 5a
0116 2a fb
                                   DECX
                                               LAB 0113
                                   BPL
            0118 a6 10
                                   LDA
                                               #0×10
                                               RAM_005b
            011c a6 c8
                                               #0xc8
```

Ghidra - MC68705U3_35C.BIN 011e **b7** 5c RAM_005c 0120 a6 02 T.DA #0x2 0122 b7 5d STA RAM 005D #0x80 0124 a6 80 LDA 0126 b7 71 RAM_0071 STA 0128 3f 04 DDRA 012a a6 2f LDA #0x2f 012c b7 01 STA PORTB 012e a6 ff LDA #0xff 0132 **a6 f8** LDA #0xf8 0134 b7 02 STA PORTC 0136 a6 ff T.DA #0xff 0138 b7 06 STA DDRC 013a 3f 07 RTC_Initialize_Maybe 013c cd 0a c0 JSR Set Timer Control register value 0x35 TIM=0 => Timer Interrupt Enable TIN=1 => Timer Input Select External Clock TIE=1 => Timer External Input Enable PS=101 => Prescaler divide by 32. -- DESIGN INFO --- (migh be wrong, but based on schemas) PANOSC will only oscilate (as a function of RTOSC) when CLOSC $\!\cdots$ PANOSC = RTOSC / 4.RTOSC = 153.6Khz PANOSC = RTOSC/4 = 38400 HZ With prescale divider on 32, the timer interrupt should be $12 \dots$ 68705 CPU is running on 4MHZ, so that means an Timer interrup... 013f a6 35 #0x35 0141 b7 09 STA TCR_Timer_Control_Register 0143 a6 03 LDA #0x3 TDR_Timer_Data_Register 0145 b7 08 STA #0x7f 0147 a6 7f LDA 0149 b7 0a STA MR_Misc_register 014b 9a CLI 014c 3f 1a CLR RAM_001a LAB_014e XREF[2]: 015f(j), 01b1(j) 014e a6 ff 0150 **b7** 1f STA counter_wait_pd7_signal_EMP_n 0152 9b SEI 0153 18 01 BSET 0x4,PORTB BCLR CLI 0155 19 01 0x4, PORTB 0157 9a Wait for signal "/EMP" to go HIGH on port D pin 7. LAB_0158 XREF[1]: 015d(j) 0158 Oe 03 O6 BRSET 0x7, PORTD, LAB_0161 DEC 015b 3a 1f counter_wait_pd7_signal_EMP_n 015d 26 f9 BNE LAB 0158 LAB_014e 015f 20 ed BRA LAB_0161 XREF[2]: 0158(j), 01a2(j) 0161 cd 04 d8 JSR LDX Read Bytes from Port A 0164 ae 1f #0x1f LAB_0166 XREF[1]: 0169(j) 0166 **6f 27** 0x27,X=>PortC_ValueToWrite 0168 <mark>5a</mark> DECX 0169 2a fb LAB 0166 BPL 016b cd 01 b4 Intialize_Ram_52_59_From_0xD22_area 016e a6 40 #0x40 0170 b7 4b STA BYTE_004b 0172 a6 04 T.DA #0×4 0174 b7 4c BYTE 004c STA 0176 cd 04 79 Something RAM 050 051 0179 cd 01 ed JSR Something RAM 0052 0059 017c a6 20 T.DA #0×20 017e b7 4b BYTE 004b STA 0180 a6 02 #0x2 LDA BYTE_004c 0182 b7 4c

0184 cd 04 79

0187 cd 03 7b

018a a6 10

018c b7 4b

018e a6 01 0190 b7 4c

0195 1b 01

0192 cd 04 79

JSR

JSR

LDA

STA

STA

JSR

BCLR

Something_RAM_050_051

Something RAM 050 051

Something_PortC

#0x10 BYTE_004b

BYTE_004c

0x5, PORTB

```
LAB_0197
                                                             XREF[1]: 019b(j)
0197 b6 08
                              TDR_Timer_Data_Register
                   LDA
0199 a1 03
                   CMP
                              #0x3
                              LAB_0197
019b <mark>26 fa</mark>
019d <mark>9b</mark>
019e cd 04 a7
                   JSR
                              Read_Write_Port_C
01a1 9a
                   CLI
01a2 0e 03 bc
                  BRSET
                              0x7, PORTD, LAB 0161
               Wait for 320 Clock Ticks.
01a5 ae 20
                 LDX
               LAB_01a7
                                                             XREF[11: 01af(i)
01a7 <mark>9f</mark>
              LAB_01aa
                                                             XREF[1]: 01ab(j)
                 DECX
01aa <mark>5a</mark>
01ab 26 fd
                              LAB_01aa
01ad 97
01ae <mark>5a</mark>
                  DECX
01af 26 f6
                              LAB_01a7
                  BNE
                             LAB_014e
01b1 cc 01 4e
                   JMP
               * FUNCTION *
               undefined Intialize_Ram_52_59_From_0xD22_ared)
undefined
                               <RETURN>
               Intialize_Ram_52_59_From_0xD22_area XREF[1]: RESET:016b(c)
                 LDX
                             RAM_0013
01b4 be 13
                   ASLX
01b6 58
01b7 d6 0d 22
                              DAT_0d22, X
01ba b7 59
                   STA
                              BYTE_0059
01bc 5c
                  INCX
01bd d6 0d 22
                              DAT_0d22,X
BYTE_0058
                  LDA
01c0 b7 58
                  STA
                              RAM_0012
01c4 58
                   ASLX
01c5 d6 0d 22
                  T.DA
                              DAT_0d22, X
01c8 b7 57
                              BYTE 0057
                  STA
01ca 5c
                   INCX
01cb d6 0d 22
                              DAT_0d22, X
01ce b7 56
                   STA
                              BYTE_0056
01d0 be 11
                  LDX
                              RAM_0011
01d2 58
                  ASLX
01d3 d6 0d 22
                              DAT_0d22,X
01d6 b7 55
                              BYTE_0055
01d8 5c
01d9 d6 0d 22
                   INCX
                              DAT_0d22, X
                   LDA
                              BYTE_0054
01dc b7 54
01de be 10
                              RAM_0010
01e0 58
                  ASLX
01e1 d6 0d 22
                  T.DA
                              DAT 0d22,X
01e4 b7 53
                   STA
                              BYTE 0053
01e6 5c
                   INCX
01e7 d6 0d 22
                              DAT_0d22, X
01ea b7 52
                   STA
                              BYTE_0052
01ec 81
                   RTS
                                       FUNCTION
               undefined Something_RAM_0052_0059()
undefined
                Something_RAM_0052_0059
                  BRCLR
01ed 03 1b 09
                             0x1,RAM_001b,LAB_01f9
01f0 04 1b 03
                   BRSET
                             0x2,RAM_001b,LAB_01f6
LAB_02e7
01f3 cc 02 e7
                   JMP
               LAB_01f6
                                                            XREF[1]:
                                                                         01f0(j)
01f6 cc 03 23
                   JMP
                              LAB_0323
               LAB_01f9
                                                             XREF[1]:
                                                                         01ed(j)
               LDA
AND
01f9 b6 1d
                              RAM_001d
01fb a4 03
                              #0x3
                              LAB_0202
01fd 27 03
                   BEO
01ff cc 02 aa
                  JMP
                              LAB_02aa
               LAB_0202
                                                             XREF[1]:
                                                                         01fd(j)
               BRCLR
0202 07 1b 0e
                              0x3,RAM_001b,LAB_0213
0205 ae 07
                   LDX
                              #0x7
               LAB_0207
0207 6f 52
                              0x52, X=>BYTE_0059
```

```
0209 <mark>5a</mark>
020a <mark>2a fb</mark>
                     BPL
                                LAB_0207
                                #0x8
020c a6 08
                     LDA
                                BYTE_0055
020e b7 55
                     STA
0210 b7 56
                                BYTE_0056
                     STA
0212 81
                                                                  XREF[1]: 0202(j)
                LAB_0213
0213 b6 16
                                RAM_0016
                     LDA
0215 a4 07
0217 ab 10
                                 #0x10
0219 97
                     TAX
021a d6 0c f8
                                DAT_Ocf8,X
BYTE_0059
                     T-DA
021d b7 59
                     STA
021f b6 16
                                RAM_0016
0221 44
                     LSRA
0222 44
                     LSRA
0223 44
                     LSRA
0224 a4 07
                                #0x7
0226 ab 10
                                #0x10
0228 97
                     TAX
0229 d6 0c f8
                                DAT Ocf8,X
                     LDA
022c b7 58
                     STA
                                BYTE_0058
022e be 16
                                RAM_0016
0230 b6 15
                     LDA
                                RAM_0015
0232 58
                     ASTX
0233 49
                     ROLA
0234 58
                     ASLX
0235 49
0236 a4 07
                     AND
                                #0×7
0238 ab 10
                     ADD
                                #0x10
023a 97
                     TAX
023b d6 0c f8
                     LDA
                                DAT_Ocf8,X
023e b7 57
                     STA
                                BYTE_0057
0240 b6 15
                     LDA
                                RAM_0015
0242 44
                     LSRA
0243 a4 07
                     AND
                                #0x7
0245 ab 10
0247 97
                     TAX
0248 d6 0c f8
                     T-DA
                                DAT_Ocf8,X
                                BYTE 0056
024b b7 56
                     STA
024d b6 15
                                RAM_0015
                     LDA
024f 44
0250 44
                     LSRA
0251 44
                     LSRA
0252 44
                     LSRA
0253 a4 07
                     AND
                                 #0x7
0255 ab 10
                     ADD
                                 #0x10
0257 97
                     TAX
0258 d6 0c f8
                                DAT Ocf8,X
                     LDA
025b b7 55
                                BYTE_0055
                     STA
025d be 15
                                RAM_0015
025f b6 14
                     LDA
                                RAM_0014
0261 58
                     ASTX
0262 49
                     ROLA
0263 a4 07
                     AND
                                #0x7
0265 ab 10
                                 #0x10
0267 97
                     TAX
                                DAT_Ocf8,X
BYTE_0054
0268 d6 0c f8
                     LDA
026b b7 54
                     STA
026d b6 14
                                RAM_0014
026f 44
                     LSRA
0270 44
                     LSRA
0271 a4 07
                                #0x7
                     AND
0273 ab 10
                     ADD
                                #0x10
0275 97
0276 d6 0c f8
                     LDA
                                DAT_Ocf8,X
0279 b7 53
                     STA
                                BYTE_0053
RAM 0014
027b b6 14
                     LDA
027d 48
027e 49
                     ROLA
027f 49
                     ROT.A
0280 49
                     ROLA
0281 a4 07
                     AND
                                #0x7
0283 ab 10
                                #0x10
0285 97
                     TAX
0286 d6 0c f8
                                DAT_Ocf8,X
                     LDA
0289 b7 52
                     STA
                                BYTE_0052
028b 5f
                     CLRX
028c a6 77
                     LDA
                LAB_028e
                                                                  XREF[1]: 0299(j)
028e e1 52
                     CMP
                                0x52,X
                                LAB_029b
0292 6f 52
                                0x52,X
```

ura ·	- IVIC	OC	5/	USU	JS_	₋ 35U.	BIIN		
	0294					INCX			
	0295					CPX	#0×7		
	0297					BEQ	LAB_029b		
	0299	20 1	£3			BRA	LAB_028e		
					_	029b		XREF[2]:	0290(j), 0297(j)
	029b		Lb	01		BRSET	0x4,RAM_001b,LAB_029f		
	029e	81				RTS			
						029f		XREF[1]:	029b(j)
	029f					LDA	#0×4f		
	02a1					STA	BYTE_0052		
	02a3					LDA	#0x66		
	02a5					STA	BYTE_0053		
	02a7		55			BSET	0x7,BYTE_0055		
	02a9	81				RTS			
	00					02aa	Day 0016	XREF[1]:	Ulff(J)
	02aa 1					LDA	RAM_0016		
	02ac 1					STA	PortC_SavedValue		
	02ae					LDX	#0x3		
	02b0 1	of 5	οl			STX	RAM_0051		
						001.0		wppp(1)	00 ((1)
	0010					02b2	D 100 D 171 1	XREF[1]:	0206(3)
	02b2 1					LDA	PortC_SavedValue		
	02b4					AND	#0x3		
	02b6)4			ADD	#0×4		
	02b8					TAX			
	02b9			18		LDA	DAT_0cf8,X		
	02bc					LDX	RAM_0051		
	02be					STA	0x56, X=>BYTE_0059		
	02c0					LSR	PortC_SavedValue		
	02c2					LSR	PortC_SavedValue		
	02c4					DEC	RAM_0051		
	02c6					BPL	LAB_02b2		
	02c8					LDA	RAM_0015		
	02ca					STA	PortC_SavedValue		
	02cc					LDX	#0x3		
	02ce	of 5	51			STX	RAM_0051		
						02d0		XREF[1]:	02e4(j)
	02d0 1					LDA	PortC_SavedValue		
	02d2					AND	#0x3		
	02d4)4			ADD	#0x4		
	02d6					TAX			
	02d7			18		LDA	DAT_Ocf8,X		
	02da 1					LDX	RAM_0051		
	02dc					STA	0x52, X=>BYTE 0055		
	02de					LSR	PortC_SavedValue		
	02e0					LSR	PortC_SavedValue		
	02e2					DEC	RAM_0051		
	02e4		ea			BPL	LAB_02d0		
	02e6	81				RTS			
					T.3.D	00-7		XREF[1]:	01.62 (4)
	02e7	,	7		TWD_	02e7 LDX	#07	AREF[I]:	0113(J)
	02e7					STX	#0x7 BYTE 004f		
							#0x3		
	02eb 02ed 1					LDX STX	#0X3 RAM 0051		
	uzeu i	JI .	JΙ			317	KAM_0031		
					LAR	02ef		XREF[1]:	031a(i)
	02ef	ee 1	22			LDX	0x22,X=>BYTE 0025	[1].	/)/
	02f1		-			ASLX	<u>,,</u>		
	02f2					INCX			
	02f3		١	4.4		LDA	DAT 0e44,X		
	02f6					ADD	#0×10		
	02f8		LU			TAX	#0X10		
	02f9		10	£0		LDA	Dam Onfo V		
	0219			10		LDX	DAT_0cf8,X BYTE 004f		
	02fe					STA	0x52,X=>BYTE 0059		
	0300					LDX	RAM 0051		
	0300						——————————————————————————————————————		
	0302					LDX	0x22, X=>BYTE_0025		
			١	4.4		ASLX	D3.00.044 V		
	0305					LDA	DAT_0e44,X		
			LU			ADD	#0×10		
	030a !		٠.	£0		TAX	D3.0 0-60 W		
	030b			Tβ		LDA	DAT_Ocf8,X		
	030e					DEC	BYTE_004f		
	0310					LDX	BYTE_004f		
	0312					STA	0x52,X=>BYTE_0058		
	0314					DEC	BYTE_004f		
	0316					DEC	RAM_0051		
	0318					LDX	RAM_0051		
	031a					BPL	LAB_02ef		
	031c	le 5	59			BSET	0x7,BYTE_0059		

```
0x7,BYTE_0057
031e 1e 57
0320 1e 55
                   BSET
                               0x7,BYTE_0055
0322 81
                   RTS
               LAB_0323
                                                              XREF[1]:
                                                                          01f6(j)
0323 b6 20
                               BYTE_0020
0325 al 4f
                   CMP
                               #0x4f
                               LAB_0333
0327 25 0a
                   BCS
                               #0×11
0329 ae 11
                   LDX
                               BYTE_0052
032d ae 3f
                   LDX
                               #0x3f
                               BYTE_0053
032f bf 53
                   STX
0331 20 08
                   BRA
                               LAB_033b
                LAB_0333
                                                              XREF[1]:
                                                                          0327(j)
0333 ae 6b
                   LDX
                               #0x6b
                               BYTE_0052
#0x77
0335 bf 52
                   STX
0337 ae 77
                   LDX
0339 bf 53
                               BYTE_0053
               LAB_033b
                                                              XREF[1]:
                                                                          0331(j)
033b 97
                   TAX
033c 58
                   ASLX
033d d6 0e 44
                               DAT_0e44,X
0340 ab 10
                               #0x10
0342 97
                   TAX
0343 d6 0c f8
                               DAT Ocf8.X
                   LDA
0346 b7 54
                               BYTE_0054
                   STA
0348 be 20
                               BYTE_0020
034a <mark>58</mark>
                   ASLX
034b 5c
                   INCX
034c d6 0e 44
                               DAT_0e44,X
                   LDA
034f ab 10
                               #0x10
0351 97
0352 d6 0c f8
                   LDA
                               DAT_Ocf8,X
0355 b7 55
                   STA
                               BYTE_0055
0357 3f 56
                               BYTE 0056
                   CLR
0359 a6 80
035b b7 57
                   STA
                               BYTE_0057
035d be 21
                   T.DX
                               BYTE_0021
035f 58
                   ASLX
0360 d6 0e 44
                               DAT_0e44, X
                   LDA
0363 ab 10
0365 97
                   TAX
0366 d6 0c f8
                               DAT_Ocf8,X
BYTE_0058
                   LDA
0369 b7 58
                   STA
036b be 21
                               BYTE_0021
036d 58
                   ASLX
036e 5c
                   INCX
036f d6 0e 44
                               DAT_0e44,X
                   LDA
0372 ab 10
                   ADD
0374 97
0375 d6 0c f8
                   LDA
                               DAT_Ocf8,X
0378 b7 59
                   STA
                              BYTE_0059
037a 81
                   RTS
               * FUNCTION *
               undefined Something_PortC()
undefined
                 A:1
                Something_PortC
                                                              XREF[1]: RESET:0187(c)
                              0x1,RAM_001b,LAB_0389
037b 02 1b 0b
                   BRSET
                              RAM_001d
#0x3
037e b6 1d
                   LDA
0380 a4 03
0382 a1 00
                   CMP
                               #0x0
0384 26 03
                   BNE
                               LAB_0389
0386 cc 03 8c
                   JMP
                              LAB_038c
               LAB_0389
                                                              XREF[2]:
                                                                          037b(j), 0384(j)
0389 cc 04 3c
                               LAB_043c
               LAB_038c
                                                              XREF[1]:
                                                                          0386(j)
038c b6 18
                   LDA
                               RAM_0018
038e a4 07
                               #0x7
0390 ab 10
                   ADD
                               #0x10
0392 97
                   TAX
0393 d6 0c f8
                               DAT_Ocf8,X
                   LDA
0396 b7 59
                               BYTE_0059
                   STA
0398 b6 18
                               RAM_0018
039a 44
                   LSRA
039b 44
                   LSRA
039c 44
                   LSRA
039f ab 10
                   ADD
                               #0x10
```

```
03a1 <mark>97</mark>
03a2 d6 0c f8
                     LDA
                                  DAT_Ocf8,X
                                  BYTE_0058
RAM_0018
RAM_0017
03a5 b7 58
                     STA
03a7 be 18
                     LDX
03a9 b6 17
                     LDA
03ab 58
03ac 49
                     ROLA
03ad 58
                     ASLX
03ae 49
                     ROLA
03af a4 07
03b1 ab 10
                     ADD
                                  #0x10
03b3 97
                     TAX
                                  DAT_Ocf8,X
BYTE_0057
03b4 d6 0c f8
                     T-DA
03b7 b7 57
                     STA
03b9 b6 17
                                  RAM_0017
03bb 44
                     LSRA
03bc a4 07
                     AND
                                  #0x7
03be ab 10
                     ADD
                                  #0x10
03c0 97
                     TAX
03c1 d6 0c f8
                                  DAT_Ocf8,X
03c4 b7 56
                     STA
                                  BYTE_0056
03c6 b6 17
                                  RAM_0017
                     LDA
03c8 44
                     LSRA
03c9 44
03ca 44
                     LSRA
03cb 44
                     LSRA
03cc a4 07
                                  #0x7
                     AND
03ce ab 10
                     ADD
                                  #0x10
03d0 97
03d1 d6 0c f8
                     LDA
                                  DAT_Ocf8,X
03d4 b7 55
                     STA
                                  BYTE 0055
                                  0x3,RAM_001b,LAB_03fd
RAM_0017
03d6 06 1b 24
                     BRSET
03d9 b6 17
03db 49
                     ROLA
03dc 49
                     ROLA
03dd a4 01
                                  #0x1
                     AND
                                  #0x10
03df ab 10
                     ADD
03e1 <mark>97</mark>
03e2 d6 Oc f8
                     LDA
                                  DAT_Ocf8,X
03e5 b7 54
                     STA
                                  \mathtt{BYTE}\_\mathtt{0054}
03e7 3f 53
                     CLR
                                  BYTE 0053
03e9 3f 52
                     CLR
                                  BYTE_0052
03ed a6 77
                     LDA
                                  #0x77
                 LAB_03ef
                                                                    XREF[1]:
                                                                                 03fa(j)
03ef e1 52
                                  0x52, X=>BYTE_0054
03f1 26 09
                     BNE
                                  LAB_03fc
                                  0x52, X=>BYTE_0054
03f3 6f 52
                     CLR
                     INCX
03f5 5c
03f6 a3 07
                     CPX
03f8 27 02
                     BEQ
                                  LAB_03fc
03fa 20 f3
                     BRA
                                  LAB_03ef
                 LAB_03fc
                                                                    XREF[2]:
                                                                                 03f1(i), 03f8(i)
03fc <mark>81</mark>
                     RTS
                 LAB_03fd
                                                                    XREF[1]:
                                                                                 03d6(j)
03fd be 17
                                  RAM_0017
                     LDX
03ff b6 16
                     LDA
                                  RAM_0016
0401 58
                     ASLX
0402 49
                     ROLA
0403 a4 07
                     AND
                                  #0×7
0405 ab 10
                     ADD
                                  #0x10
0407 97
                     TAX
0408 d6 0c f8
                                  DAT_Ocf8,X
040b b7 54
                     STA
                                  BYTE_0054
040d b6 16
                     T-DA
                                  RAM_0016
040f 44
                     LSRA
0410 44
0411 a4 07
                     AND
                                  #0x7
0413 ab 10
                     ADD
                                  #0x10
0415 97
                     TAX
0416 d6 0c f8
                     LDA
                                  DAT_Ocf8,X
                                  BYTE_0053
RAM_0016
041b b6 16
                     LDA
041d 49
                     ROLA
041e 49
                     ROLA
041f 49
                      ROLA
0420 49
0421 a4 07
                     AND
                                  #0×7
0423 ab 10
                                  #0x10
                     ADD
0425 97
                     TAX
0426 d6 0c f8
                                  DAT_Ocf8,X
0429 b7 52
                                  BYTE_0052
```

- 101008705	_	DIIN		
042b 5f 042c a6 77	CLRX LDA	#0×77		
	LAB_042e		XREF[1]:	0439(j)
042e e1 52	CMP	0x52,X		
0430 26 09	BNE	LAB_043b		
0432 6f 52	CLR	0x52,X		
0434 5c 0435 a3 07	INCX	#0×7		
0437 27 02	BEQ	LAB 043b		
0439 20 f3	BRA	LAB 042e		
	LAB_043b		XREF[2]:	0430(j), 0437(j)
043b 81	RTS			
	LAB_043c		XREF[1]:	0389(j)
043c b6 18	LDA	RAM_0018		
043e b7 5a 0440 ae 03	STA LDX	PortC_SavedValue #0x3		
0440 ae 03 0442 bf 51	STX	RAM 0051		
0442 DI 31	SIA	MM_0001		
	LAB 0444		XREF[1]:	0458(j)
0444 b6 5a	LDA	PortC_SavedValue		
0446 a4 03	AND	#0x3		
0448 ab 04	ADD	#0×4		
044a 97	TAX			
044b d6 0c f8	LDA	DAT_Ocf8,X		
044e be 51	LDX	RAM_0051		
0450 e7 56	STA	0x56, X=>BYTE 0059		
0452 34 5a	LSR	PortC_SavedValue		
0454 34 5a	LSR	PortC_SavedValue		
0456 3a 51	DEC	RAM_0051		
0458 2a ea	BPL	LAB_0444		
045a b6 17	LDA	RAM_0017		
045c b7 5a 045e ae 03	STA LDX	PortC_SavedValue #0x3		
045e ae 03 0460 bf 51	STX	RAM 0051		
0400 DI 31	317	KAM_0031		
	LAB 0462		XREF[1]:	0476(j)
0462 b6 5a	LDA	PortC_SavedValue		
0464 a4 03	AND	#0x3		
0466 ab 04	ADD	#0×4		
0468 97	TAX			
0469 d6 0c f8	LDA	DAT_Ocf8,X		
046c be 51	LDX	RAM_0051		
046e e7 52	STA	0x52, X=>BYTE_0055		
0470 34 5a	LSR	PortC_SavedValue		
0472 34 5a	LSR	PortC_SavedValue		
0474 3a 51 0476 2a ea	DEC BPL	RAM_0051 LAB 0462		
0478 81	RTS	LAB_0402		
	******	******	*****	****
	*	FUNCTION		*
		*********	******	****
		mething_RAM_050_051()		
undefined		<return></return>		
	Something_RA	AM_050_051	XREF[3]:	
0479 a6 1f		80.16		RESET:0192(c)
0479 a6 11 047b b7 4f	LDA	#0x1f		
047d ae 03	STA LDX	BYTE_004f #0x3		
047f bf 51	STX	RAM 0051		
	SIA			
	LAB_0481		XREF[1]:	04a4(j)
0481 a6 07	LDA	#0×7		
0483 b7 50	STA	BYTE_0050		
	LAB_0485		XREF[1]:	049e(j)
0485 4f	CLRA			
0486 64 56	LSR	0x56, X=>BYTE 0059		
0488 24 02	BCC	LAB_048c		
048a ba 4b	ORA	BYTE_004b		
	LAB 048c		XREF[1]:	0488(3)
048c 64 52	LAB_U48C LSR	0x52,X=>BYTE 0055	ARDF[1];	0400(])
048c 64 32 048e 24 02	BCC	LAB 0492		
0490 ba 4c	ORA	BYTE 004c		
-		=		
	LAB_0492		XREF[1]:	048e(j)
0492 be 4f	LDX	BYTE_004f		
0494 3a 4f	DEC	BYTE_004f		
0496 ea 27	ORA	0x27,X=>PortC_ValueToWrite		
0498 e7 27	STA	0x27,X=>PortC_ValueToWrite		
049a be 51	LDX	RAM_0051		

Ghidra - MC68705U3_35C.BIN 049c 3a 50 DEC BYTE_0050 049e 2a e5 BPL LAB_0485 04a0 3a 51 DEC RAM_0051 RAM_0051 LAB_0481 04a2 be 51 LDX 04a4 2a db BPL 04a6 <mark>81</mark> ************ * FUNCTION * void Read_Write_Port_C(void) void <RETURN> XREF[1]: RESET:019e(c) Read_Write_Port_C PORTC 04a7 b6 02 LDA 04a9 b7 5a STA PortC_SavedValue 04ab b6 46 T.DA PortC_ValueToWrite 04ad 97 TAX 04ae aa 80 ORA #0x80 04b0 bf 02 PORTC 04b2 b7 02 PORTC 04b4 b6 45 LDA BYTE_0045 04b6 b7 02 STA PORTC 04b8 1e 02 BSET 0x7, PORTC 04ba ae 1d LDX #0x1d LAB_04bc XREF[1]: 04c3(j) 04bc e6 27 LDA 0x27,X=>BYTE_0044 04be **b7** 02 STA 04c0 1e 02 0x7,PORTC 04c2 5a DECX 04c3 2a f7 LAB 04bc BPL 04c5 a6 1f LDA #0x1f LAB_04c7 XREF[1]: 04d1(j) TAX 04c7 97 04c8 ee 27 LDX 0x27, X=>PortC_ValueToWrite 04ca **ee** 86 LDX STX 0x86,X 04ce 1e 02 BSET 0x7,PORTC 04d0 4a DECA 04d1 2a f4 LAB 04c7 BPL 04d3 b6 5a LDA PortC_SavedValue 04d5 **b7** 02 04d7 81 RTS * FUNCTION * undefined Read_Bytes_from_Port_A() undefined A:1 <RETUR Read_Bytes_from_Port_A <RETURN> XREF[1]: RESET:0161(c) ead_Bytes_from_Fort_A x JSR Clock_PB3_RMM_Return_Port_A STA RAM_001c BRSET 0x3,RAM_001c,LAB_04e3 JMP Output_Current_Date_Port_A_Maybe 04d8 cd 09 bc 04db b7 1c 04dd 06 1c 03 04e0 cc 06 be LAB_04e3 XREF[1]: 04dd(i) 04e3 b6 1c LDA AND RAM 001c 04e5 a4 07 #0x7 ASLA ASLA 04e8 48 TAX 04e9 97 switchD_04ea::switchD 04ea dc 04 fc JMP LAB_04ed XREF[10]: 055a(j), 0563(j), 0572(j), 0591(j), 05c0(j), 05dc(j), 0605(j), 060d(j), 0624(j), 04ed 01 1d 03 BRCLR 0x0,RAM 001d,LAB 04f3 JSR 04f0 cd 06 6b Something_Ram_17_18 LAB_04f3 04f3 5f CLRX 04f4 cd 06 94 JSR SomeLogic_From_RAM_001D_store_0052_via_X INCX JSR RTS 04f7 5c 04f8 cd 06 94 SomeLogic_From_RAM_001D_store_0052_via_X 04fb 81 switchD_04ea::caseD_0 XREF[1]: 04ea(i)

04fc cc 05 1b

JMP

LAB_051b

	switchD 04ea:	:caseD 1	XREF[1]:	04ea(j)
0500 cc 05 75	JMP	LAB 0575		
0503 9d	??	9Dh		
	switchD 04ea:	D 2	XREF[1]:	04(-)
0504 05 04			AREF[I].	o4ea(J)
	JMP			
0507 9d	??	9Dh		
	switchD_04ea:	:caseD_3	XREF[1]:	04ea(j)
0508 cc 05 c3	JMP	LAB_05c3		
050b 9d	??	9Dh		
	switchD 04ea:	:caseD 4	XREF[1]:	04ea(j)
	JMP			
050f 9d		9Dh		
	switchD 04ea:	·caeeD 5	XREF[1]:	0/03/3)
0510 cc 06 08	_	——————————————————————————————————————	ARDI[I].	0464())
0513 9d		9Dh		
U513 9d	22	anu		
	switchD_04ea:		XREF[1]:	04ea(j)
0514 cc 06 10		LAB_0610		
0517 9d	??	9Dh		
	switchD_04ea:	:caseD_7	XREF[1]:	04ea(j)
0518 cc 06 27	JMP	LAB_0627		
	LAB 051b		XREF[1]:	04fc(j)
051b cd 09 bc	JSR	Clock PB3 RMM Return Port A		undefinedClock PB3 RMM Return P
051e b7 14		RAM 0014		
0520 cd 09 bc		Clock PB3 RMM Return Port A		undefinedClock PB3 RMM Return P
0523 b7 16		RAM_0016		underinedcrock_rb3_kmk_keturn_r***
0525 cd 09 bc				
0528 b7 15		Clock_PB3_RMM_Return_Port_A		undefinedClock_PB3_RMM_Return_P
	STA	RAM_0015		
052a cd 09 bc		Clock_PB3_RMM_Return_Port_A		undefinedClock_PB3_RMM_Return_P
052d b7 18		RAM_0018		
052f cd 09 bc		Clock_PB3_RMM_Return_Port_A		undefinedClock_PB3_RMM_Return_P
0532 b7 17	STA	RAM_0017		
0534 13 1b		0x1,RAM_001b		
0536 17 1b	BCLR	0x3,RAM_001b		
0538 19 1b	BCLR	0x4,RAM_001b		
053a ae 50	LDX	#0x50		
053c bf 10	STX	RAM_0010		
053e 05 1a 25		0x2,RAM 001a,LAB 0566		
0.5.44	LDX	#0x54		
U541 ae 54				
0541 ae 54 0543 bf 11		RAM 0011		
0543 bf 11	STX	RAM_0011		
0543 bf 11 0545 b6 1a	STX LDA	RAM_001a		
0543 bf 11 0545 b6 1a 0547 a4 18	STX LDA AND	-		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44	STX LDA AND LSRA	RAM_001a #0x18		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52	STX LDA AND LSRA STA	RAM_001a #0x18 BYTE_0052		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a	STX LDA AND LSRA STA LDA	RAM_001a #0x18 BYTE_0052 RAM_001a		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03	STX LDA AND LSRA STA LDA AND	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52	STX LDA AND LSRA STA LDA AND ORA	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08	STX LDA AND LSRA STA LDA AND ORA CMP	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07	STX LDA AND LSRA STA LDA AND ORA CMP BCS	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012	XREF[1]:	0554(j)
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012	XREF[1]:	0554(j)
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055a cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed	XREF[1]:	0554(j)
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055a cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed	XREF[1]:	0554(j)
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 af 12 055a cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed	XREF[1]:	0554(j)
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055d ab 30 055f b7 13 055f b7 13	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed	XREF[1]:	0554(j)
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055d ab 30 055f b7 13 055f b7 13	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed	XREF[1]:	
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 ab 30 0555 b7 13 0556 b7 13 0661 3f 12 0563 cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0013 RAM_0013 RAM_0013 RAM_0014 RAM_0014 RAM_0014		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055a cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0013 RAM_0012 LAB_04ed		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055a cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0013 RAM_0012 LAB_04ed		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055a cc 04 ed 055d ab 30 055f b7 13 0561 3f 12 0563 cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0013 RAM_0012 LAB_04ed		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0551 ab 30 0555 b7 13 0561 3f 12 0563 cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX LDX STX	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0013 RAM_0012 LAB_04ed		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055a cc 04 ed 0566 ae 45 0568 bf 11 056a ae 58 056c bf 12 056e ae 44	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX LDX STX LDX	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0012 LAB_04ed #0x45 RAM_0011 #0x45 RAM_0011 #0x58 RAM_0012 #0x45 RAM_0012 #0x45 RAM_0012 #0x45 RAM_0012 #0x45 RAM_0012 #0x45 RAM_0012 #0x45 RAM_0012 #0x45 RAM_0012 #0x46		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054c a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055a cc 04 ed 0566 ae 45 0568 bf 11 056a ae 58 056c bf 12 056e ae 4d 0570 bf 13	STX LDA AND LSRA STA LDA AMD ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX LDX STX LDX STX LDX STX	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0012 LAB_04ed #0x45 RAM_0011 #0x58 RAM_0011 #0x58 RAM_0012 #0x4d RAM_0012		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055a cc 04 ed 0566 ae 45 0568 bf 11 056a ae 58 056c bf 12 056e ae 44	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX LDX STX LDX	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0012 LAB_04ed #0x45 RAM_0011 #0x45 RAM_0011 #0x58 RAM_0012 #0x45 RAM_0012 #0x45 RAM_0012 #0x45 RAM_0012 #0x45 RAM_0012 #0x45 RAM_0012 #0x45 RAM_0012 #0x45 RAM_0012 #0x46		
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054c a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055a cc 04 ed 0566 ae 45 0568 bf 11 056a ae 58 056c bf 12 056e ae 4d 0570 bf 13	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0012 LAB_04ed #0x45 RAM_0011 #0x58 RAM_0011 #0x58 RAM_0012 #0x4d RAM_0012	XREF[1]:	053e(j)
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055a cc 04 ed 0566 ae 45 0568 bf 11 056a ae 58 056c bf 12 056e ae 4d 0570 bf 13 0572 cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX LDX STX LDX STX LDX STX LDX STX JMP	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0012 LAB_04ed #0x45 RAM_0011 #0x45 RAM_0011 #0x58 RAM_0012 #0x4d RAM_0012 #0x4d RAM_0012		053e(j) 0500(j)
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054c a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055a cc 04 ed 0566 ae 45 0568 bf 11 056a ae 58 056c bf 12 056e ae 4d 0570 bf 13	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0012 LAB_04ed #0x45 RAM_0011 #0x58 RAM_0011 #0x58 RAM_0012 #0x4d RAM_0012	XREF[1]:	053e(j)
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055a cc 04 ed 0566 ae 45 0568 bf 11 056a ae 58 056c bf 12 056e ae 4d 0570 bf 13 0572 cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX LDX STX LDX STX LDX STX LDX STX JMP	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0012 LAB_04ed #0x45 RAM_0011 #0x45 RAM_0011 #0x58 RAM_0012 #0x4d RAM_0012 #0x4d RAM_0012	XREF[1]:	053e(j) 0500(j)
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055a cc 04 ed 0566 ae 45 0568 bf 11 056a ae 58 056c bf 12 056e ae 4d 0570 bf 13 0572 cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX LDX STX LDX STX LDX STX LDX STX JMP LAB_0575 JSR	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0012 LAB_04ed #0x45 RAM_0011 #0x58 RAM_0011 #0x58 RAM_0012 LAB_04ed Clock_PB3_RMM_Return_Port_A	XREF[1]:	053e(j) 0500(j)
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 055a cc 04 ed 0566 ae 45 0568 bf 11 056a ae 58 0560 bf 12 056e ae 4d 0570 bf 13 0572 cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX LDX STX LDX STX LDX STX JMP LAB_0575 JSR STA	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0012 LAB_04ed #0x45 RAM_0011 #0x58 RAM_0011 #0x58 RAM_0012 LAB_04ed Clock_PB3_RMM_Return_Port_A	XREF[1]:	053e(j) 0500(j) undefinedClock_PB3_RMM_Return_P
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0551 ab 30 055f b7 13 0561 3f 12 0563 cc 04 ed 0566 ae 45 0568 bf 11 056a ae 58 056c bf 12 056e ae 4d 0570 bf 13 0572 cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX LDX LDX STX L	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0012 LAB_04ed #0x45 RAM_0011 #0x58 RAM_0011 #0x58 RAM_0012 #0x4d RAM_0013 LAB_04ed Clock_PB3_RMM_Return_Port_A RAM_0018 Clock_PB3_RMM_Return_Port_A	XREF[1]:	053e(j) 0500(j) undefinedClock_PB3_RMM_Return_P
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0551 3f 12 055a cc 04 ed 0566 ae 45 0568 bf 11 056a ae 58 056c bf 12 056e ae 4d 0570 bf 13 0572 cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX LDX STX LDX STX LDX STX LDX STX LDX STX STX STX STX STA STA STA STA	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0012 LAB_04ed #0x45 RAM_0011 #0x58 RAM_0011 #0x58 RAM_0012 #0x4d RAM_0013 LAB_04ed Clock_PB3_RMM_Return_Port_A RAM_0018 Clock_PB3_RMM_Return_Port_A RAM_0017	XREF[1]:	053e(j) 0500(j) undefinedClock_PB3_RMM_Return_P undefinedClock_PB3_RMM_Return_P
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 0546 a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 0556 ab 30 0556 b7 13 0556 ab 11 0566 ae 45 0568 bf 11 056a ae 58 056c bf 12 056e ae 4d 0570 bf 13 0572 cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX LDX STX LDX STX LDX STX JMP LAB_0575 JSR STA JSR STA JSR STA	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0012 LAB_04ed #0x45 RAM_0011 #0x58 RAM_0012 LAB_04ed Clock_PB3_RNM_Return_Port_A RAM_0018 Clock_PB3_RNM_Return_Port_A RAM_0017 Clock_PB3_RNM_Return_Port_A RAM_0017 Clock_PB3_RNM_Return_Port_A RAM_0017 Clock_PB3_RNM_Return_Port_A RAM_0017 Clock_PB3_RNM_Return_Port_A RAM_0017 Clock_PB3_RNM_Return_Port_A	XREF[1]:	053e(j) 0500(j) undefinedClock_PB3_RMM_Return_P undefinedClock_PB3_RMM_Return_P undefinedClock_PB3_RMM_Return_P
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 054e a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0551 ab 30 055f b7 13 0561 3f 12 056a cc 04 ed 0566 bf 12 056a bf 11 056a ae 58 056c bf 12 056e ae 4d 0570 bf 13 0572 cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX LDX LDX STX LDX STX LDX LDX LDX STX LDX LDX LDX STX LDX LDX LDX LDX LDX LDX LDX LDX LDX LD	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0012 LAB_04ed #0x45 RAM_0011 #0x58 RAM_0012 #0x4d RAM_0013 LAB_04ed Clock_PB3_RMM_Return_Port_A RAM_0018 Clock_PB3_RMM_Return_Port_A RAM_0016 Clock_PB3_RMM_Return_Port_A RAM_0016 Clock_PB3_RMM_Return_Port_A	XREF[1]:	053e(j) 0500(j) undefinedClock_PB3_RMM_Return_P undefinedClock_PB3_RMM_Return_P
0543 bf 11 0545 b6 1a 0547 a4 18 0549 44 054a b7 52 054c b6 1a 0546 a4 03 0550 ba 52 0552 a1 08 0554 25 07 0556 b7 13 0558 3f 12 0556 ab 30 0556 b7 13 0556 ab 11 0566 ae 45 0568 bf 11 056a ae 58 056c bf 12 056e ae 4d 0570 bf 13 0572 cc 04 ed	STX LDA AND LSRA STA LDA AND ORA CMP BCS STA CLR JMP LAB_055d ADD STA CLR JMP LAB_0566 LDX STX LDX STX LDX STX LDX STX JMP LAB_0575 JSR STA JSR STA JSR STA	RAM_001a #0x18 BYTE_0052 RAM_001a #0x3 BYTE_0052 #0x8 LAB_055d RAM_0013 RAM_0012 LAB_04ed #0x30 RAM_0012 LAB_04ed #0x45 RAM_0011 #0x58 RAM_0012 LAB_04ed Clock_PB3_RNM_Return_Port_A RAM_0018 Clock_PB3_RNM_Return_Port_A RAM_0017 Clock_PB3_RNM_Return_Port_A RAM_0017 Clock_PB3_RNM_Return_Port_A RAM_0017 Clock_PB3_RNM_Return_Port_A RAM_0017 Clock_PB3_RNM_Return_Port_A RAM_0017 Clock_PB3_RNM_Return_Port_A	XREF[1]:	053e(j) 0500(j) undefinedClock_PB3_RMM_Return_P undefinedClock_PB3_RMM_Return_P undefinedClock_PB3_RMM_Return_P

iliula ·	- IVICOO7 03	03_330.bi	IN .		
	058b 18 1b	BSET	0x4,RAM_001b		
	058d 13 1b	BCLR	0x1,RAM 001b		
			——————————————————————————————————————		
	058f 17 1b	BCLR	0x3,RAM_001b		
	0591 cc 04 ed	JMP	LAB_04ed		
		0501			0504411
		LAB_0594		XREF[1]:	0504(j)
	0594 cd 09 bc	JSR	Clock_PB3_RMM_Return_Port_A		undefinedClock_PB3_RMM_Return_P
	0597 b7 18	STA	RAM 0018		
			-		
	0599 cd 09 bc	JSR	Clock_PB3_RMM_Return_Port_A		undefinedClock_PB3_RMM_Return_P
	059c b7 17	STA	RAM 0017		
	059e 12 1b	BSET	0x1,RAM 001b		
			——————————————————————————————————————		
	05a0 19 1b	BCLR	0x4,RAM_001b		
	05a2 17 1b	BCLR	0x3,RAM 001b		
	05a4 a6 10	LDA	#0x10		
	05a6 b7 1d	STA	RAM_001d		
	05a8 a6 00	LDA	#0x0		
	05aa b7 1e		RAM 001e		
		STA	_		
	05ac b6 19	LDA	PortD_PONI_IONI_bit_4_5_Ring_	3_0	
	05ae a4 Of	AND	#0xf		
	05b0 ab 10				
		ADD	#0x10		
	05b2 b7 12	STA	RAM_0012		
	05b4 b6 19	LDA	PortD PONI IONI bit 4 5 Ring	3 0	
			#0x30	·	
	05b6 a4 30	AND	#UX3U		
	05b8 44	LSRA			
	05b9 44	LSRA			
	05ba 44	LSRA			
	05bb 44	LSRA			
	05bc ab 3a	ADD	#0x3a		
	05be b7 13	STA	RAM_0013		
	05c0 cc 04 ed	JMP	LAB 04ed		
			-		
		LAB_05c3		XREF[1]:	0508(j)
	05c3 16 1b	BSET	0x3,RAM 001b		
	05c5 13 1b	BCLR	0x1,RAM 001b		
			——————————————————————————————————————		
	05c7 19 1b	BCLR	0x4,RAM_001b		
	05c9 cd 09 bc	JSR	Clock PB3 RMM Return Port A		undefinedClock PB3 RMM Return P
	05cc b7 16	STA	RAM_0016		
	05ce 3f 15	CLR	RAM_0015		
	05d0 3f 14	CLR	RAM 0014		
			-		1.61 101 1 772 7101 7
	05d2 cd 09 bc	JSR	Clock_PB3_RMM_Return_Port_A		undefinedClock_PB3_RMM_Return_P
	05d5 b7 18	STA	RAM 0018		
	05d7 cd 09 bc	JSR	Clock PB3 RMM Return Port A		undefinedClock PB3 RMM Return P
					anderinedclock_IBS_kan_kecalii_I
	05da b7 17	STA	RAM_0017		
	05dc cc 04 ed	JMP	LAB 04ed		
			-		
		LAB_05df		XREF[1]:	050c(j)
	05df cd 09 bc	JSR	Clock PB3 RMM Return Port A		undefinedClock PB3 RMM Return P
	05e2 b7 52	STA	BYTE 0052		
			-		
	05e4 a4 03	AND	#0x3		
	05e6 48	ASLA			
	05e7 97	TAX			
	05e8 d6 0d 12	LDA	DAT_0d12,X		= 3Ah :
	05eb b7 13	STA	RAM 0013		
	05ed 5c		="""		
		INCX			
	05ee d6 0d 12	LDA	DAT_0d12,X		= 3Ah :
	05f1 b7 12	STA	RAM 0012		
	05f3 b6 52	LDA	BYTE_0052		
	05f5 a4 18	AND	#0x18		
	05f7 44	LSRA			
	05f8 44	LSRA			
	05f9 97	TAX			
	05fa d6 0d 1a	LDA	DAT 0d1a,X		
			_		
	05fd b7 11	STA	RAM_0011		
	05ff 5c	INCX			
	0600 d6 0d 1a	LDA	DAT 0dla, X		= 43h C
			——————————————————————————————————————		= 4511 C
	0603 b7 10	STA	RAM_0010		
	0605 cc 04 ed	JMP	LAB 04ed		
			-		
					0540.41
		LAB_0608		XREF[1]:	0510(j)
	0608 cd 09 bc	JSR	Clock PB3 RMM Return Port A		undefinedClock PB3 RMM Return P
	060b b7 1a	STA	RAM_001a		
	060d cc 04 ed	JMP	LAB_04ed		
		TAD 0010		VDDD/11	0514(2)
		LAB_0610		XREF[1]:	0514(j)
	0610 cd 09 bc	JSR	Clock_PB3_RMM_Return_Port_A		undefinedClock_PB3_RMM_Return_P
	0613 b7 11	STA	RAM 0011		
			_		wednesdates and make a com-
	0615 cd 09 bc	JSR	Clock_PB3_RMM_Return_Port_A		undefinedClock_PB3_RMM_Return_P
	0618 b7 10	STA	RAM_0010		
	061a cd 09 bc	JSR	Clock PB3 RMM Return Port A		undefinedClock PB3 RMM Return P
					anderinedcrock_rb3_kmm_ketdill_F
	061d b7 13	STA	RAM_0013		
	061f cd 09 bc	JSR	Clock_PB3_RMM_Return_Port_A		undefinedClock_PB3_RMM_Return_P
	0622 b7 12	STA	RAM 0012		
			——————————————————————————————————————		
	0624 cc 04 ed	JMP	LAB_04ed		

```
LAB_0627
                                                            XREF[1]: 0518(j)
0627 cd 09 bc
                              Clock_PB3_RMM_Return_Port_A
                   JSR
062a b7 1d
                   STA
                              RAM 001d
062c cd 09 bc
                              Clock_PB3_RMM_Return_Port_A
                   JSR
062f b7 1e
                              RAM_001e
0631 a4 f0
                   AND
                              #0xf0
0633 a1 40
                   CMP
                              #0x40
0635 26 15
                   BNE
                              LAB 064c
0637 a6 40
                              #0x40
0639 b7 0a
                              MR_Misc_register
063b a6 47
                   LDA
                              #0x47
                              TCR_Timer_Control_Register #0x1
063d b7 09
                   STA
063f a6 01
                   LDA
0641 b7 0b
                              PCR_Program_Control_Register
0643 3f 04
                   CLR
                              DDRA
0645 3f 05
                   CLR
                              DDRB
0647 3f 06
                              DDRC
                   CLR
0649 cc 01 10
               LAB_064c
                                                            XREF[1]:
                                                                      0635(j)
064c 15 1b
                  BCLR
                              0x2,RAM_001b
064e al 10
                              #0x10
0650 26 02
                              LAB_0654
0652 14 1b
                   BSET
                              0x2,RAM_001b
               LAB_0654
                                                            XREF[1]:
                                                                        0650(j)
0654 b6 1d
                              RAM_001d
0656 48
                   ASLA
                              RAM_001e
0657 39 1e
                   ROL
0659 48
                   ASLA
065a 39 1e
                              RAM_001e
065c b6 1e
                              RAM_001e
065e a4 3f
                   AND
                              #0x3f
                              RAM_001e
RAM_001d
0660 b7 1e
                   STA
0662 b6 1d
                   LDA
0664 a4 3f
                   AND
0666 b7 1d
                   STA
                              RAM_001d
0668 cc 04 ed
                   JMP
                             LAB_04ed
               * FUNCTION *
               undefined Something_Ram_17_18()
undefined
                             <RETURN>
                A:1
               Something_Ram_17_18
                                                            XREF[1]: Read_Bytes_from_Port_A:04f0(c)
                         - _-°
BYTE_0052
066b 3f 52
                 CLR
066d 07 1b 04
                   BRCLR
                             0x3,RAM_001b,LAB_0674
                             RAM_0016
BYTE_0052
0670 b6 16
                   LDA
0672 b7 52
                  STA
               LAB_0674
                                                            XREF[1]:
                                                                        066d(j)
0674 be 1e
                  T.DX
                              RAM_001e
0676 5d
                   TSTX
0677 27 09
                              LAB_0682
                  BEQ
               LAB_0679
                                                            XREF[1]:
                                                                        0680(i)
0679 34 52
                              BYTE_0052
                  LSR
067b 36 17
                              RAM_0017
                   ROR
067d 36 18
                              RAM_0018
067f 5a
                   DECX
0680 26 f7
                   BNE
                              LAB_0679
               LAB_0682
                                                                        0677(j)
                                                            XREF[1]:
0682 b6 18
                              RAM_0018
0684 a4 Of
                   AND
                              #0xf
0686 97
                   TAX
0687 3f 17
                              RAM_0017
                   CLR
                              RAM_0018
068b 99
               LAB_068c
                                                            XREF[1]: 0691(j)
068c 39 18
                              RAM_0018
                  ROL
068e 39 17
                              RAM_0017
0690 5a
                   DECX
                              LAB_068c
0691 2a f9
                   BPL
0693 81
                   RTS
```

```
FUNCTION
              undefined SomeLogic_From_RAM_001D_store_0052_via_%)
                             <RETURN>
              Read_Bytes_from_Port_A:04f8(c)
0694 4f
                 CLRA
0695 09 1d 05
                            0x4,RAM_001d,LAB_069d
             LDA
COMA
AND
0698 e6 6d
069a 43
069b e4 5e
                            0x5e.X
             LAB_069d
              STA
LDA
069d b7 52
                            BYTE_0052
069f e6 17
                            0x17,X
06a1 07 1d 07
                BRCLR
LDA
                            0x3,RAM_001d,LAB_06ab
06a4 e6 6d
                            0x6d, X
                COMA
ORA
06a6 43
06a7 ea 5e
               AND
06a9 e4 17
                            0x17.X
              LAB_06ab
                                                         XREF[1]: 06a1(j)
06ab ba 52
               ORA
STA
                            BYTE_0052
06ad e7 5e
                            0x5e,X
06af e7 17
                           0x17.X
                 STA
                RTS
06b1 <mark>81</mark>
              * FUNCTION *
              undefined PortD_Update_PONI_IONI_bits()
undefined
                             <RETURN>
                                          XREF[1]: TIMER_INTERRUPT:08d1(c)
              PortD_Update_PONI_IONI_bits
06b2 b6 6f
                           BYTE_006f
                 COMA
06b4 43
                AND BYTE_0060
ORA PORTD_PONI_IONI_bit_4_5_Ring_3_0
STA BYTE_0060
STA PORTD_PONI_IONI_bit_4_5_Ring_3_0
06b5 b4 60
06b7 ba 19
06b9 b7 60
06bb b7 19
06bd 81
                 RTS
                              FUNCTION
              ********************************
              undefined Output_Current_Date_Port_A_Maybe()
undefined
                            <RETURN>
              Output_Current_Date_Port_A_Maybe XREF[1]: Read_Bytes_from_Port_A:04e(c)
               LDX
TXA
                           RAM_001c
06be be 1c
06c0 9f
               AND
STA
LDA
AND
ORA
06c1 a4 07
06c3 b7 1c
                            RAM_001c
06c5 b6 02
                            PORTC
                           #0xf8
06c7 a4 f8
06c9 ba 1c
                            RAM_001c
06cb b7 02
                            PORTC
06cd 9f
                 TXA
06ce a4 04
                AND
                           #0×4
06d0 26 01
                            LAB_06d3
                 BNE
06d2 <mark>81</mark>
             LAB_06d3
                                                        XREF[1]: 06d0(j)
               BCLR
06d3 1b 01
                            0x5,PORTB
06d5 9f
                AND
EOR
STA
TXA
06d6 a4 03
                            #0x3
06d8 a8 03
                            #0x3
                            RAM_001c
06da b7 1c
06dc 9f
06dd a4 20
06df 26 19
                BNE
                            LAB_06fa
                BCLR
06e1 1d 01
                            0x6.PORTB
                            Clock_PB3_RMM_Return_Port_A
06e3 cd 09 bc
                 JSR
                LDX
06e6 be 1c
                            RAM 001c
06e8 e7 47
                            0x47,X
                JSR
BSET
06ea cd 09 c5
                            Write_RegA_To_PortA_And_Latch_to_IDB
06ed 1a 01
                            0x5.PORTB
06ef a3 00
                CPX
                            #0x0
06f1 26 06
                           LAB_06f9
               JSR
JSR
06f3 cd 07 15
                            CopyData_In_Ram_Dest_0x46_0x4e
06f6 cd 09 ee
                           WriteDateBytesToPortA_LatchToIDB_7_0
              LAB_06f9
                                                        XREF[1]: 06f1(j)
06f9 <mark>81</mark>
```

```
LAB_06fa
                                                        XREF[1]: 06df(j)
06fa 1c 01
                            0x6.PORTB
                  BSET
                            Clock_PB3_RMM_Return_Port_A
06fc cd 09 bc
                  JSR
06ff be 1c
                            RAM_001c
                  LDX
0701 a3 03
                BNE
                            LAB_070b
0703 26 06
                            RTC_Initialize_Maybe
0705 cd 0a c0
                 JSR
0708 cd 08 03
               JSR
                            Calc_Something_Dest_0x48_0x4f
              LAB_070b
                                                       XREF[1]: 0703(j)
               LDX
070b be 1c
                            RAM 001c
070d e6 47
                            0×47.X
070f cd 09 c5
                            0712 1a 01
0714 81
                  RTS
              * FUNCTION *
              undefined CopyData_In_Ram_Dest_0x46_0x4e()
undefined
                           <RETURN>
              CopyData_In_Ram_Dest_0x46_0x4e
                                                       XREF[1]: Output_Current_Date_Port_A_Maybe.
0715 ae 05
              LAB_0717
                                                        XREF[1]: 071a(j)
0717 6f 20
                 CLR
                           0x20, X=>BYTE 0025
0719 <mark>5a</mark>
                 DECX
071a 2a fb
                            LAB_0717
                LDA
071c b6 80
                            BYTE_0080
071e b7 4b
                 STA
                            BYTE_004b
0720 b6 81
                 LDA
                            BYTE 0081
                            BYTE_004c
0724 a6 03
                 LDA
                            #0x3
0726 b7 26
                 STA
                            BYTE_0026
0728 b6 47
                 LDA
                            BYTE 0047
072a b7 4d
                            BYTE_004d
                 STA
072e b7 4e
                  STA
                            BYTE_004e
              LAB_0730
                                                        XREF[1]: 0757(i)
0730 b6 4d
                            BYTE_004d
0732 b7 52
                            BYTE_0052
0734 b6 4e
                            BYTE_004e
                LDA
STA
LDA
0736 b7 53
                            BYTE 0053
0738 b6 4e
                            BYTE 004e
073a b0 4c
                            BYTE_004c
073c b7 4e
                            BYTE_004e
073e b6 4d
                 LDA
                            BYTE_004d
0740 b2 4b
                 SBC
                            BYTE 004b
0742 b7 4d
                            BYTE_004d
0744 a6 da
0746 b7 4c
                 STA
                            BYTE_004c
0748 25 Of
                 BCS
                            LAB_0759
074a 3c 20
                  INC
                            BYTE 0020
074c 3c 26
                  INC
                            BYTE_0026
074e 05 26 06
                  BRCLR
                            0x2,BYTE_0026,LAB_0757
0751 3c 4c
                 INC
                            BYTE_004c
0753 3c 4c
                 INC
                            BYTE 004c
0755 3f 26
                 CLR
                            BYTE 0026
              LAB_0757
                                                        XREF[1]:
                                                                   074e(j)
0757 20 d7
                 BRA
                            LAB_0730
              LAB_0759
                                                        XREF[1]:
                                                                   0748(j)
0759 b6 52
                            BYTE_0052
075b b7 4d
                            BYTE_004d
                LDA
075d b6 53
                            BYTE_0053
BYTE 004e
075f b7 4e
                 STA
                            BYTE_0020
0763 ab 4f
                 ADD
                            #0x4f
0765 b7 20
                  STA
                            BYTE_0020
0767 3c 21
                            BYTE 0021
                 INC
0769 3f 4b
                            BYTE 004b
                 CLR
076b a6 3e
                            #0x3e
076d b7 4c
                 STA
                            BYTE_004c
              LAB_076f
                                                        XREF[1]: 0798(j)
076f b6 4d
                            BYTE_004d
0771 b7 52
                            BYTE_0052
0773 b6 4e
                 LDA
                            BYTE_004e
0775 b7 53
                 STA
                            BYTE 0053
0777 b6 4e
                 LDA
                            BYTE 004e
077b b7 4e
                            BYTE_004e
```

Ghidra - MC68705U3	35C B	IIN		
	_			
077d b6 4d	LDA	BYTE_004d		
077f b2 4b	SBC	BYTE_004b		
0781 b7 4d	STA	BYTE_004d		
0783 25 15	BCS	LAB_079a		
0785 3c 21	INC	BYTE_0021		
0787 be 21	LDX	BYTE_0021		
0789 d6 0d de	LDA	DAT Odde, X		
078c a3 02	CPX	#0x2		
078e 26 06	BNE	LAB 0796		
0790 3d 26	TST	BYTE 0026		
0792 26 02	BNE	LAB 0796		
		#0x2		
0794 ab 02	ADD	#UX2		
	B_0796		XREF[2]:	078e(j), 0792(j)
0796 b7 4c	STA	BYTE_004c		
0798 20 d5	BRA	LAB_076f		
	B_079a		XREF[1]:	0783(j)
079a b6 52	LDA	BYTE_0052		
079c b7 4d	STA	BYTE_004d		
079e b6 53	LDA	BYTE_0053		
07a0 b7 4e	STA	BYTE_004e		
07a2 44	LSRA			
07a3 24 04	BCC	LAB 07a9		
07a5 ae 0c	LDX	#0xc		
07a7 bf 23	STX	BYTE 0023		
		-		
LA	B 07a9		XREF[1]:	07a3(j)
07a9 4c	INCA			
07aa b7 22	STA	BYTE 0022		
07ac b6 49	LDA	BYTE 0049		
07ae b7 4d		BYTE 004d		
	STA	-		
07b0 b6 4a	LDA	BYTE_004a		
07b2 b7 4e	STA	BYTE_004e		
07b4 b6 82	LDA	BYTE_0082		= Eh
07b6 b7 4b	STA	BYTE_004b		
07b8 b6 83	LDA	BYTE_0083		= 10h
07ba b7 4c	STA	BYTE_004c		
	B_07bc		XREF[1]:	07d4(j)
07bc b6 4d	LDA	BYTE_004d		
07be b7 52	STA	BYTE_0052		
07c0 b6 4e	LDA	BYTE_004e		
07c2 b7 53	STA	BYTE_0053		
07c4 b6 4e	LDA	BYTE_004e		
07c6 b0 4c	SUB	BYTE 004c		
07c8 b7 4e	STA	BYTE 004e		
07ca b6 4d	LDA	BYTE 004d		
07cc b2 4b	SBC	BYTE 004b		
07ce b7 4d	STA	BYTE 004d		
07d0 25 04	BCS	 LAB 07d6		
07d2 3c 23	INC	BYTE 0023		
07d4 20 e6	BRA	LAB 07bc		
0741 20 00	Ditti	111111111111111111111111111111111111111		
T.A	B 07d6		XREF[1]:	07d0(j)
07d6 b6 52	LDA	BYTE 0052		0,40(),
07d8 b7 4d	STA	BYTE 004d		
07da b6 53	LDA	BYTE 0053		
07dc b7 4e	STA	BYTE 004e		
07dc B7 4e		-		
	CLR	BYTE_004b		
07e0 a6 3c	LDA	#0x3c		
07e2 b7 4c	STA	BYTE_004c		
	B 07e4		VDDD (11	07.6 (1)
07e4 b6 4d	_	DUMP 0041	XREF[1]:	U/IC(J)
	LDA	BYTE_004d		
07e6 b7 52	STA	BYTE_0052		
07e8 b6 4e	LDA	BYTE_004e		
07ea b7 53	STA	BYTE_0053		
07ec b6 4e	LDA	BYTE_004e		
07ee b0 4c	SUB	BYTE_004c		
07f0 b7 4e	STA	BYTE_004e		
07f2 b6 4d	LDA	BYTE_004d		
07f4 b2 4b	SBC	BYTE_004b		
07f6 b7 4d	STA	BYTE_004d		
07f8 25 04	BCS	LAB_07fe		
07fa 3c 24	INC	BYTE_0024		
07fc 20 e6	BRA	LAB_07e4		
LA	B_07fe		XREF[1]:	07f8(j)
07fe b6 53	LDA	BYTE_0053		
0800 b7 25	STA	BYTE_0025		
0802 81	RTS			

	******	*********	******	****
	*	FUNCTION		*
		**************************************	******	****
undefined		<pre>lc_Something_Dest_0x48_0x4f()</pre>		
underrned		ng Dest 0x48 0x4f	XREF[1].	Output Current Date Port A Mayba.
0803 b6 20	LDA	BYTE 0020	AKBI[I].	Odeput_current_bate_rore_x_maybu.
0805 a0 4f	SUB	#0×4f		
0807 b7 20	STA	BYTE 0020		
0809 3f 4d	CLR	BYTE 004d		
080b 3f 4e	CLR	BYTE 004e		
080d 3f 4f	CLR	BYTE 004f		
080f a6 03	LDA	#0x3		
0811 b7 26	STA	BYTE 0026		
0813 b6 80	LDA	BYTE 0080		= 2h
0815 b7 4b	STA	BYTE 004b		
0817 b6 81	LDA	BYTE 0081		
0819 b7 4c	STA	BYTE 004c		
		-		
	LAB 081b		XREF[1]:	083e(j)
081b 3c 4f	INC	BYTE 004f		
081d b6 4f	LDA	BYTE 004f		
081f b1 20	CMP	BYTE 0020		
0821 22 1d	BHI	LAB 0840		
0823 b6 4e	LDA	BYTE 004e		
0825 bb 4c	ADD	BYTE 004c		
0827 b7 4e	STA	BYTE 004e		
0829 b6 4d	LDA	BYTE 004d		
082b b9 4b	ADC	BYTE 004b		
082d b7 4d	STA	BYTE 004d		
082f a6 da	LDA	#0xda		
0831 b7 4c	STA	BYTE 004c		
0833 3c 26	INC	BYTE 0026		
0835 05 26 06		0x2,BYTE 0026,LAB 083e		
0838 3c 4c	INC	BYTE 004c		
083a 3c 4c	INC	BYTE 004c		
083c 3f 26	CLR	BYTE 0026		
		-		
	LAB 083e		XREF[1]:	0835(j)
083e 20 db	BRA	LAB 081b		
		-		
	LAB 0840		XREF[1]:	0821(j)
0840 b6 21	LDA	BYTE 0021		
0842 3d 26	TST	BYTE 0026		
0844 26 02	BNE	 LAB 0848		
0846 ab 0d	ADD	#0xd		
	LAB 0848		XREF[1]:	0844(j)
0848 48	ASLA			
0849 97	TAX			
084a 5c	INCX			
084b d6 0d eb	LDA	DAT Odeb, X		
084e bb 4e	ADD	BYTE 004e		
0850 b7 4e	STA	BYTE 004e		
0852 <mark>5a</mark>	DECX			
0853 d6 0d eb	LDA	DAT_0deb, X		
0856 b9 4d	ADC	BYTE_004d		
0858 b7 4d	STA	BYTE_004d		
085a b6 22	LDA	BYTE_0022		
085c 4a	DECA			
085d 48	ASLA			
085e bb 4e	ADD	BYTE_004e		
0860 b7 4e	STA	BYTE_004e		
0862 24 02	BCC	LAB_0866		
0864 3c 4d	INC	BYTE_004d		
	LAB_0866		XREF[1]:	0862(j)
0866 b6 4d	LDA	BYTE_004d		
0868 b7 47	STA	BYTE_0047		
086a b6 4e	LDA	BYTE_004e		
086c b7 48	STA	BYTE_0048		
086e b6 23	LDA	BYTE_0023		
0870 al 0c	CMP	#0xc		
0872 25 0a	BCS	LAB_087e		
0874 a0 0c	SUB	#0xc		
0876 3c 48	INC	BYTE_0048		
0878 3d 48	TST	BYTE_0048		
087a 26 02	BNE	LAB_087e		
087c 3c 47	INC	BYTE_0047		
	LAB_087e		XREF[2]:	0872(j), 087a(j)
087e 48	ASLA			
087f 97	TAX			
0880 5c	INCX			

```
0881 d6 0e 1f
                             DAT_Oe1f,X
0884 b7 4e
                   STA
0886 5a
                   DECX
0887 d6 0e 1f
                  LDA
                             DAT 0e1f,X
                 STA
                             BYTE_004d
088a b7 4d
088c ae 05
                 CLR
                             BYTE_004b
088e 3f 4b
0890 a6 3c
                 LDA
STA
                             #0x3c
                             BYTE 004c
0892 b7 4c
                             BYTE_0024
0896 b7 52
                             BYTE_0052
              LAB_0898
                                                           XREF[11: 08ad(i)
0898 34 52
                             BYTE_0052
                  LSR
089a 24 Oc
                             LAB_08a8
089c b6 4e
                  T.DA
                             BYTE_004e
                 ADD
089e bb 4c
                             BYTE_004c
08a0 b7 4e
                  STA
                             BYTE 004e
08a2 b6 4d
                             BYTE_004d
08a6 b7 4d
                  STA
                             BYTE_004d
              LAB_08a8
                                                           XREF[1]: 089a(j)
08a8 38 4c
                             BYTE_004c
08aa 39 4b
                             BYTE_004b
08ac 5a
                  DECX
08ad 2a e9
                             LAB 0898
                 BPL
08af b6 25
                 LDA
                             BYTE_0025
                ADD
STA
08b1 bb 4e
08b3 b7 4e
                             BYTE_004e
08b5 24 02
                 BCC
                             LAB 08b9
08b7 3c 4d
                 INC
                             BYTE_004d
              LAB_08b9
                                                           XREF[1]: 08b5(j)
               LDA
08b9 b6 4d
                             BYTE_004d
08bb b7 49
                  STA
                             BYTE 0049
                LDA
STA
LDA
ADD
08bd b6 4e
                             BYTE_004e
08c1 b6 20
                             BYTE_0020
08c3 ab 4f
                            #0x4f
08c5 b7 20
                             BYTE_0020
                  STA
08c7 <mark>81</mark>
                  RTS
               * FUNCTION *
              undefined TIMER_INTERRUPT()
undefined
               INT2 or TIMER interrupt
                                                          XREF[1]: Off8(*)
              TIMER INTERRUPT
08c8 a6 03
08ca b7 08
                  STA
                             TDR_Timer_Data_Register
                 BCLR
08cc 1f 09
                             0x7,TCR_Timer_Control_Register
                JSR
JSR
BRCLR
08ce cd 09 d4
                             Read_Port_D_Update_CLR
                             PortD_Update_PONI_IONI_bits
08d1 cd 06 b2
                             0x1,RAM_001b,LAB_08da
08d4 03 1b 03
08d7 cd 09 85
                  JSR
                             Read_Port_D
                                                         XREF[1]: 08d4(j)
              LAB_08da
08da 3a 5b
                  DEC
                             RAM_005b
08dc 26 07
                             LAB_08e5
08de cd 09 48
                             MoveDatabytes_061_06f
08e1 a6 10
                  T.DA
                             #0x10
                             RAM_005b
08e3 b7 5b
                  STA
              LAB_08e5
                                                          XREF[1]: 08dc(j)
08e5 3a 5c
                             RAM_005c
08e7 26 Of
                  BNE
                             LAB_08f8
#0xc8
08e9 a6 c8
                 LDA
                 STA
DEC
                             RAM_005c
08ed 3a 5d
                             RAM_005D
                 BNE
08ef 26 07
                             LAB_08f8
08f1 a6 02
                 LDA
STA
                             #0x2
                             RAM_005D
08f3 b7 5d
08f5 cd 08 f9
                             Something_RAM_20_25
                                                           XREF[2]: 08e7(j), 08ef(j)
              LAB_08f8
08f8 <mark>80</mark>
                 RTI
```

```
FUNCTION
               undefined Something_RAM_20_25()
               Something_RAM_20_25
                                                            XREF[1]: TIMER_INTERRUPT:08f5(c)
08f9 a6 3c
                LDA
                             #0x3c
                  INC
                              BYTE 0025
08fb 3c 25
                 CMP
BHI
CLR
08fd b1 25
08ff 22 46
                              LAB_0947
0901 3f 25
                              BYTE_0025
0903 a6 3c
                  LDA
                              #0x3c
0905 3c 24
                  INC
                              BYTE_0024
0907 b1 24
                              BYTE_0024
0909 22 3c
                  BHI
                              LAB_0947
090b 3f 24
                  CLR
                              BYTE_0024
090d a6 18
                  LDA
                              #0x18
090f 3c 23
                              BYTE_0023
0911 b1 23
                              BYTE_0023
0913 22 32
                  BHI
                              LAB_0947
0915 3f 23
                   CLR
                              BYTE 0023
0917 be 21
                              BYTE 0021
                  LDX
0919 d6 0e 37
                              DAT_0e37, X
091c a1 1c
                   CMP
                              LAB_0925
091e 26 05
                   BNE
0920 3d 26
                              BYTE 0026
                   TST
0922 26 01
                              LAB_0925
0924 4c
                                                             XREF[2]: 091e(j), 0922(j)
               LAB_0925
0925 3c 22
                              BYTE_0022
                 INC
CMP
0927 b1 22
                              BYTE_0022
0929 24 1c
                              LAB_0947
092b a6 01
                 LDA
                              #0x1
                              BYTE_0022
092d b7 22
                  STA
092f a6 0c
                  LDA
                              #0xc
0931 3c 21
                              BYTE_0021
0933 b1 21
                  CMP
                              BYTE_0021
                  BHI
0935 22 10
                              LAB_0947
0937 a6 01
                              #0x1
                  LDA
0939 b7 21
                  STA
                              BYTE_0021
093b 3c 20
                              BYTE_0020
093d 3c 26
                              BYTE_0026
093f b6 26
                  LDA
                              BYTE_0026
0941 a1 03
                  CMP
                              #0x3
                              LAB_0947
0945 3f 26
                  CLR
                              BYTE_0026
               LAB_0947
                                                             XREF[6]: 08ff(j), 0909(j), 0913(j),
                                                                         0929(j), 0935(j), 0943(j)
0947 81
                                       FUNCTION
               undefined MoveDatabytes_061_06f()
undefined
                               <RETURN>
               MoveDatabytes_061_06f
                                                           XREF[1]: TIMER_INTERRUPT:08de(c)
                LDA
STA
LDA
STA
LDA
STA
LDA
0948 b6 6c
                             BYTE 006c
094a b7 6f
                              BYTE_006f
094c b6 6b
                              BYTE_006b
094e b7 6e
                              BYTE_006e
0950 b6 6a
                              BYTE 006a
0952 b7 6d
                              BYTE_006d
0954 b6 69
                              BYTE_0069
0956 b7 6c
                  STA
                              BYTE_006c
                  LDA
0958 b6 68
                              BYTE_0068
095a b7 6b
                  STA
                              BYTE 006b
                              BYTE_0067
095e b7 6a
                              BYTE_006a
0960 b6 66
                  LDA
                              BYTE_0066
0962 b7 69
                  STA
                              BYTE 0069
0964 b6 65
                  LDA
                              BYTE 0065
0966 b7 68
                              BYTE_0068
0968 b6 64
                  LDA
                              BYTE_0064
096a b7 67
                  STA
                              BYTE 0067
096c b6 63
                  LDA
                              BYTE 0063
096e b7 66
                              BYTE_0066
0970 b6 62
0972 b7 65
                   STA
                              BYTE_0065
0974 b6 61
                   LDA
                              BYTE 0061
0976 b7 64
                   STA
                              BYTE 0064
097a b7 63
                              BYTE_0063
```

```
097c b6 5f
                   LDA
                              BYTE_005f
                              BYTE_0062
BYTE_005e
097e b7 62
                   STA
0980 b6 5e
                   LDA
0982 b7 61
                   STA
                              BYTE_0061
0984 81
                   RTS
               * FUNCTION *
               undefined Read_Port_D()
 undefined
               Read_Port_D
                                                            XREF[1]: TIMER_INTERRUPT:08d7(c)
                              RAM_0071
LAB_09af
0985 3a 71
0987 26 26
                  DEC
                   BNE
0989 a6 80
098b b7 71
                   STA
                              RAM_0071
098d b6 72
                   LDA
                              BYTE_0072
098f 4d
                   TSTA
0990 27 08
                              LAB_099a
                   BEQ
0992 44
0993 b7 72
                   STA
                              BYTE_0072
0995 44
                   LSRA
0996 44
                   LSRA
0998 44
0999 4c
                   INCA
               LAB_099a
                                                             XREF[1]: 0990(j)
099a ab 21
099c b7 11
                   STA
                              RAM_0011
099e b6 73
                   LDA
                              BYTE_0073
09a0 4d
                   TSTA
09a1 27 08
                              LAB_09ab
09a3 44
09a4 b7 73
                   STA
                              BYTE_0073
09a6 44
                   LSRA
09a7 44
                   LSRA
09a9 44
                   LSRA
09aa 4c
                   INCA
               LAB_09ab
                                                             XREF[1]:
                                                                         09a1(j)
                              #0x21
09ad b7 10
                   STA
                              RAM_0010
               LAB_09af
                                                             XREF[1]:
                                                                         0987(j)
09af 09 03 02
                   BRCLR
                              0x4, PORTD, LAB_09b4
09b2 3c 72
                   INC
                              BYTE_0072
               LAB_09b4
                                                             XREF[1]:
                                                                         09af(j)
09b4 0a 03 02
                              0x5, PORTD, LAB_09b9
                   BRSET
09b7 3c 73
                              BYTE_0073
               LAB_09b9
                                                             XREF[1]:
                                                                         09b4(j)
09b9 <mark>81</mark>
                   RTS
               SWI_INTERRUPT
                                                             XREF[1]:
                                                                         0ffc(*)
09ba 9d
                   NOP
09bb 80
                   RTI
```

```
FUNCTION
                   **************
                  undefined Clock_PB3_RMM_Return_Port_A()
                                                     Clock_PB3_RMM_Return_Port_A
                                                                                        Read_Bytes_from_Port_A:051b(c),
                                                                                        Read_Bytes_from_Port_A:0520(c),
                                                                                        Read_Bytes_from_Port_A:0525(c),
                                                                                        Read_Bytes_from_Port_A:052a(c),
                                                                                        Read_Bytes_from_Port_A:052f(c),
                                                                                        Read_Bytes_from_Port_A:0575(c),
Read_Bytes_from_Port_A:057a(c),
                                                                                        Read_Bytes_from_Port_A:057f(c),
                                                                                        Read_Bytes_from_Port_A:0584(c),
                                                                                        Read_Bytes_from_Port_A:0594(c),
                                                                                        Read_Bytes_from_Port_A:0599(c),
Read_Bytes_from_Port_A:05c9(c),
                                                                                        Read_Bytes_from_Port_A:05d2(c),
                                                                                        Read_Bytes_from_Port_A:05d7(c),
                                                                                        {\tt Read\_Bytes\_from\_Port\_A:05df(c)}\, ,
                                                                                        Read_Bytes_from_Port_A:060%(c),
Read_Bytes_from_Port_A:0610(c),
                                                                                        Read_Bytes_from_Port_A:0615(c),
                                                                                        {\tt Output\_Current\_Date\_Port\_A\_Mayb} \textbf{a.}
                                                                                        [more]
09bc 9b
                    BCLR
LDA
BSET
09bd 17 01
                                    0x3,PORTB
09bf b6 00
                                    PORTA
09c1 16 01
                                    0x3,PORTB
09c3 <mark>9a</mark>
                      CLI
09c4 <mark>81</mark>
                                FUNCTION
                  undefined Write_RegA_To_PortA_And_Latch_to_IDM()
 undefined
                                      <RETURN>
                  Output Current Date Port A Maybe.
                     SEI
09c5 9b
                  SEI
STA
LDA
STA
BCLR
BSET
CLR
CLR
09c6 b7 00
09c8 a6 ff
                                    #0xff
09ca b7 04
                                   DDRA
09cc 11 01
                                   0x0,PORTB
09ce 10 01
                                   0x0,PORTB
09d0 3f 04
                                  DDRA
09d2 9a
                      CLI
09d3 81
                     RTS
                  * FUNCTION *
                  undefined Read_Port_D_Update_CLR()
undefined
                    A:1 <RETURN>
                  Read_Port_D_Update_CLR
                                                                       XREF[1]: TIMER_INTERRUPT:08ce(c)
                  LDA PORTD
STA PortD_SavedValue
AND #0xc
ASLA
ASLA
09d4 b6 03
09d6 b7 70
09d8 a4 0c
09da 48
09db 48
                  STA PortD_PONI_IONI_bit_4_5_Ring_3_0  
Value 4 is 0100. The logic checks if PB2 != 0, which is PONI ...  
If PONI = TRUE, read memory [0x0f0c + PCR] (PB0/PB1) and OR t...
09dc b7 19
                   In memory starting at 0x0FOC we have the values
                   In effect, the logic is that
                  IF (PONI=TRUE)
                     \label{eq:port_poni_initial} $$\operatorname{PortD_PONI_IONI_BIT_4_5} = 1 << \operatorname{PCR[1:0]}; \ // \ \operatorname{Set \ bit \ 0 \ to \ 3} \dots $$
                  BRCLR 0x2,PortD_SavedVa
LDA PortD_SavedValue
AND #0x3
09de 05 70 0c
                                    0x2, PortD_SavedValue, LAB_09ed
09e3 a4 03
09e5 97

        09e5 97
        TAX

        09e6 d6 0f 0c
        LDA
        PCR_bits,X

        09e9 ba 19
        ORA
        PortD_PONI_IONI_bit_4_5_Ring_3_0

        09eb b7 19
        STA
        PortD_PONI_IONI_bit_4_5_Ring_3_0
```

```
LAB_09ed
                                                            XREF[1]: 09de(j)
09ed 81
               ***************
               * FUNCTION *
               undefined WriteDateBytesToPortA_LatchToIDB_7_()
undefined
                 A:1
                              <RETURN>
               WriteDateBytesToPortA_LatchToIDB_7_0 XREF[1]: Output_Current_Date_Port_A_Maybe.
                  LDA
                             #0xff
09f0 b7 04
                   STA
                              DDRA
09f2 a6 Of
                              #0xf
                   T.DA
09f4 b7 00
                   STA
                              PORTA
09f6 13 01
                   BCLR
                              0x1,PORTB
09f8 12 01
                   BSET
                              0x1,PORTB
09fa a6 f0
                   LDA
                              #0xf0
09fc b7 00
                   STA
                              PORTA
09fe 13 01
                              0x1,PORTB
0a00 12 01
0a02 a6 05
                   LDA
                              #0x5
0a04 b7 00
                   STA
                              PORTA
0a06 13 01
                   BCLR
                              0x1,PORTB
                              0x1,PORTB
0a0a b6 26
                              BYTE_0026
0a0c a4 03
                   AND
                              #0×3
0a0e 48
                   ASLA
0a0f 48
                   ASLA
0a10 aa f1
0a12 b7 00
                   STA
                              PORTA
0a14 13 01
                   BCLR
                              0x1,PORTB
0a16 12 01
                   BSET
                              0x1,PORTB
0a18 be 20
                              BYTE_0020
0a1a 58
0a1b d6 0e 44
                   LDA
                              DAT_0e44,X
Oale aa dO
                   ORA
                              #0xd0
0a20 b7 00
                              PORTA
                   STA
0a22 13 01
                              0x1,PORTB
0a24 12 01
                   BSET
                              0x1,PORTB
0a26 5c
                   TNCX
0a27 d6 0e 44
                              DAT 0e44.X
                   LDA
0a2a aa c0
                   ORA
                              #0xc0
0a2c b7 00
                              PORTA
0a2e 13 01
                   BCLB
                              0x1,PORTB
0a30 12 01
                   BSET
                              0x1, PORTB
0a32 be 21
                   LDX
                              BYTE 0021
0a34 58
0a35 d6 0e 44
                   LDA
                              DAT_0e44,X
0a38 aa b0
                   ORA
                              #0xb0
0a3a b7 00
                              PORTA
                   STA
0a3c 13 01
                              0x1,PORTB
0a3e 12 01
                              0x1,PORTB
0a40 5c
                   INCX
0a41 d6 0e 44
                              DAT 0e44,X
                   T.DA
0a44 aa a0
                   ORA
                              #0xa0
0a46 b7 00
                              PORTA
0a48 13 01
                              0x1,PORTB
0a4a 12 01
                   BSET
                              0x1,PORTB
                              BYTE 0022
0a4c be 22
                   LDX
                   ASLX
0a4e 58
0a4f d6 0e 44
                              DAT_0e44,X
0a52 aa 90
                              #0x90
0a54 b7 00
                   STA
                              PORTA
0a56 13 01
                   BCLR
                              0x1, PORTB
0a58 12 01
                              0x1,PORTB
0a5a <mark>5c</mark>
0a5b d6 0e 44
                   LDA
                              DAT_0e44,X
0a5e aa 80
0a60 b7 00
                   ORA
                              #0x80
                              PORTA
                   STA
0a62 13 01
0a64 12 01
                   BSET
                              0x1,PORTB
0a66 be 23
                   T.DX
                              BYTE_0023
0a68 58
                   ASLX
0a69 d6 0e 44
                   LDA
                              DAT_0e44,X
0a6c aa 70
                              #0x70
0a6e b7 00
                   STA
                              PORTA
0a70 13 01
                   BCLR
                              0x1.PORTB
0a72 12 01
                   BSET
                              0x1,PORTB
0a74 5c
                   INCX
0a75 d6 0e 44
                              DAT_0e44, X
0a78 aa 60
                   ORA
                              #0×60
0a7a b7 00
                   STA
                              PORTA
0a7c 13 01
                   BCLR
                              0x1,PORTB
0a80 be 24
                              BYTE_0024
```

```
0a82 58
0a83 d6 0e 44
                   LDA
                              DAT_0e44,X
                              #0x50
0a86 aa 50
                   ORA
0a88 b7 00
                              PORTA
                   STA
0a8a 13 01
                   BCLR
                              0x1,PORTB
0a8c 12 01
                              0x1,PORTB
0a8e 5c
                   INCX
0a8f d6 0e 44
                   LDA
                              DAT 0e44.X
0a92 aa 40
                              #0×40
                   ORA
0a94 b7 00
0a96 13 01
                              0x1,PORTB
0a98 12 01
                   BSET
                              0x1,PORTB
0a9a be 25
                   T.DX
                              BYTE 0025
0a9c 58
                   ASLX
0a9d d6 0e 44
                              DAT_0e44,X
0aa0 aa 30
                   ORA
                              #0x30
0aa2 b7 00
                   STA
                              PORTA
                              0x1,PORTB
0aa4 13 01
                   BCLR
                              0x1,PORTB
0aa6 12 01
0aa8 be 25
                              BYTE_0025
0aaa d6 0e 44
                   LDA
                              DAT 0e44,X
Oaad aa 20
                   ORA
                              #0x20
0aaf b7 00
                   STA
                              PORTA
0ab1 13 01
                              0x1,PORTB
0ab3 12 01
                   BSET
                              0x1,PORTB
0ab5 a6 01
                   T.DA
                              #0×1
0ab7 b7 00
                   STA
                              PORTA
0ab9 13 01
                   BCLR
                              0x1,PORTB
0abb 12 01
0abd 3f 04
                   CLR
                              DDRA
0abf 81
                   RTS
               * FUNCTION *
               undefined RTC_Initialize_Maybe()
undefined
                               <RETURN>
                 A:1
               RTC_Initialize_Maybe
                                                                          Output_Current_Date_Port_A_Mayba.
                                                                          0bd8(j)
0ac0 a6 f0
                              #0xf0
0ac2 b7 04
                              DDRA
                   STA
                              #0×0
0ac6 b7 00
                   STA
                              PORTA
0ac8 15 01
                   BCLR
                              0x2, PORTB
0aca 14 01
                   BSET
                              0x2, PORTB
Oacc a6 fO
                              #0xf0
                   STA
                              PORTA
0ad0 15 01
                   BCLR
                              0x2,PORTB
                   LDA
0ad2 b6 00
                              PORTA
0ad4 14 01
                              0x2,PORTB
0ad6 a4 0f
0ad8 44
                   LSRA
0ad9 44
                   LSRA
0ada b7 26
                              BYTE 0026
                   STA
Oadc a6 c0
                              #0xc0
0ade b7 00
                              PORTA
0ae0 15 01
                   BCT.R
                              0x2.PORTB
                   LDA
0ae2 b6 00
                              PORTA
0ae4 14 01
                   BSET
                              0x2,PORTB
0ae6 a4 Of
                              #0xf
0ae8 b7 20
                              BYTE_0020
Oaea a6 dO
                   LDA
                              #0xd0
0aec b7 00
                   STA
                              PORTA
0aee 15 01
                   BCLR
                              0x2,PORTB
0af0 b6 00
                              PORTA
0af2 14 01
                   BSET
                              0x2.PORTB
0af4 a4 Of
                   AND
                              #0xf
0af6 97
                   TAX
0af7 58
0af8 58
                   ASLX
0af9 58
                   AST.X
Oafa bf 52
                              BYTE_0052
                   STX
0afc 48
                   ASLA
Oafd bb 52
                              BYTE_0052
Oaff bb 20
                   ADD
                              BYTE_0020
0b01 b7 20
                   STA
                              BYTE 0020
0b03 a6 a0
                   LDA
                              #0xa0
0b05 b7 00
                   STA
                              PORTA
0b07 15 01
                              0x2,PORTB
0b09 b6 00
                   LDA
                              PORTA
                              0x2.PORTB
0b0b 14 01
                   BSET
0b0d a4 0f
                   AND
                              #0xf
                              BYTE_0021
0b11 a6 b0
                              #0xb0
```

ıra -			870503_	30C.BII	N
	0b13			STA	PORTA
	0b15			BCLR	0x2,PORTB
	0b17			LDA	PORTA
	0b19				0x2,PORTB
	0b1b		0f	AND	#0xf
	0b1d			TAX	
	0b1e			ASLX	
	0b1f			ASLX	
	0b20	58		ASLX	
	0b21			STX	BYTE_0052
	0b23	48		ASLA	
	0b24	bb	52	ADD	BYTE_0052
	0b26			ADD	BYTE_0021
	0b28	b7	21		BYTE_0021
	0b2a			LDA	#0x80
	0b2c			STA	PORTA
	0b2e				0x2,PORTB
	0b30			LDA	PORTA
	0b32				0x2,PORTB
	0b34				#0xf
	0b36				BYTE_0022
	0b38			LDA	#0x90
	0b3a			STA	PORTA
	0b3c				0x2, PORTB
	0b3e				PORTA
	0b40			BSET	0x2,PORTB
	0b42		ÜĖ		#0xf
	0b44			TAX	
	0b45			ASLX	
	0b46			ASLX	
	0b47			ASLX	
	0b48		52		BYTE_0052
	0b4a			ASLA	
	0b4b				BYTE_0052
	0b4d				BYTE_0022
	0b4f			STA	BYTE_0022
	0b51				#0x60
	0b53			STA	PORTA
	0b55				0x2,PORTB
	0b57				PORTA
	0b59 0b5b			BSET	0x2,PORTB #0xf
	0b5d 0b5f				BYTE_0023 #0x70
	0b51			LDA STA	PORTA
	0b63			BCLR	0x2,PORTB
	0b65				PORTA
	0b67				0x2,PORTB
	0b69			AND	#0xf
	0b6b		01	TAX	11 0212
	0b6c			ASLX	
	0b6d			ASLX	
	0b6e			ASLX	
	0b6f		52		BYTE 0052
	0b71			ASLA	
	0b72			ADD	BYTE 0052
	0b74				BYTE 0023
	0b76	b7	23	STA	BYTE 0023
	0b78			LDA	#0x40
	0b7a			STA	PORTA
	0b7c			BCLR	0x2,PORTB
	0b7e			LDA	PORTA
	0b80	14	01	BSET	0x2,PORTB
	0b82	a4	Of	AND	#0xf
	0b84	b7	24	STA	BYTE 0024
	0b86	a6	50	LDA	#0x50
	0b88	b7	00	STA	PORTA
	0b8a	15	01	BCLR	0x2,PORTB
	0b8c	b6	00	LDA	PORTA
	0b8e	14	01	BSET	0x2,PORTB
	0b90	a4	Of	AND	#0xf
	0b92	97		TAX	
	0b93	58		ASLX	
	0b94	58		ASLX	
	0b95	58		ASLX	
	0b96	bf	52	STX	BYTE_0052
	0b98	48		ASLA	
	0b99	bb	52	ADD	BYTE_0052
	0b9b	bb	24	ADD	BYTE_0024
	0b9d				BYTE_0024
	0b9f	a6	20	LDA	#0x20
	0ba1	b7	00	STA	PORTA
	0ba3	15	01	BCLR	0x2,PORTB
	0ba5	b6	00	LDA	PORTA
	0ba7	14	01	BSET	0x2,PORTB

```
0ba9 a4 Of
                                  #0xf
0bab b7 25
                      STA
                                  BYTE_0025
0bad a6 30
                      LDA
                                  #0x30
0baf b7 00
                      STA
                                  PORTA
0bb1 15 01
                      BCLR
                                  0x2,PORTB
0bb3 b6 00
0bb5 14 01
                      BSET
                                  0x2,PORTB
0bb7 a4 0f
                      AND
                                  #0xf
0bb9 97
                      TAX
0bba 58
0bbb 58
0bbc 58
                      ASLX
Obbd bf 52
                                  BYTE_0052
                      STX
0bbf 48
                      ASLA
0bc0 bb 52
                                  BYTE_0052
0bc2 bb 25
                      ADD
                                  BYTE_0025
0bc4 b7 25
                      STA
                                  BYTE_0025
0bc6 a6 00
                      LDA
                                  #0×0
0bc8 b7 00
                                  PORTA
                      STA
0bca 15 01
                      BCLR
                                  0x2,PORTB
0bcc b6 00
                      LDA
                                  PORTA
                                  0x2,PORTB
0bce 14 01
                      BSET
0bd0 a4 0f
                      AND
                                  #0xf
0bd2 a4 08
                                  #0x8
0bd4 a1 08
                      CMP
0bd6 26 03
                      BNE
                                  LAB_0bdb
                                  RTC_Initialize_Maybe
0bd8 cc 0a c0
                      JMP
                  LAB_0bdb
                                                                      XREF[1]:
0bdb 3f 04
                      CLR
                                  DDRA
0bdd 81
                      RTS
0bde 00
                      ??
??
                                  00h
00h
0be0 00
                                  00h
0be1 00
                      ??
                                  00h
                      ??
0be2 00
                                  00h
                      ??
0be3 00
                                  00h
0be4 00
0be5 00
                      ??
                                  00h
                      ??
0be6 00
                                  00h
0be7 00
                                  00h
                      ??
0be8 00
                                  00h
                      ??
                      ??
??
??
00h
0beb 00
                                  00h
0bec 00
                                  00h
0bed 00
                      ??
                                  00h
                      ??
                                  00h
                      ??
??
??
0bef 00
                                  00h
0bf0 00
0bf1 00
                                  00h
0bf2 00
                      ??
0bf3 00
                      ??
                                  00h
                      ??
0bf4 00
                                  00h
0bf5 00
                                  00h
                      ??
0bf6 00
                                  00h
0bf7 00
                      ??
0bf8 00
                                  00h
0bf9 00
                                  00h
0bfa 00
                      ??
                                  00h
??
                                  00h
0bfc 00
                                  00h
                      ??
00h
0bfe 00
                                  00h
0bff 00
                      ??
                                  00h
0c00 <mark>00</mark>
                      ??
0c01 <mark>00</mark>
                      ??
                                  00h
0c02 00
                      ??
??
                                  00h
0c03 00
                                  00h
0c04 <mark>00</mark>
                      ??
0c05 <mark>00</mark>
                      ??
                                  00h
                      ??
??
??
0c06 00
                                  00h
0c07 00
                                  00h
0c08 00
                                  00h
                      ??
0c09 00
                                  00h
0c0a <mark>00</mark>
                      ??
0c0b 00
                                  00h
                      ??
0c0c 00
                                  00h
0c0d 00
                                  00h
0c0e <mark>00</mark>
0c0f 00
                      ??
                                  00h
                      22
                                  00h
0c10 00
0c11 00
                      ??
                                  00h
0c12 <mark>00</mark>
                                  00h
0c13 <mark>00</mark>
                                  00h
```

а	- MC	C68705U3_	_35C.BII	V
	0c14	00	??	00h
	0c15	00	??	00h
	0c16	00	??	00h
	0c17	00	??	00h
	0c18 0c19	00	??	00h
	0c19		??	00h 00h
		00	??	00h
	0c1c		??	00h
	0c1d		??	00h
	0c1e	00	??	00h
	0c1f	00	??	00h
	0c20	00	??	00h
	0c21		??	00h
	0c22	00	??	00h
	0c23 0c24	00	??	00h 00h
	0c24 0c25	00	??	00h
		00	??	00h
	0c27	00	??	00h
	0c28	00	??	00h
	0c29	00	??	00h
	0c2a	00	??	00h
	0c2b		??	00h
		00	??	00h
	0c2d		??	00h
	0c2e 0c2f	00	??	00h 00h
	0c21		??	00h
	0c30		??	00h
	0c32	00	??	00h
	0c33	00	??	00h
	0c34	00	??	00h
	0c35	00	??	00h
	0c36	00	??	00h
	0c37	00	??	00h
	0c38		??	00h
	0c39 0c3a	00	??	00h 00h
		00	??	00h
	0c3c	00	??	00h
	0c3d		??	00h
	0c3e		??	00h
	0c3f	00	??	00h
	0c40	00	??	00h
	0c41	00	??	00h
	0c42		??	00h
	0c43 0c44	00	??	00h 00h
	0c45	00	??	00h
	0c46	00	??	00h
	0c47	00	??	00h
	0c48	00	??	00h
	0c49	00	??	00h
	0c4a		??	00h
	0c4b 0c4c	00	??	00h 00h
	0c4d		??	00h
	0c4e		??	00h
	0c4f		??	00h
	0c50	00	??	00h
	0c51	00	??	00h
	0c52	00	??	00h
	0c53		??	00h
	0c54		??	00h
	0c55		??	00h 00h
	0c56 0c57		??	00h
	0c58		??	00h
	0c59		??	00h
	0c5a	00	??	00h
	0c5b	00	??	00h
	0c5c		??	00h
	0c5d		??	00h
	0c5e		??	00h
	0c5f 0c60		??	00h 00h
	0c60		??	00h
	0c62		??	00h
	0c63		??	00h
	0c64		??	00h
	0c65	00	??	00h
	0c66		??	00h
	0c67		??	00h
	0c68	UU	??	00h
_				

- MO	C68705U3	35C.BII	V
0c69	00	??	00h
0c6a	00	??	00h
0c6b	00	??	00h
0060	00	??	00h
0c6d 0c6e	00	??	00h 00h
0c6f	00	??	00h
0c70	00	??	00h
0c71	00	??	00h
0c72	00	??	00h
0c73	00	??	00h
0c74 0c75	00	??	00h 00h
0c76	00	??	00h
0c77	00	??	00h
0c78	00	??	00h
0c79	00	??	00h
0c7a	00	??	00h
0c7b	00	??	00h 00h
0c7c 0c7d	00	??	00h
0c7e	00	??	00h
0c7f	00	??	00h
0c80	00	??	00h
0c81	00	??	00h
0c82 0c83	00	??	00h 00h
0c84	00	??	00h
0c85	00	??	00h
0c86	00	??	00h
0c87	00	??	00h
0c88	00	??	00h
0c89	00	??	00h
0c8a 0c8b	00	??	00h 00h
0080	00	??	00h
0c8d	00	??	00h
0c8e	00	??	00h
0c8f	00	??	00h
0c90	00	??	00h
0c91 0c92	00	??	00h 00h
0093	00	??	00h
0c94	00	??	00h
0c95	00	??	00h
0c96	00	??	00h
0c97	00	??	00h
0c98 0c99	00	??	00h 00h
0c9a	00	??	00h
0c9b	00	??	00h
0c9c	00	??	00h
0c9d	00	??	00h
0c9e 0c9f	00	??	00h
0ca0	00	??	00h 00h
0ca1	00	??	00h
0ca2	00	??	00h
0ca3	00	??	00h
0ca4	00	??	00h
0ca5	00	??	00h
0ca6 0ca7	00	??	00h 00h
0ca8	00	??	00h
0ca9	00	??	00h
0caa	00	??	00h
0cab	00	??	00h
0cac	00	??	00h
0cad 0cae	00	??	00h 00h
Ocaf	00	??	00h
0cb0	00	??	00h
0cb1	00	??	00h
0cb2	00	??	00h
0cb3	00	??	00h
0cb4 0cb5	00	??	00h 00h
0cb5	00	??	00h
0cb7	00	??	00h
0cb8	00	??	00h
0cb9	00	??	00h
0cba	00	??	00h
0cbb 0cbc	00	??	00h 00h
0cbd		??	00h

```
Ghidra - MC68705U3_35C.BIN
              0cbe 00
              0cbf 00
                                                    00h
              0cc0 00
                                       ??
                                      ??
              0cc1 00
                                                    00h
                                       ??
              0cc2 00
                                                    00h
              0cc3 <mark>00</mark>
                                      ??
              0cc4 00
                                                    00h
              0cc5 00
                                      ??
                                                    00h
                                      ??
              0cc6 00
                                                    00h
              0cc7 00
                                      ??
              0cc8 <mark>00</mark>
                                      ??
                                      ??
??
??
              0cc9 <mark>00</mark>
                                                    00h
              0cca 00
                                                    00h
              0ccb 00
                                                    00h
              0ccc 00
                                      ??
              0ccd 00
                                      ??
                                                    00h
                                      ??
??
??
              0cce 00
                                                    00h
              0ccf 00
                                                    00h
              0cd0 00
                                                    00h
                                      ??
              0cd1 00
              0cd2 00
                                                    00h
                                      ??
              0cd3 00
                                                    00h
              0cd4 00
                                                    00h
              0cd5 00
                                       ??
              0cd6 00
                                      ??
??
??
              0cd7 00
                                                    00h
              0cd8 00
                                                    00h
                                      ??
              0cd9 00
                                                    00h
              0cdb 00
                                      ??
                                                    00h
                                      ??
              0cdc 00
                                                    00h
              0cdd 00
                                                    00h
              0cde 00
                                                    00h
              0cdf 00
              0ce0 <mark>00</mark>
                                      ??
                                                    00h
                                      ??
              0ce1 00
                                                    00h
                                      ??
              0ce2 00
                                                    00h
              0ce3 <mark>00</mark>
              0ce4 00
                                      ??
                                                    00h
                                      ??
              0ce5 00
                                                    00h
              0ce6 00
                                                    00h
                                      ??
              0ce7 00
                                                    00h
              0ce8 <mark>00</mark>
                                      ??
                                      ??
??
??
              0ce9 <mark>00</mark>
                                                    00h
              0cea 00
                                                    00h
              0ceb 00
                                                    00h
              0cec 00
                                      ??
                                                    00h
              0ced 00
                                      ??
                                      ??
??
??
              0cee 00
                                                    00h
              0cef 00
              0cf0 00
                                                    00h
              0cf1 00
              0cf2 00
                                      ??
                                                    00h
                                      ??
              0cf3 00
                                                    00h
              0cf4 00
                                      22
                                                    00h
              0cf5 00
                                      ??
                                                    00h
              0cf6 00
              0cf7 00
                                                    00h
                                 DAT_Ocf8
                                                                                           XREF[27]:
                                                                                                          Something_RAM_0052_0059:021a(*),
                                                                                                          Something_RAM_0052_0059:0229(*),
                                                                                                          Something_RAM_0052_0059:02b9(*),
                                                                                                          Something_RAM_0052_0059:02d7(*),
Something_RAM_0052_0059:02f9(*),
Something_RAM_0052_0059:030H(*),
                                                                                                          Something_RAM_0052_0059:0343(*),
                                                                                                          Something_RAM_0052_0059:0352(*),
                                                                                                          Something_RAM_0052_0059:0366(*),
Something_RAM_0052_0059:0375(*),
Something_PortC:0393(*),
                                                                                                          Something_PortC:03a2(*),
                                                                                                          Something_PortC:03b4(*),
                                                                                                          Something_PortC:03c1(*),
                                                                                                          Something_PortC:03d1(*),
                                                                                                          Something_PortC:03e2(*),
```

```
    Ocf8 00
    ??
    00h

    Ocf9 20
    ??
    20h

    Ocfa 28
    ??
    28h
    (

    Ocfb 2a
    ??
    2Ah
    *

    Ocfc 50
    ??
    50h
    P

    Ocfd 51
    ??
    51h
    Q
```

Something_PortC:0408(*),
Something_PortC:0416(*),
Something_PortC:0426(*),
Something_PortC:044b(*), [more]

Ghidra - MC6870	_				
Ocfe 54	??	54h	T		
0cff 55	??	55h	U		
0d00 5f	??	5Fh	_		
0d01 66	??	66h	f		
0d02 6e	??	6Eh	n		
0d03 4e	??	4Eh	N		
0d04 5d	??	5Dh]		
0d05 08	??	08h			
0d06 44	??	44h	D		
0d07 4f	??	4Fh	0		
0d08 77	??	77h	W		
0d09 11	??	11h			
0d0a 6b	??	6Bh	k		
0d0b 3b	??	3Bh	;		
0d0c 1d	??	1Dh			
0d0d 3e	??	3Eh	>		
0d0e 7e	??	7Eh	~		
0d0f 13	??	13h			
0d10 7f	??	7Fh			
0d10 71	??	3Fh	?		
0011 31		3511	:		
	DAT_0d12			XREF[2]:	Read_Bytes_from_Port_A:05e@(*), Read_Bytes_from_Port_A:05e@(*)
0d12 3a	??	3Ah	:		
0d13 3a	??	3Ah	:		
0d14 52	??	52h	R		
0d15 3a	??	3Ah	:		
0d16 3a	??	3Ah	:		
0d17 57	??	57h	W		
0d18 52	??	52h	R		
0d19 57	??	57h	W		
	DAT_0d1a			XREF[2]:	<pre>Read_Bytes_from_Port_A:05fa(*), Read_Bytes_from_Port_A:0600(*)</pre>
0d1a 43	??	43h	С		
0d1b 44	??	44h	D		
0d1c 44	??	44h	D		
0d1d 44	??	44h	D		
0d1e 43	??	43h	C		
0d1f 41	??	41h	A		
0d20 44	??	44h	D		
0d21 41	??	41h	A		
	DAT_0d22			XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d22 00	DAT_0d22	00h		XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d22 00 0d23 00				XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
	??	00h	U	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00	??	00h 00h	Ū	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55	?? ?? ??	00h 00h 55h	U	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11	?? ?? ?? ??	00h 00h 55h 11h		XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55	?? ?? ?? ??	00h 00h 55h 11h 55h		XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11	?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h	Ū	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55	?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h	Ū	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11	?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h	U	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55	?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h	U	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11	?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h	U U	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55	?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h	U U	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55	?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h	U U U	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2d 11 0d2c 55	?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h	U U U	XREF(8):	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2d 11 0d2e 55	?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h	U U U U	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2d 11 0d2c 55 0d2d 11 0d2e 55 0d2f 11 0d30 55	?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h	U U U U	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2d 11 0d2c 55 0d2d 11 0d2e 55 0d2f 11 0d30 55	?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 55h	U U U U U U U U U U U U U U U U U U U	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2d 11 0d2c 55 0d2d 11 0d2e 55 0d2f 11 0d30 55 0d31 11 0d32 4d	?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h	U U U U U U U U U U U U U U U U U U U	XREF(8):	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2d 11 0d2c 55 0d2d 11 0d2c 55 0d2d 11 0d30 55 0d31 11 0d32 4d 0d33 9a	?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 4Dh	U U U U U U M M	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2d 11 0d2c 55 0d2d 11 0d2c 55 0d2d 11 0d30 55 0d31 11 0d32 4d 0d33 9a 0d34 41	?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 4Dh 4Dh	U U U U U U M M	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2b 11 0d2c 55 0d2d 11 0d2c 55 0d2f 11 0d30 55 0d31 11 0d32 4d 0d33 9a 0d34 41 0d35 82	?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 4Dh 9Ah 41h 82h	U U U U U U M A	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2d 11 0d2c 55 0d2d 11 0d30 55 0d31 11 0d32 2d 0d33 9a 0d34 41 0d35 82 0d36 45	23 23 23 23 23 23 23 23 23 23 23 23 23 2	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 40h 9Ah 41h 82h 45h 99h	U U U U U U M A	XREF(8):	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2b 11 0d2c 55 0d2d 11 0d2c 55 0d2f 11 0d30 55 0d31 11 0d32 4d 0d33 9a 0d34 41 0d35 82 0d36 45 0d37 99 0d38 45	?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 4Dh 9Ah 41h 82h 45h 99h 45h	U U U U U M A	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d29 11 0d2c 55 0d2b 11 0d2c 55 0d2d 11 0d2c 55 0d2f 11 0d30 55 0d31 11 0d32 4d 0d33 9a 0d34 41 0d35 82 0d36 45 0d37 99 0d38 45 0d39 8b	?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 4Dh 9Ah 41h 82h 45h 99h 45h	U U U U U M M A E E	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2b 11 0d2c 55 0d2d 11 0d30 55 0d31 11 0d30 55 0d31 11 0d32 4d 0d33 9a 0d34 41 0d35 82 0d36 45 0d37 99 0d38 45 0d39 8b 0d3a 49	?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 4Dh 9Ah 41h 82h 45h 99h 45h 88h 88h	U U U U U M A	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2d 11 0d2c 55 0d2d 11 0d30 55 0d31 11 0d32 2d4 0d33 9a 0d34 41 0d35 82 0d36 45 0d37 99 0d38 45 0d39 8b 0d3a 49 0d3b 83	23 23 23 23 23 23 23 23 23 23 23 23 23 2	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 40h 9Ah 41h 82h 45h 99h 45h 88h 83h	U U U U M A E E E I	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2d 11 0d2e 55 0d2d 11 0d30 55 0d31 11 0d32 4d 0d33 9a 0d34 41 0d35 82 0d36 45 0d37 99 0d38 45 0d39 8b 0d3a 49 0d3b 83 0d3c 4c	?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 4Dh 9Ah 41h 82h 45h 88h 49h 48h 88h 49h	U U U U U M M A E E	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2d 11 0d2c 55 0d2d 11 0d3c 55 0d2f 11 0d3c 55 0d3f 11 0d3c 35 0d3f 11 0d3c 4d 0d33 9a 0d3d 41 0d35 82 0d36 45 0d37 99 0d38 45 0d39 8b 0d3a 49 0d3b 83 0d3c 4c 0d3d 83	?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 40h 9Ah 45h 99h 45h 49h 88h 49h 83h	U U U U U M A E E I	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2b 11 0d2c 55 0d2d 11 0d30 55 0d31 11 0d30 4d 0d33 9a 0d34 41 0d35 82 0d36 45 0d37 99 0d38 45 0d39 8b 0d3a 49 0d3b 83 0d3c 4c 0d3d 83	?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 4Dh 9Ah 41h 82h 45h 99h 45h 88h 88h 83h 4Ch	U U U U M A E E E I	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2d 11 0d2c 55 0d2d 11 0d30 55 0d31 11 0d32 2d4 0d33 9a 0d34 41 0d35 82 0d36 45 0d37 99 0d38 45 0d39 8b 0d3a 49 0d3b 83 0d3c 4c 0d3d 83	33 33 33 33 33 33 33 33 33 33 33 33 33	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 4Dh 9Ah 41h 82h 45h 99h 45h 88h 49h 83h 4Ch 83h	U U U U M A E E I L	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2d 11 0d2c 55 0d2d 11 0d30 55 0d31 11 0d32 4d 0d33 9a 0d34 41 0d35 82 0d36 45 0d37 99 0d38 45 0d39 8b 0d3a 49 0d3b 83 0d3c 4c 0d3d 83 0d3c 4c 0d3d 9b 0d40 45	?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 4Dh 9Ah 41h 82h 45h 88h 49h 83h 4Ch 83h 4Ch 83h 45h	U U U U U M A E E I	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2d 11 0d3c 55 0d2f 11 0d3c 55 0d3f 11 0d32 4d 0d33 9a 0d34 41 0d35 82 0d36 45 0d37 99 0d38 45 0d39 8b 0d3a 49 0d3b 83 0d3c 4c 0d3d 83 0d3c 4c 0d3d 83 0d3e 4c 0d3d 9b 0d40 45	?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 4Dh 9Ah 45h 49h 45h 49h 88h 49h 83h 4Ch 98h 45h	U U U U M A E E I L	XREF[8];	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.
0d23 00 0d24 55 0d25 11 0d26 55 0d27 11 0d28 55 0d29 11 0d2a 55 0d2b 11 0d2c 55 0d2d 11 0d2c 55 0d2d 11 0d30 55 0d31 11 0d32 4d 0d33 9a 0d34 41 0d35 82 0d36 45 0d37 99 0d38 45 0d39 8b 0d3a 49 0d3b 83 0d3c 4c 0d3d 83 0d3c 4c 0d3d 9b 0d40 45	?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ??	00h 00h 55h 11h 55h 11h 55h 11h 55h 11h 55h 11h 4Dh 9Ah 41h 82h 45h 88h 49h 83h 4Ch 83h 4Ch 83h 45h	U U U U M A E E I L	XREF[8]:	Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a. Intialize_Ram_52_59_From_0xD22_a.

Ghidra - MC68705U3	_35C.BI	N
0d44 8d	??	8Dh
0d45 11	??	11h
0d46 88	??	88h
0d47 1b	??	1Bh
0d48 8d	??	8Dh
0d49 1b	??	1Bh
0d4a 88	??	88h
0d4b b1	??	B1h
0d4c 8d	??	8Dh
0d4d b1	??	B1h
0d4e 88	??	88h
0d4f bb	??	BBh
0d50 8d	??	8Dh
0d51 bb	??	BBh
0d52 d8	??	D8h
0d53 11	??	11h
0d54 dd	??	DDh
0d55 11	??	11h
0d56 d8	??	D8h
0d57 1b	??	1Bh
0d58 dd	??	DDh
0d59 1b	??	1Bh
0d5a d8	??	D8h
0d5b b1	??	B1h
0d5c dd	??	DDh
0d5d b1	??	B1h
0d5e d8	??	D8h
0d5f bb	??	BBh
0d60 dd	??	DDh
0d61 bb	??	BBh
0d62 00	??	00h
0d63 00	??	00h
0d64 08	??	08h
0d65 00	??	00h
0d66 0e	??	0Eh
0d67 00	??	00h
0d68 Of	??	0Fh
0d69 01	??	01h
0d6a	??	0Fh
0d6b 07	??	07h
0d6c Of	??	0Fh
0d6d 1f	??	1Fh
0d6e Of	??	0Fh
0d6f 7f	??	7Fh
0d70 8f	??	8Fh
0d71 ff	??	FFh

0d97 00 0d98 0d

0d72 ef 0d73 ff

0d74 ff 0d75 ff

0d76 aa 0d77 55

0d78 88

0d79 11 0d7a 00

0d7b 40

0d7d 01 0d7e 00 0d7f 20

0d80 <mark>02</mark>

0d81 40 0d82 0d 0d83 1a

0d84 <mark>03</mark>

0d85 <mark>02</mark> 0d86 <mark>05</mark>

0d87 19 0d88 05

EFh

FFh FFh

AAh

88h

11h 00h

40h

01h 00h 20h

02h

0Dh 1Ah

03h

05h

19h 05h

0Dh

Ghidra - MC68705U3_35C.BIN 0d9a 40 40h ?? 0d9b 80 80h ?? 0d9c 4d 4Dh М 0d9d 91 91h ?? 00h 0da0 55 ?? 55h ?? 0da1 11 0da2 95 ?? 95h 0da3 ba ?? ?? ?? 0da4 d5 D5h 0da5 83 83h Oda6 1d 1Dh 0da8 54 ?? 54h ?? ?? ?? 0da9 a8 A8h Odaa 1d 1Dh 0dab 3a 3Ah ?? 0dad a8 A8h ?? Odae d4 D4h 0daf 80 80h 0db0 54 0db1 ab ?? ?? ?? 0db2 c1 0db3 83 83h ?? 0db4 1c 1Ch 0db6 1c ?? 1Ch ?? ?? ?? 0db7 b0 BOh 0db8 c2 C2h 0db9 <mark>84</mark> 0dba 40 0dbb a8 ?? A8h ?? 0dbc 63 63h ?? 0dbd 82 82h 0dbf 86 ?? 86h ?? 0dc0 55 55h Odc1 aa AAh ?? 0dc2 d5 D5h ?? ?? ?? 0dc4 55 55h Odc5 ae AEh 0dc6 d5 D5h 0dc7 85 ?? 0dc8 **d4** ?? ?? 0dc9 2b 2Bh 0dca 1c 0dcb 10 10h Odcd aa ?? AAh ?? 0dce 42 42h 0dcf c0 COh ?? 0dd0 41 41h 0dd1 **c6** ?? 0dd2 22 22h 0dd3 44 D " 44h 0dd4 22 ?? 22h 0dd5 10 ?? 10h 0dd6 16 ?? 0dd7 68 68h 0dd8 dc DCh 0dd9 99 99h 0dda 57 ?? 0ddb ea EAh 0ddc 13 0ddd 43 ?? ?? 13h 43h DAT_0dde CopyData_In_Ram_Dest_0x46_0x4e:0. Odde 00 00h 0ddf 00 ?? 00h 0de0 38 ?? 38h ?? 0de1 3e 3Eh 0de2 3c 3Ch ?? 0de3 3e 3Eh ?? 0de4 3c 3Ch 0de5 3e ?? 3Eh ?? 0de7 3c 3Ch 0de8 3e ?? 3Eh ?? 0de9 3c 3Ch

0dea 3e

	DAT_0deb			XREF[2]:	Calc_Something_Dest_0x48_0x4f:0&.
0deb 00	??	00h			Calc_Something_Dest_0x48_0x4f:0&.
Odec 00	??	00h			
Oded 00	??	00h			
Odee 00	??	00h			
Odef 00	??	00h			
0df0 3e	??	3Eh	>		
0df1 00	??	00h			
0df2 76	??	76h	v		
0df3 00	??	00h			
0df4 b4 0df5 00	??	B4h 00h			
0df6 f0	??	F0h			
0df7 01	??	01h			
Odf8 2e	??	2Eh			
0df9 01	??	01h			
Odfa 6a	??	6Ah	j		
0dfb	??	01h			
Odfc a8	??	A8h			
0dfd 01	??	01h			
Odfe e6	??	E6h			
0dff 02 0e00 22	??	02h 22h			
0e00 22 0e01 02	??	02h			
0e01 02 0e02 60	??	60h			
0e03 02	??	02h			
0e04 9c	??	9Ch			
0e05 00	??	00h			
0e06 00	??	00h			
0e07 00	??	00h			
0e08 00	??	00h			
0e09 00	??	00h			
0e0a 3e	??	3Eh	>		
0e0b 00 0e0c 78	??	00h			
0e0d 00	??	78h 00h	х		
0e0e b6	??	B6h			
0e0f 00	??	00h			
0e10 f2	??	F2h			
0e11 01	??	01h			
0e12 30	??	30h	0		
0e13 01	??	01h			
0e14 6c	??	6Ch	1		
0e15 01	??	01h			
0e16 aa	??	AAh			
0e17 01 0e18 e8	??	01h E8h			
0e10 e0	??	02h			
0e1a 24	??	24h	ş		
0e1b 02	??	02h			
0e1c 62	??	62h	b		
0e1d 02	??	02h			
0e1e 9e	??	9Eh			
	Dam 0 10				
	DAT_0e1f			XREF[2]:	Calc_Something_Dest_0x48_0x4f:0&.
0e1f 00	??	00h			Calc_Something_Dest_0x48_0x4f:0&.
0e20 00	??	00h			
0e21 0e	??	0Eh			
0e22 10	??	10h			
0e23 1c	??	1Ch			
0e24 20	??	20h			
0e25 2a	??	2Ah	*		
0e26 30	??	30h	0		
0e27 38	??	38h	8		
0e28 40	??	40h	@		
0e29 46 0e2a 50	??	46h 50h	F P		
0e2b 54	??	54h	T		
0e2c 60	??	60h			
0e2d 62	??	62h	b		
0e2e 70	??	70h	p		
0e2f 70	??	70h	p		
0e30 80	??	80h			
0e31 7e	??	7Eh	~		
0e32 90	??	90h			
0e33 8c	??	8Ch			
0e34 a0	??	A0h			
0e35 9a 0e36 b0	??	9Ah			
ueso DU	£ £	B0h			
	DAT 0e37			XREF[1]:	Something_RAM_20_25:0919(*)
0e37 00	??	00h		(+1.	, y= = =

0e38	1f	??	1Fh
0e39	1c	??	1Ch
0e3a	1f	??	1Fh
0e3b	1e	??	1Eh
0e3c	1f	??	1Fh
0e3d	1e	??	1Eh
0e3e	1f	??	1Fh
0e3f	1f	??	1Fh
0e40	1e	??	1Eh
0e41	1f	??	1Fh
0e42	1e	??	1Eh
0e43	1f	??	1Fh

DAT_0e44

XREF[18]: Something_RAM_0052_0059:02f3(*), Something_RAM_0052_0059:0305(*), Something_RAM_0052_0059:033d(*), Something_RAM_0052_0059:034 $\alpha(*)$, Something_RAM_0052_0059:0360(*), Something_RAM_0052_0059:036f(*), WriteDateBytesToPortA_LatchToIDB. ${\tt WriteDateBytesToPortA_LatchToIDB.}$ ${\tt WriteDateBytesToPortA_LatchToIDB.}$ WriteDateBytesToPortA_LatchToIDB. WriteDateBytesToPortA_LatchToIDB. WriteDateBytesToPortA_LatchToIDB. ${\tt WriteDateBytesToPortA_LatchToIDR.}$ WriteDateBytesToPortA LatchToIDB. WriteDateBytesToPortA_LatchToIDB. ${\tt WriteDateBytesToPortA_LatchToIDB.}$ ${\tt WriteDateBytesToPortA_LatchToIDB.}$

 ${\tt WriteDateBytesToPortA_LatchToIDB.}$

0e44 00 00h 0e45 <mark>00</mark> 00h 0e46 **00** 0e47 **01** ?? ?? ?? 01h 0e48 00 00h 0e49 <mark>02</mark> 0e4a <mark>00</mark> 0e4b <mark>03</mark> ?? 03h ?? 0e4c 00 00h 0e4d 04 04h ?? 0e4e 00 00h ?? ?? ?? ?? 0e50 <mark>00</mark> 00h 0e51 <mark>06</mark> 06h 0e52 **00** 00h 0e53 <mark>07</mark> ?? 07h 0e54 <mark>00</mark> ?? ?? 0e55 <mark>08</mark> 08h 0e56 00 0e57 09 09h 0e58 <mark>01</mark> 0e59 <mark>00</mark> ?? 00h ?? 0e5a 01 0e5b 01 01h ?? 0e5c <mark>01</mark> 01h 0e5d <mark>02</mark> ?? ?? ?? 0e5e <mark>01</mark> 01h 0e5f 03 03h 0e60 <mark>01</mark> 01h 0e61 <mark>04</mark> ?? 04h 0e62 **01** ?? ?? ?? 0e63 <mark>05</mark> 05h 0e64 01 0e65 <mark>06</mark> 06h 0e66 <mark>01</mark> ?? 0e67 **07** ?? 07h ?? ?? 0e68 01 0e69 08 08h 0e6a <mark>01</mark> ?? 0e6b <mark>09</mark> ?? ?? ?? ?? 0e6c 02 0e6d 00 00h 0e6e <mark>02</mark> 02h ?? 0e6f <mark>01</mark> 01h 0e70 <mark>02</mark> 02h ?? ?? ?? 0e71 02 02h 0e72 02 0e73 <mark>03</mark> 03h 0e74 <mark>02</mark> ?? 0e75 <mark>04</mark> 04h 0e76 02 ?? 02h ?? 0e77 05 05h 0e79 <mark>06</mark> 06h

Ghidra -	MC68705U3	35C RIN

a	- MC	268705U3_	_35C.BII	N
	0e7a	02	??	02h
	0e7b	07	??	07h
	0e7c	02	??	02h
	0e7d 0e7e	08	??	08h 02h
	0e7e	09	??	02H
	0e80	03	??	03h
	0e81	00	??	00h
	0e82	03	??	03h
	0e83	01	??	01h
	0e84	03	??	03h
	0e85	02	??	02h
	0e86	03	??	03h
	0e87 0e88	03	??	03h 03h
	0e89	04	??	04h
	0e8a	03	??	03h
	0e8b	05	??	05h
	0e8c	03	??	03h
	0e8d	06	??	06h
	0e8e	03	??	03h
	0e8f	07	??	07h
	0e90	03	??	03h
	0e91 0e92	08	??	08h
	0e92	03	??	03h 09h
	0e94	04	??	04h
	0e95	00	??	00h
	0e96	04	??	04h
	0e97	01	??	01h
	0e98	04	??	04h
	0e99	02	??	02h
	0e9a 0e9b	04	??	04h 03h
	0e9b	04	??	04h
	0e9d	04	??	04h
	0e9e	04	??	04h
	0e9f	05	??	05h
	0ea0	04	??	04h
	0ea1	06	??	06h
	0ea2 0ea3	04	??	04h 07h
	0ea4	04	??	04h
	0ea5	08	??	08h
	0ea6	04	??	04h
	0ea7	09	??	09h
	0ea8	05	??	05h
	0ea9 0eaa	00	??	00h 05h
	0eab	01	??	01h
	0eac	05	??	05h
	0ead	02	??	02h
	0eae	05	??	05h
	0eaf	03	??	03h
	0eb0 0eb1	05 04	??	05h 04h
	0eb1	0.5	??	05h
	0eb3		??	05h
	0eb4	05	??	05h
	0eb5	06	??	06h
	0eb6		??	05h
	0eb7		??	07h
	0eb8 0eb9		??	05h 08h
	0eba		??	05h
	0ebb		??	09h
	0ebc		??	06h
	0ebd		??	00h
	0ebe		??	06h
	0ebf		??	01h
	0ec0		??	06h
	0ec1 0ec2		??	02h 06h
	0ec3		??	03h
	0ec4		??	06h
	0ec5		??	04h
		06	??	06h
	0ec7		??	05h
	0ec8		??	06h
	0ec9 0eca		??	06h 06h
	0ecb		??	06h 07h
	0ecc		??	06h
	0ecd		??	08h
	0ece	06	??	06h
_	000			

Ghidra - MC68705U3_35C.BIN 0ed0 <mark>07</mark> 07h ?? 00h 0ed1 00 ?? 0ed2 07 07h 0ed3 **01** 01h 0ed4 <mark>07</mark> ?? 0ed5 <mark>02</mark> 02h 0ed6 07 ?? 07h ?? 0ed7 03 03h 0ed8 <mark>07</mark> ?? ?? ?? ?? ?? 0eda 07 07h 0edb 05 0.5h 0edc 07 07h ?? 0ede <mark>07</mark> ?? 07h ?? ?? ?? 0edf 07 07h 0ee0 <mark>07</mark> 07h 0ee1 08 08h ?? 0ee2 <mark>07</mark> 0ee3 <mark>09</mark> 09h ?? 0ee4 08 08h 0ee5 00 00h 0ee6 08 ?? 0ee7 **01** ?? ?? ?? 0ee8 08 08h 0ee9 02 02h ?? 0eea 08 08h 0eec 08 ?? 08h ?? ?? ?? 0eed 04 04h 08h 05h 0ef0 <mark>08</mark> ?? 0ef1 <mark>06</mark> 06h 0ef2 08 08h ?? 0ef3 <mark>07</mark> 07h 0ef4 <mark>08</mark> 0ef5 <mark>08</mark> ?? 08h ?? 0ef6 <mark>08</mark> 08h 0ef7 09 09h 0ef8 <mark>09</mark> ?? 09h 0ef9 <mark>00</mark> ?? ?? ?? ?? 09h 0efc 09 09h ?? 02h ?? 09h ?? 03h 0f00 09 09h 0f01 <mark>04</mark> 04h 0f02 <mark>09</mark> ?? 0f03 <mark>05</mark> ?? 05h ?? 0f04 09 09h 0f05 06 06h ?? 0f06 <mark>09</mark> 09h 0f07 <mark>07</mark> ?? 0f08 09 09h 0f09 08 08h 0f0a <mark>09</mark> ?? 09h 0f0b <mark>09</mark> ?? 09h PCR_bits XREF[1]: Read_Port_D_Update_CLR:09e6(*) 0f0c 01 db 1h 0f0d <mark>02</mark> db 0f0e <mark>04</mark> 0f0f <mark>08</mark> db 8h 0f10 00 0f11 00 ?? ?? 00h 00h 0f12 <mark>00</mark> ?? 0f13 <mark>00</mark> ?? ?? ?? ?? 0f14 00 00h 0f15 00 00h 0f16 <mark>00</mark> 00h ?? 0f17 <mark>00</mark> 00h 0f18 <mark>00</mark> 00h ?? 0f19 00 00h ?? 0f1a 00 00h 0f1b 00 00h ?? 0f1d 00 00h ?? 00h 0f1e 00 ?? 0f1f 00 00h 00h 0f21 <mark>00</mark> 00h

```
Ghidra - MC68705U3_35C.BIN
               0f23 <mark>00</mark>
                                                         00h
               0f24 00
                                          ??
                                                         00h
               0f25 00
                                          ??
                                                         00h
               0f26 <mark>00</mark>
                                          ??
                                                         00h
               0f27 <mark>00</mark>
               0f28 <mark>00</mark>
                                          ??
                                                         00h
               0f29 00
                                          ??
                                                         00h
                                          ??
               0f2a 00
                                                         00h
                                          ??
               0f2c 00
                                          ??
                                          ??
??
??
               0f2d <mark>00</mark>
                                                         00h
               0f2e 00
                                                        00h
               0f2f 00
                                                         00h
               0f30 <mark>00</mark>
               0f31 <mark>00</mark>
                                          ??
                                                         00h
                                          ??
               0f32 00
                                                         00h
               0f33 00
                                                         00h
               0f34 <mark>00</mark>
                                                         00h
               0f35 <mark>00</mark>
               0f36 <mark>00</mark>
                                          ??
                                                         00h
               0f37 <mark>00</mark>
                                          22
                                                         00h
                                     Mask bits 0x25 = 0010_0101
                                     CLK = 0 (Clock Oscilation type) 0=Crystal (1=resistor capacit...
                                     TOPT = 0 (Timer Mask/Programmable option) (0=All TCR bits are...
                                     CLS =1 (Timer Clock Source) (1=External TIMER PIN. 0=Internal...
                                     TIE = 0 (Timer External Input Enable)
                                     SNM = 0 (Secure/Non-Secure Mode Option)
                                     P2 = 1
P1 = 0
                                     P0 = 1
                                     P2-P0 = (Prescaler option) => 101 => Divide by 32.
                                     {\tt MOR\_Mask\_Option\_Register}
               0f38 25
                                                                                                                        Mask Option Register
                                     *** START: Unused hole from 0xF39 to 0xF7F ***
               0f39 00
                                         db
               0f3a 00
                                          db
                                                        0h
               0f3b 00
                                                        0h
                                          db
               0f3c 00
                                          db
                                                         0h
               0f3d <mark>00</mark>
               0f3e <mark>00</mark>
                                          db
               0f3f 00
                                          db
                                                         0h
               0f40 <mark>00</mark>
                                         db
                                                         0h
               0f41 <mark>00</mark>
                                          db
               0f42 <mark>00</mark>
                                          db
               0f43 <mark>00</mark>
                                          db
                                                         0h
               0f44 00
                                          db
                                                         0h
               0f45 00
                                         db
               0f46 <mark>00</mark>
               0f47 <mark>00</mark>
                                          db
               0f48 00
                                          db
                                                        0h
               0f49 00
                                          db
                                                        0h
               0f4a <mark>00</mark>
                                         db
                                                        0h
               0f4b <mark>00</mark>
               0f4c 00
                                          db
                                                         0h
               0f4d 00
                                         db
                                                        0h
               0f4e <mark>00</mark>
                                          db
                                                        0h
               0f4f <mark>00</mark>
                                         db
               0f50 00
               0f51 <mark>00</mark>
                                          db
               0f52 00
                                         db
                                                         0h
               0f53 <mark>00</mark>
                                          db
               0f54 <mark>00</mark>
               0f55 <mark>00</mark>
                                          db
               0f56 00
0f57 00
                                          db
                                         db
                                                         0h
               0f58 <mark>00</mark>
               0f59 <mark>00</mark>
               0f5a 00
                                          db
                                                         0h
               0f5b 00
                                          db
                                                         0h
               0f5c 00
                                         db
                                                         0h
               0f5d 00
               0f5e <mark>00</mark>
                                          db
               0f5f 00
                                          db
                                                        0h
               0f60 00
                                          db
                                                         0h
               0f61 <mark>00</mark>
                                          db
               0f62 <mark>00</mark>
               0f63 <mark>00</mark>
                                          db
               0f64 00
                                          db
                                                        0h
               0f65 00
                                          db
                                                         0h
```

Ghidra - MC68705U3_35C.BIN 0f69 <mark>00</mark> db 0h 0f6a <mark>00</mark> 0h db 0f6b 00 db 0h 0f6c 00 db 0h 0f6d 00 0f6e <mark>00</mark> db 0h 0f6f 00 db 0h 0f70 00 db 0h 0f71 00 db 0f72 <mark>00</mark> 0f73 <mark>00</mark> db 0h 0f74 00 db 0h 0f75 00 db 0h 0f76 <mark>00</mark> 0f77 <mark>00</mark> db 0h 0f78 00 db 0h 0f79 00 db 0h 0f7a <mark>00</mark> db 0f7b <mark>00</mark> 0f7c 00 db 0h 0f7d 00 db 0h 0f7e <mark>00</mark> db 0h 0f7f 00 *** END: Unused hole from 0xF39 to 0xF7F *** 0f80 00 ?? 00h 0f81 00 22 00h 0f82 <mark>00</mark> ?? 00h 0f83 <mark>00</mark> 0f84 <mark>00</mark> ?? 00h ?? ?? ?? 0f85 00 00h 0f86 00 00h 0f87 <mark>00</mark> 00h 0f88 <mark>00</mark> ?? 0f89 <mark>00</mark> 00h 0f8a 00 00h ?? 0f8b 00 00h 0f8c 00 0f8d 00 ?? 00h ?? 0f8e 00 00h 0f8f 00 00h ?? 0f90 <mark>00</mark> 00h 0f91 <mark>00</mark> ?? ?? ?? ?? 0f92 <mark>00</mark> 00h 0f93 <mark>00</mark> 00h 0f94 <mark>00</mark> 00h 0f95 <mark>00</mark> ?? 00h 0f96 <mark>00</mark> ?? ?? 0f97 <mark>00</mark> 00h 0f98 00 0f99 <mark>00</mark> 00h 0f9a <mark>00</mark> 0f9b <mark>00</mark> ?? 00h ?? 0f9c 00 00h 0f9d 00 00h ?? 0f9e <mark>00</mark> 00h 0f9f <mark>00</mark> ?? 0fa0 <mark>00</mark> 00h 0fa1 <mark>00</mark> 00h 0fa2 00 00h 0fa3 <mark>00</mark> ?? 00h 0fa4 <mark>00</mark> ?? 0fa5 <mark>00</mark> 00h 0fa6 <mark>00</mark> 00h 0fa7 <mark>00</mark> 00h 0fa8 <mark>00</mark> ?? 0fa9 <mark>00</mark> ?? 00h ?? ?? 0faa 00 0fab 00 00h 00h 0fac 00 ?? ?? ?? ?? 0fae 00 00h 00h 0fb0 00 00h ?? 0fb1 <mark>00</mark> 00h 0fb2 <mark>00</mark> 00h ?? 0fb3 00 00h ?? 0fb4 00 00h 0fb5 00 00h 0fb6 <mark>00</mark> ?? 0fb7 <mark>00</mark> 00h 0fb8 00 ?? 00h ?? 0fb9 00 00h 00h

- MC68705U3_	_35C.BII	N
0fbc 00	??	00h
Ofbd 00	??	00h
0fbe 00	??	00h
0fbf 00	??	00h
0fc0 00	??	00h
0fc1 00	??	00h
0fc2 00	??	00h
0fc3 00	??	00h
0fc4 00	??	00h
0fc5 00	??	00h
0fc6 00	??	00h
0fc7 00	??	00h
0fc8 00 0fc9 00	??	00h 00h
0fca 00	??	00h
0fcb 00	??	00h
0fcc 00	??	00h
0fcd 00	??	00h
Ofce 00	??	00h
0fcf 00	??	00h
0fd0 00	??	00h
0fd1 00	??	00h
0fd2 00	??	00h
0fd3 00	??	00h
0fd4 00	??	00h
0fd5 00	??	00h
0fd6 00	??	00h
0fd7 00	??	00h
0fd8 00	??	00h
0fd9 00	??	00h
0fda	??	00h
0fdb 00	??	00h
0fdc 00	??	00h
0fdd 00	??	00h
0fde 00	??	00h
0fdf 00	??	00h
0fe0 00 0fe1 00	??	00h 00h
0fe2 00	??	00h
0fe3 00	??	00h
0fe4 00	??	00h
0fe5 00	??	00h
0fe6 00	??	00h
0fe7 00	??	00h
0fe8 00	??	00h
0fe9 00	??	00h
0fea 00	??	00h
0feb 00	??	00h
0fec 00	??	00h
0fed 00	??	00h
0fee 00	??	00h
0fef 00	??	00h
0ff0 00	??	00h
Off1 00	??	00h
0ff2 00	??	00h
0ff3 00	??	00h
0ff4 00	??	00h
0ff5 00	??	00h
Off6 00 00	addr	0000
0ff8 08 c8	addr	TIMER_INTERRUPT
Offa 00 00	addr	0000
Offc 09 ba	addr	SWI_INTERRUPT
Offe 01 10	addr	RESET

BOOTSTRAP Vector (Not used in th...
Timer Interrupt Vector
External Interrupt Vector
SWI Vector
RESET Vector