Verilog HDL設計範例





授課老師:黃穎聰老師

TA:

徐偉傑 LAB723





Outline (\$\varphi\$



- 1. 八位元暫存器
- 2. 雙向輸入輸出腳暫存器
- 3. 資料選擇系統
- 4. 存入位址控制系統
- 5. 堆疊系統
- 6. 程式計數器系統之一
- 7. 程式計數器系統之二



- 1. 八位元暫存器
- 2. 雙向輸入輸出腳暫存器
- 3. 資料選擇系統
- 4. 存入位址控制系统
- 5. 堆疊系統
- 6. 程式計數器系統之一
- 7. 程式計數器系統之二





Verilog HDL Code:

```
module reg 8vl (D, Clk, ena, Q);
   input
           [7:0] D;
           Clk, ena;
   input
   output [7:0] Q;
           [7:0] Q;
   reg
   always @(posedge Clk )
   begin
    if (ena)
        Q <= D;
    end
endmodule
```


Symbol view:



八位元暫存器-1/2



Schematic-1:



Verilog HDL Code:

```
module reg_8vl (D, Clk, ena, Q);
   input
           [7:0] D;
           Clk, ena;
   input
   output [7:0] Q;
           [7:0] Q;
   always @(posedge Clk )
   begin
    if (ena)
        Q <= D;
    end
endmodule
```

八位元暫存器-2/2



Schematic-2:



註:此圖為其中之1 bit暫存 器電路圖, QN Pin為浮接。





- 1. 八位元暫存器
- 2. 雙向輸入輸出腳暫存器
- 3. 資料選擇系統
- 4. 存入位址控制系統
- 5. 堆疊系統
- 6. 程式計數器系統之一
- 7. 程式計數器系統之二





雙向輸入輸出腳暫存器-1/3



Verilog HDL Code(part 1):

```
module ramio2_8vl (dio,inclk,we,addr,outen);
           [7:0] dio;
   inout
   input
           inclk, we, addr, outen;
           [7:0] QO, Q1;
   rea
   reg
           [7:0] ramo;
           addrtem;
   always @(posedge inclk )
   begin
          if (we)
           begin
             case (addr)
                 0 : Q0 <= dio;
                 1 : Q1 <= dio;
             endcase
```

```
Symbol view:
          ramio2_8vl
dio[7:0]
```

Verilog HDL Code(part 2):

```
always @(posedge inclk)
begin
  addrtem <= addr:
 end
always @(addrtem or Q0 or Q1)
begin
   case (addrtem)
    0 : ramo = Q0;
    1 : ramo = Q1;
   endcase
end
bufif1 (dio[0], ramo[0], outen);
bufif1 (dio[1], ramo[1], outen);
bufif1 (dio[2], ramo[2], outen);
bufif1 (dio[3], ramo[3], outen);
bufif1 (dio[4], ramo[4], outen);
bufif1 (dio[5], ramo[5], outen);
bufif1 (dio[6], ramo[6], outen);
bufif1 (dio[7], ramo[7], outen);
```

We: determine the direction Addr: determine Q0 or Q1

SOC & DSP Lab.


System On a Chip & Digital Signal Proceeding Leberra's

雙向輸入輸出腳暫存器-2/3



Schematic-1: Verilog HDL Code(part 1): module ramio2_8v1 (dio,inclk,we,addr,outen); inout [7:0] dio; inclk, we, addr, outen; input

```
[7:0] QO, Q1;
reg
reg
        [7:0] ramo;
        addrtem;
reg
always @(posedge inclk )
begin
      if (we)
        begin
          case (addr)
              0 : Q0 <= dio;
              1 : Q1 <= dio;
          endcase
        end
end
```








雙向輸入輸出腳暫存器-3/3



Verilog HDL Code(part 2): Schematic-2:

```
always @(posedge inclk)
 addrtem <= addr;
always @(addrtem or QO or Q1)
 begin
   case (addrtem)
    0 : ramo = Q0;
                      MUX
     1 : ramo = Q1;
   endcase
bufif1 (dio[0], ramo[0], outen)
bufif1 (dio[1], ramo[1], outen);
bufif1 (dio[2], ramo[2], outen);
bufif1 (dio[3], ramo[3], outen);
                                 Tri-BUF
bufif1 (dio[4], ramo[4], outen);
bufif1 (dio[5], ramo[5], outen);
bufif1 (dio[6], ramo[6], outen);
bufif1 (dio[7], ramo[7], outen)
```





1. 八位元暫存器

| **図 호中美**大学 National Chung Heing University | SOC & DSP Lab. | System On a Chip & Digital Signal Proce


- 2. 雙向輸入輸出腳暫存器
- 3. 資料選擇系統
- 4. 存入位址控制系统
- 5. 堆疊系統
- 6. 程式計數器系統之一
- 7. 程式計數器系統之二

資料選擇系統-1/2 Verilog HDL Code: module direct vl (Da, Db, romx, clk, direct, dataa, datab); input [7:0] Da, Db, romx; input clk, direct; Da -> dataa output [7:0] dataa, datab; [7:0] dataa, datab; Db / romx -> datab always @(posedge clk) begin dataa <= Da; always @(posedge clk) begin Symbol view: case (direct) 0 : datab <= Db; direct 1: datab <= romx; dataa[7:0] endcase direct_vl end Da[7:0] endmodule datab[7:0] Db[7:0]

romx[7:0]

SOC & DSP Lab.

System On a Chip & Digital Signal Proceeding Laborator





- 1. 八位元暫存器
- 2. 雙向輸入輸出腳暫存器
- 3. 資料選擇系統
- 4. 存入位址控制系統
- 5. 堆疊系統
- 6. 程式計數器系統之一
- 7. 程式計數器系統之二





存入位址控制系統-1/2



Verilog HDL Code:

```
module addr_vl (DO, D1, clk, direct, addr);
input [3:0] DO, D1;
input clk, direct;
output [3:0] addr;
reg [3:0] addr, temp1, temp2;
 always @(direct or DO or D1)
  begin
      case (direct)
                                                 Symbol view:
         0 : temp1 = DO;
         1 : temp1 = D1;
      endcase
  end
 always @(posedge clk)
                                   direct
  begin
                                                addr_vl
                                                              addr[3:0]
     addr <= temp2;
                                   D0[3:0]
     temp2 <= temp1;
  end
                                   D1[3:0]
endmodule
```

存入位址控制系統-2/2





```
Verilog HDL Code:
module addr vl (DO, D1, clk, direct, addr);
input [3:0] DO, D1;
input clk, direct;
output [3:0] addr;
reg [3:0] addr, temp1, temp2;
 always @(direct or DO or D1)
 begin
      case (direct) MUX
         0 : temp1 = D0;
                                                              Schematic:
         1 : temp1 = D1;
      endcase
  end
 always @(posedge clk)
                    REG-2
  begin
     addr <= temp2;
     temp2 <= temp1;</pre>
                    REG-1
endmodule
               SOC & DSP Lab.


System On a Chip & Digital Signal Proceeding La
```




- 1. 八位元暫存器
- 2. 雙向輸入輸出腳暫存器
- 3. 資料選擇系統
- 4. 存入位址控制系統
- 5. 堆疊系統
- 6. 程式計數器系統之一
- 7. 程式計數器系統之二











- 1. 八位元暫存器
- 2. 雙向輸入輸出腳暫存器
- 3. 資料選擇系統
- 4. 存入位址控制系统
- 5. 堆疊系統
- 6. 程式計數器系統之一
- 7. 程式計數器系統之二






程式計數器系統之一-1/3

Schematic:



```
Verilog HDL Code:
module pcounter vl (PCounter, A1, jump, PCadd);
         [11:0] PCounter, A1;
 input
input
         jump;
         [11:0] PCadd;
output
         [11:0] PCadd;
 always @(jump or A1)
 begin
        if (jump == 0)
          PCadd = PCounter + 1;
        else
          PCadd = PCounter + A1;
  end
endmodule
Symbol view:
```


pcounter_vl






PCounter[11:0]









- 1. 八位元暫存器
- 雙向輸入輸出腳暫存器
- 資料選擇系統 3.
- 4. 存入位址控制系统
- 5. 堆疊系統
- 6. 程式計數器系統之一
- 7. 程式計數器系統之二





Verilog HDL Code:

```
module postk vl (clk,jump,ret,jnumber,stko,pc);
input
        [11:0] jnumber, stko;
input
        clk, jump, ret;
output [11:0] pc;
         [11:0] pc;
reg
always @(posedge clk)
 begin
         case (ret)
           0 : begin
                 if (jump == 0)
                    pc = pc + 1;
                    pc = pc + jnumber;
                end
            1 : pc = stko;
         endcase
```


Symbol view:



程式計數器系統之二-1/3





Schematic:












Verilog HDL設計範例





授課老師:黃穎聰老師

TA:

徐偉傑 LAB723





Outline (\$\varphi\$



- 1. 設計3x8解碼器電路
- 2. 設計ALU電路
- 3. 設計8位元平行多工暫存器電路
- 4. 設計16位元計數器電路
- 5. 設計管線處理電路



- 1. 設計3x8解碼器電路
- 2. 設計ALU電路
- 3. 設計8位元平行多工暫存器電路
- 4. 設計16位元計數器電路
- 5. 設計管線處理電路





31

設計3x8解碼器電路-1/3 💗



Verilog HDL Code:

(?:條件運算子的應用)

```
module EX 106 3x8 decoder(a, b);
input
        [2:0] a;
output [7:0]
               b;
wire
        [7:0]
assign b[0] = ( a==3'b000 ) ? 1'b1 : 1'b0;
assign b[1] = ( a==3'b001 ) ? 1'b1 : 1'b0;
assign b[2] = ( a==3'b010 ) ? 1'b1 : 1'b0;
assign b[3] = ( a==3'b011 ) ? 1'b1 : 1'b0;
assign b[4] = ( a==3'b100 ) ? 1'b1 : 1'b0;
assign b[5] = ( a==3'b101 ) ? 1'b1 : 1'b0;
assign b[6] = ( a==3'b110 ) ? 1'b1 : 1'b0;
assign b[7] = ( a==3'b111 ) ? 1'b1 : 1'b0;
endmodule
```

Verilog HDL Code:


(always行為模式及case循序指令)

```
module EX 204 beh 3x8 decoder(a, b);
input
        [2:0]
output [7:0]
reg [7:0] b;
always@( a )
begin
    case (a)
      3'b000 : b = 8'b0000 0001;
      3'b001 : b = 8'b0000 0010;
      3'b010 : b = 8'b0000_0100;
      3'b011 : b = 8'b0000 1000;
      3'b100 : b = 8'b0001 0000;
      3'b101 : b = 8'b0010 0000;
      3'b110 : b = 8'b0100 0000;
      default : b = 8'b1000 0000;
    endcase
endmodule
```

設計3x8解碼器電路-2/3 🕼








Symbol view:











- 設計3x8解碼器電路
- 2. 設計ALU電路
- 3. 設計8位元平行多工暫存器電路
- 4. 設計16位元計數器電路
- 5. 設計管線處理電路





Verilog HDL Code:

```
module EX_213_alu (src_a, src_b, c, data_out);
input
       [7:0]
              src_a, src_b;
input
        [2:0]
               c;
output [7:0]
               data out;
wire
       [7:0]
              data_out;
reg [7:0] dest;
assign data_out = dest;
always @(c or src_a or src_b)
begin
 case (c)
   3'b001 : dest = src_a + src_b;
   3'b010 : dest = src_a - src_b;
   3'b011 : dest = src_a & src_b;
   3'b100 : dest = src_a | src_b;
   3'b101 : dest = src a ^ src b;
   default : dest = src_a;
 endcase
end
endmodule
```


設計ALU電路-1/7 🐷



Symbol view:





Schematic:

























- 設計3x8解碼器電路
- 2. 設計ALU電路
- 設計8位元平行多工暫存器電路
- 4. 設計16位元計數器電路
- 5. 設計管線處理電路





設計8位元平行多工暫存器電路-1/4

clk

b[7:0] a[7:0] c[7:0]

d[7:0]




Verilog HDL Code:


module EX_308_paral_muxed_reg (clk, reset, a, b, c, d, sel, q); input [7:0] a, b, c, d; input [1:0] sel; output [7:0] q; reg [7:0] always @ (posedge clk or negedge reset) begin if (!reset) q <= 8'h00; else case (sel) 2'b00: q <= a; 2'b01: q <= b; 2'b10: q <= c; 2'b11: q <= d;


Symbol view:




Schematic:














- 設計3x8解碼器電路
- 2. 設計ALU電路
- 3. 設計8位元平行多工暫存器電路
- 4. 設計16位元計數器電路
- 5. 設計管線處理電路









- 1. 設計3x8解碼器電路
- 2. 設計ALU電路
- 3. 設計8位元平行多工暫存器電路
- 4. 設計16位元計數器電路
- 5. 設計管線處理電路




設計管線處理電路-1/8



Verilog HDL Code:

```
module EX_313_pipeline(reset, clk, d, a, c, e, ctl, d4);
input
        reset, clk;
        [7:0] d, a, c, e;
input
        ctl;
output [15:0] d4;
reg [15:0] d4;
 reg [7:0] d1, d2, d3;
always@(posedge clk or negedge reset)
 egin
    d1 <= 8'h00;
d2 <= 8'h00;
    d3 <= 8'h00;
    d4 <= 16'h0000;
  else begin
    d1 <= d;
    d2 <= d1 + a;
    d3 <= (ctl==1'b1) ? c : d2;
    d4 <= d3 * e;
  end
```


Schematic:




Symbol view:



e[7:0] a[7:0] hip & Digital Signal Proces






























Verilog HDL 設計範例





授課教師:黃穎聰老師 助教: 黃唯竣









- 2×8隨機存取記憶體
- ▶ 堆疊指標系統
- ▶ 條件碼系統
- 控制系統一
- 控制系統二

2×8隨機存取記憶體 💗



輸入			記憶體		輸出	說明	
we	Clki	Data	addr	Q1	Q0	ramo	動作
1	↑	A	0	Q1(不變)	A	A	寫
1	↑	В	1	В	Q0(不變)	В	寫
0	↑	X	0	Q1(不變)	Q0(不變)	Q0	讀
0	↑	X	1	Q1(不變)	Q0(不變)	Q1	讀
1	其它	X	X	Q1(不變)	Q0(不變)	不變	不動作
0	其它	X	X	Q1(不變)	Q0(不變)	不變	不動作






2×8隨機存取記憶體 💗



Symbol View



2×8隨機存取記憶體 🐷



Schematic

```
module ram2_8vl (Data,Clki,we,addr,ramo);
  input [7:0] Data;
   input
          Clki, we, addr;
   output [7:0] ramo;
          [7:0] Q0, Q1;
          [7:0] ramo;
          addrtem;
   always @ (posedge Clki )
   begin
         if (we)
          begin
            case (addr)
                0 : Q0 = Data;
                1 : Q1 = Data;
            endcase
           end
    end
```


```
always @ (posedge Clki)
  begin
   addrtem = addr;
  end
  always @ (addrtem or Q0 or Q1)
  begin
    case (addrtem)
      0 : ramo = Q0;
      1 : ramo = Q1;
     endcase
  end
endmodule
```






2×8隨機存取記憶體 🐷

















堆疊指標系統 💗



	堆疊位址輸出		
Clk	pop	push	sp
↑	1	X	sp+1
↑	0	1	sp-1
<u></u>	0	0	不變






堆疊指標系統 💗



Symbol View



堆疊指標系統 💗




```
module sp_vl (Clk, pop, push, sp);
   input Clk, pop, push;
   output [1:0] sp;
   reg
          [1:0] sp;
   always @(posedge Clk)
   begin
        if (pop)
          sp = sp + 1;
        else if (push)
          sp = sp - 1;
    end
endmodule
```



堆疊指標系統 💗



Schematic View








條件碼系統 🐷



Symbol View







條件碼系統 🐷



控制碼	指令	說明
0001	RET	回主程式
0010	JUMP	無條件跳躍 tend=1
0011	CALL	無條件呼叫 tend=1
0100	JZ	運算結果為零時(零旗號為1) tcnd =1 運算結果為非零時(零旗號為0) tcnd =0
0101	JNZ	運算結果為非零時(零旗號為0) tcnd =1 運算結果為零時(零旗號為1) tcnd =0
0110	JC	進位旗號為1時 tend =1 進位旗號為非1時 tend =0
0111	JNC	進位旗號為0時 tcnd =1 進位旗號為非0時 tcnd =0



條件碼系統 🐷



	輸入		輸出	說明
contl[3:0]	aluo8	aluo[7:0]	tend	
0001	X	X	1	回主程式
0010	X	X	1	無條件跳躍
0011	X	X	1	無條件呼叫
0100	X	ABCDEFGH	NOT (A or B or C or D or E or F or G or H)	運算為零則跳 躍
			aluo[7:0]零時 tcnd=1 aluo[7:0]為非 零時 tcnd=0	





條件碼系統 🐨



0101	X	ABCDEFGH	(A or B or C or D or E or F or G or H)	運算非零則跳 躍
			aluo[7:0]為非 零時 tend=1 aluo[7:0]為零 時 tend=0	
0110	A	X	A aluo[7:0]非零 時 tcnd=1 aluo[7:0]為非 零時 tcnd=0	進位旗號=1則跳躍

條件碼系統 💗



0111	A	X	A aluo[7:0]非零 時 tcnd=1 aluo[7:0]為非 零時 tcnd=0	進位旗號=0則 跳躍
其它	X	X	0	非跳躍指令





條件碼系統 💗




```
module tcnd_vl (contl, aluo, tcnd);
  input [3:0] contl;
  input
          [8:0] aluo;
  output tend;
  reg
          tcnd;
  always @(contl or aluo)
   begin
    case (contl)
            1 : tcnd = 1'b1;
            2 : tcnd = 1'b1;
            3 : tcnd = 1'b1;
            4 : tcnd = ~ [aluo[7:0];
            5 : tcnd = [aluo[7:0];
            6 : tcnd = aluo[8];
            7 : tcnd = !aluo[8];
      default : tcnd = 1'b0;
    endcase
    end
endmodule
```

條件碼系統 💗




Schematic View



控制系統一 🐨



Symbol View



控制系統一 💗



Schematic View


```
module control_vl (contl, clk, jump2, jump1, ret1, push1, wen1);
  input [3:0] contl;
  input clk, jump2;
  output jump1, ret1, push1, wen1;
  reg jump1, ret1, push1, wen1;
  always @(posedge clk)
   begin
      ret1 = 1'b0; wen1 = 1'b0; push1 = 1'b0; jump1 = 1'b0;
      case (contl)
       1 : begin
            ret1 = !jump2; jump1 = !jump2;
           end
       2 : jump1 = !jump2;
       3 : begin
           push1 = !jump2; jump1 = !jump2;
       4, 5, 6, 7 : jump1 = !jump2;
       8,9,10,11,12,13,14,15 : wen1 = !jump2;
     endcase
    end
endmodule
```





控制系統一 🐷






控制系統二 💗



Symbol View







控制系統二 💗



Schematic View

```
module controller_vl (contl, clk, tcnd, jump2, ret1, push2, wen2);
          [3:0] cont1;
  input
  input
          clk, tend;
   output jump2, ret1, push2, wen2;
           jump2, push2, wen2;
  wire
           temp1;
          jump1, tempret, push1, wen1;
  reg
  assign temp1 = jump1 & tcnd & !jump2;
  always @(posedge clk)
    begin
     jump2 = temp1;
     end
```

控制系統二 💗



```
always @(posedge clk)
      begin
         tempret = 1'b0; wen1 = 1'b0; push1 = 1'b0; jump1 = 1'b0;
         case (contl)
          1 : begin
               tempret = !jump2; jump1 = !jump2;
          2 : jump1 = !jump2;
          3 : begin
               push1 = !jump2; jump1 = !jump2;
          4, 5, 6, 7 : jump1 = !jump2;
          8,9,10,11,12,13,14,15 : wen1 = !jump2;
        endcase
      end
     assign ret1 = tempret & !jump2;
     always @(posedge clk)
      begin
        push2 = push1 & !jump2;
        wen2 = wen1 & !jump2;
      end
  endmodule
國立中與大學
                SOC & DSP Lab.

System On a Chip & Digital Signal Proceeding Laboratory
```

控制系統二 🐷 SOC & DSP Lab. System On a Chip & Digital Signal Proceed