Verilog HDL

Design Examples

- 1. Digital system designs and practices: Using Verilog HDL and FPGAs
- 2. Fundamentals of Digital Logic with Verilog Design 3e

Teacher: Prof. Shu-Yen Lin

Email: sylin@saturn.yzu.edu.tw

Date: 2020/11/11

Reliable Digital System Lab



Outline

Combinational Logic Modules

- Decoders
- Encoders
- Multiplexers
- Demultiplexers

Sequential Logic Modules

- Flip-flops
- Memory elements
- Data Registers
- Counters
- Finite State Machines (FSM)




Combinational Logic Modules


- Decoders
- > Encoders
- Multiplexers
- Demultiplexers




Decoder Block Diagrams

n-to-m decoders






A 2-to-4 Decoder Example




| E | x_1 | x_0 | Y_3 | Y_2 | Y_1 | Y_0 |
|---|--------|--------|-------|-------|-------|-------|
| 1 | ϕ | ϕ | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 |

(b) Function table




(c) Logic circuit

A 2-to-4 Decoder Example




A 2-to-4 Decoder with Enable Control






Encoder Block Diagrams

❖ m-to-n encoders







A 4-to-2 Encoder Example

| I_3 | I_2 | I_1 | I_0 | Y_1 | Y_0 |
|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 |


(a) Function table




A 4-to-2 Encoder Example




Another 4-to-2 Encoder Example



A 4-to-2 Priority Encoder






(a) Block diagram

| Input | | | Output | | |
|-------|--------|--------|--------|-------|-------|
| I_3 | I_2 | I_1 | I_0 | A_1 | A_0 |
| 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | ϕ | 0 | 1 |
| 0 | 1 | ϕ | ϕ | 1 | 0 |
| 1 | ϕ | ϕ | ϕ | 1 | 1 |

(b) Function table

A 4-to-2 Priority Encoder Example



Another 4-to-2 Priority Encoder Example


```
// using casex structure
assign valid in = |in;
                                                                  valid in
always @(in) casex (in)
                                                        valid in
  4'b1xxx: y = 3;
                                             y23[0]
  4'b01xx: y = 2;
  4'b001x: y = 1;
  4'b0001: y = 0;
  default: y = 2bx;
                                             y24[0]
endcase
                                                        y[1:0]
```

y25




Multiplexer Block Diagrams

m-to-1 ($m = 2^n$) multiplexers




(a) Without enable control




(b) With enable control

A 4-to-1 Multiplexer Example

❖ Gate-based 4-to-1 multiplexers





An *n*-bit 4-to-1 Multiplexer Example

```
// an N-bit 4-to-1 multiplexer using conditional operator
parameter N = 4; //
input [1:0] select;
                                                    un1 select 2
input [N-1:0] in3, in2, in1, in0;
output [N-1:0] y;
assign y = select[1]?
                                                                        [3:0] [3:0] y[3:0]
                                                    un1 select 3
             (select[0] ? in3 : in2) :
                                                                [3:01
             (select[0]? in1: in0);
                                                                   y[3:0]
                                                    un1 select 4
                                                    un1 select 5
```

The Second *n*-bit 4-to- 1 Multiplexer Example

```
// an N-bit 4-to-1 multiplexer with enable control
parameter N = 4;
input [1:0] select;
input enable;
input [N-1:0] in3, in2, in1, in0;
output reg [N-1:0] y;
always @(select or enable or in0 or in1 or in2 or in3)
   if (!enable) y = \{N\{1'b0\}\};
   else y = select[1]?
           (select[0] ? in3 : in2) :
           (select[0]? in1: in0);
```


The Third *n*-bit 4-to- 1 Multiplexer Example

```
// an N-bit 4-to-1 multiplexer using case structure
parameter N = 8;
input [1:0] select;
input [N-1:0] in3, in2, in1, in0;
                                                       un1 select 2
output reg [N-1:0] y;
always @(*)
    case (select)
                                                                            [7:0] [7:0] y[7:0]
                                                       un1 select 3
       2'b11: y = in3;
       2'b10: y = in2;
                                                                       y[7:0]
       2'b01: y = in1;
       2'b00: y = in0;
                                                       un1 select 4
    endcase
                                                       un1 select 5
```




DeMultiplexer Block Diagrams

• 1-to-m ($m = 2^n$) demultiplexers



Destination selection

(a) Without enable control




Destination selection

(b) With enable control

A 1-to-4 DeMultiplexer Example


Gate-based 1-to-4 demultiplexers



| (a) Lo | gic | sym | DO. |
|--------|-----|-----|-----|

| E | S_1 | S_0 | Y_3 | Y_2 | Y_1 | Y_0 |
|---|--------|--------|-------|-------|-------|-------|
| 1 | ϕ | ϕ | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | D |
| 0 | 0 | 1 | 0 | 0 | D | 0 |
| 0 | 1 | 0 | 0 | D | 0 | 0 |
| 0 | 1 | 1 | D | 0 | 0 | 0 |

(b) Function table



An *n*-bit 1-to-4 DeMultiplexer Example

```
// an N-bit 1-to-4 demultiplexer using if ... else structure
parameter N = 4; // default width
input [1:0] select;
input [N-1:0] in;
                                                                                         <sup>[3:0]</sup> y3[3:0]
output reg [N-1:0] y3, y2, y1, y0;
                                                                                   y3[3:0]
always @(select or in) begin
                                                                                       [3:0] [3:0] y2[3:0]
  if (select == 3) y3 = in; else y3 = \{N\{1'b0\}\};
                                                                                   y2[3:0]
  if (select == 2) y2 = in; else y2 = \{N\{1'b0\}\};
  if (select == 1) y1 = in; else y1 = \{N\{1'b0\}\};
                                                                                         <sup>[3:0]</sup> y1[3:0]
                                                                                   y1[3:0]
  if (select == 0) y0 = in; else y0 = \{N\{1'b0\}\};
end
```

The Second *n*-bit 1-to-4 DeMultiplexer Example

```
// an N-bit 1-to-4 demultiplexer with enable control
parameter N = 4; // Default width
output reg [N-1:0] y3, y2, y1, y0;
always @(select or in or enable) begin
  if (enable)begin
    if (select == 3) y3 = in; else y3 = \{N\{1'b0\}\};
    if (select == 2) y2 = in; else y2 = \{N\{1'b0\}\};
    if (select == 1) y1 = in; else y1 = \{N\{1'b0\}\};
    if (select == 0) y0 = in; else y0 = \{N\{1'b0\}\};
  end else begin
    y3 = \{N\{1'b0\}\}; y2 = \{N\{1'b0\}\}; y1 = \{N\{1'b0\}\}; y0 = \{N\{1'b0\}\}; end
  end
```

Sequential Logic Modules

- >Flip-flops
- ➤ Data Registers
- ➤ Shift registers
- ➤ Counters



Asynchronous Reset D-Type Flip-Flops

```
// asynchronous reset D-type flip-flop
module DFF async reset (clk, reset n, d, q);
output reg q;
always @(posedge clk or negedge reset n)
  if (!reset n) q \le 0;
              q \ll d;
  else
```



Synchronous Reset D-Type Flip-Flops

```
// synchronous reset D-type flip-flop
module DFF sync reset (clk, reset, d, q);
output reg q;
always @(posedge clk)
  if (reset) q \le 0;
  else q \le d;
```




D-type latch

```
module latch (D, clk, Q);
input D, clk;
output reg Q;

always @(D, clk)
if (clk)
Q = D;

endmodule
```

Data Registers



```
// an n-bit data register
module register(clk, din, qout);
parameter N = 4; // number of bits
...
input [N-1:0] din;
output reg [N-1:0] qout;
always @(posedge clk) qout <= din;</pre>
```


Data Registers

```
// an n-bit data register with asynchronous reset
module register_reset (clk, reset_n, din, qout);
parameter N = 4; // number of bits
...
input [N-1:0] din;
output reg [N-1:0] qout;
always @(posedge clk or negedge reset_n)
if (!reset_n) qout <= {N{1'b0}}};
else qout <= din;</pre>
```

Data Registers


```
// an N-bit data register with synchronous load and
// asynchronous reset
parameter N = 4; // number of bits
input clk, load, reset n;
input [N-1:0] din;
output reg [N-1:0] qout;
always @(posedge clk or negedge reset n)
 if (!reset n) qout \leq \{N\{1'b0\}\};
 else if (load) qout <= din;
```


Shift Registers



Shift Registers

Binary Ripple Counters





Binary Ripple Counters


```
// a 3-bit ripple counter module example
module ripple counter(clk, qout);
. . .
output reg [2:0] qout;
wire c0, c1;
// the body of the 3-bit ripple counter
assign c0 = qout[0], c1 = qout[1];
always @(negedge clk)
   qout[0] \leq -qout[0];
always @(negedge c0)
   qout[1] \leq -qout[1];
always @(negedge c1)
   qout[2] \leq -qout[2];
```

Binary Ripple Counters

```
// a 3-bit ripple counter with enable control
module ripple_counter_enable(clk, enable, reset_n, qout);
output reg [2:0] qout;
wire c0, c1;
assign c0 = qout[0], c1 = qout[1];
always @(posedge clk or negedge reset n)
  if (!reset n) qout[0] \le 1'b0;
  else if (enable) qout[0] \le \sim qout[0];
always @(posedge c0 or negedge reset n)
  if (!reset n) qout[1] \leq 1'b0;
  else if (enable) qout[1] \le -qout[1];
always @(posedge c1 or negedge reset n)
  if (!reset n) qout[2] \leq 1'b0;
  else if (enable) qout[2] \le \sim qout[2];
```

Finite State Machines (1)


❖Moore machine: a finite-state machine whose output values are determined solely by its current state.



```
module moore (Clock, w, Resetn, z);
 input Clock, w. Resetn;
 output z;
 reg [1:0] y, Y;
 parameter A = 2'b00, B = 2'b01, C = 2'b10;
 always @(w, y)
 begin
  case (y)
   A: if (w = 0) Y = A;
       else Y = B;
   B: if (w = 0) Y = A;
       else Y = C;
   C: if (w = 0) Y = A;
       else Y = C:
   default: Y = 2bxx;
  endcase
 end
 always @(posedge Clock, negedge Resetn)
 begin
  if (Resetn = = 0)
     y \leq A;
  else
     y \leq Y:
 end
 assign z = (y = = C);
endmodule
```

Finite State Machines (2)

❖ Mealy machine: A finite-state machine whose output values are determined both by its current state and the current inputs.



```
module mealy (Clock, w, Resetn, z);
 input Clock, w, Resetn;
 output reg z;
 reg y, Y;
 parameter A = 1'b0, B = 1'b1;
 always @(w, y)
  case (y)
   A: if (w = 0)
    begin
     Y = A:
     z = 0:
    end
     else
    begin
     Y = B;
     z = 0;
     end
   B: if (\mathbf{w} = \mathbf{0})
    begin
     Y = A;
     z = 0:
     end
     else
    begin
     Y = B;
     z=1;
    end
  endcase
 always @(posedge Clock, negedge Resetn)
  if (Resetn = = 0)
    y \leq A:
  else
    y \ll Y;
endmodule
```