**Lab 01: ASIC Hierarchical Verification: Low-Level Simulator**

**Assignments**

Question 1

1. We try to use the new value which received. We should use the old value; therefore, this is illegal scenario.

Question 2

1. 7 clock cycles for the first instruction to step the IDLE state, and for each another state we will get 6 instructions. In total, .
2. Each state has its own unique design purpose. Therefore, accessing memory is possible only at EXEC0 state.
3. Advantage – Simple, so it is easy to implement.  
   Disadvantage – More clock cycles compare to pipeline.

Question 6

We added 2 new opcodes, CPY (25) which preforming the background copy, and ASK (26) which used by the program to poll the copy status.

The main function who does the process called DMA function, which copies at the background ("in parallel") the lines while the memory not in use by the simulator (by the global int mem\_availablity). The function gets the global int mem\_availablity, which is equal to 1 if we know that the memory is available for the next 2 clock cycles, and 0 otherwise. The DMA also contain 4 states which he can be in only one state at a given time (IDLE/WAIT/READ/WRITE).