

AUTOMOTIVE MOSFET

PD - 94758


IRF540ZS IRF540ZL


Features

- Advanced Process Technology
- Ultra Low On-Resistance
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Tjmax

Description

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low onresistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.





HEXFET® Power MOSFET







TO-220AB IRF540Z

D²Pak IRF540ZS

TO-262 IRF540ZL

Absolute Maximum Ratings

	Parameter	Max.	Units
D - C		36	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	25	Α
I _{DM}	Pulsed Drain Current ①	140	
P _D @T _C = 25°C	Power Dissipation	92	W
	Linear Derating Factor	0.61	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ^②	83	mJ
E _{AS} (Tested)	Single Pulse Avalanche Energy Tested Value ©	120	7
I _{AR}	Avalanche Current ①	See Fig.12a, 12b, 15, 16	Α
E _{AR}	Repetitive Avalanche Energy ©		mJ
T_J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw ⑦	10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		1.64	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface ⑦	0.50		
$R_{\theta JA}$	Junction-to-Ambient ⑦		62	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ®		40	



Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100	_		V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.093		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		21	26.5	mΩ	$V_{GS} = 10V, I_D = 22A$ ③
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
gfs	Forward Transconductance	36			V	$V_{DS} = 25V, I_D = 22A$
I _{DSS}	Drain-to-Source Leakage Current			20	μA	$V_{DS} = 100V, V_{GS} = 0V$
				250		$V_{DS} = 100V, V_{GS} = 0V, T_{J} = 125$ °C
I _{GSS}	Gate-to-Source Forward Leakage			200	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-200		V _{GS} = -20V
Q_g	Total Gate Charge		42	63		I _D = 22A
Q_{gs}	Gate-to-Source Charge		9.7		nC	$V_{DS} = 80V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		15			V _{GS} = 10V ③
t _{d(on)}	Turn-On Delay Time		15			$V_{DD} = 50V$
t _r	Rise Time		51		1	$I_D = 22A$
t _{d(off)}	Turn-Off Delay Time		43		ns	$R_G = 12 \Omega$
t _f	Fall Time		39			V _{GS} = 10V ③
L _D	Internal Drain Inductance		4.5			Between lead, p
					nΗ	6mm (0.25in.)
L _S	Internal Source Inductance		7.5			from package
						and center of die contact
C _{iss}	Input Capacitance		1770			$V_{GS} = 0V$
C _{oss}	Output Capacitance		180			$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		100		pF	f = 1.0MHz
C _{oss}	Output Capacitance		730			$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0MHz$
C _{oss}	Output Capacitance		110			$V_{GS} = 0V, V_{DS} = 80V, f = 1.0MHz$
C _{oss} eff.	Effective Output Capacitance		170		ĺ	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V $

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current			36		MOSFET symbol
	(Body Diode)				Α	showing the
I _{SM}	Pulsed Source Current			140		integral reverse
	(Body Diode) ①					p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25$ °C, $I_S = 22A$, $V_{GS} = 0V$ ③
t _{rr}	Reverse Recovery Time		33	50	ns	$T_J = 25$ °C, $I_F = 22$ A, $V_{DD} = 50$ V
Q _{rr}	Reverse Recovery Charge		41	62	nC	di/dt = 100A/µs ③
t _{on}	Forward Turn-On Time	Intrinsio	turn-or	time is	negligib	le (turn-on is dominated by LS+LD)




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Typical Forward Transconductance Vs. Drain Current




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature

Fig 10. Normalized On-Resistance Vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. | Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit 6




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 14. Threshold Voltage Vs. Temperature www.irf.com




Fig 15. Typical Avalanche Current Vs.Pulsewidth




Fig 16. Maximum Avalanche Energy Vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

- Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- P_{D (ave)} = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16). t_{av} = Average time in avalanche. D = Duty cycle in avalanche = t_{av} ·f

 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see figure 11)

$$\begin{split} P_{D \text{ (ave)}} = 1/2 \text{ (} 1.3 \cdot \text{BV} \cdot \text{I}_{av} \text{)} &= \Delta \text{T/ Z}_{thJC} \\ I_{av} = 2\Delta \text{T/ [1.3} \cdot \text{BV} \cdot \text{Z}_{th}] \\ E_{AS \text{ (AR)}} = P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$




Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 18a. Switching Time Test Circuit





Fig 18b. Switching Time Waveforms

TO-220AB Package Outline

Dimensions are shown in millimeters (inches)




- 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
 - 2 CONTROLLING DIMENSION: INCH

- 3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.
- 4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010 LOT CODE 1789 ASSEMBLED ON WW 19, 1997


ASSEMBLED ON WW 19, 199 IN THE ASSEMBLY LINE "C"



For GB Production

EXAMPLE: THIS IS AN IRF1010 LOT CODE 1789


ASSEMBLED ON WW 19, 1997 IN THE ASSEMBLY LINE "C"



International **I©R** Rectifier

D²Pak Package Outline

Dimensions are shown in millimeters (inches)



D²Pak Part Marking Information

EXAMPLE: THIS IS AN IRF530S WITH

LOT CODE 8024


ASSEMBLED ON WW 02, 2000

IN THE ASSEMBLY LINE "L"



RECTIFIER

LOGO




For GB Production

EXAMPLE: THIS IS AN IRF530S WITH


LOT CODE 8024

ASSEMBLED ON WW 02, 2000 IN THE ASSEMBLY LINE "L"




TO-262 Package Outline

Dimensions are shown in millimeters (inches)





TO-262 Part Marking Information




International TOR Rectifier

D²Pak Tape & Reel Information







Notes:

- Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11).
- ② Limited by T_{Jmax} , starting $T_J = 25^{\circ}C$, L = 0.46mH ⑥ $R_G = 25\Omega$, $I_{AS} = 20A$, $V_{GS} = 10V$. Part not recommended for use above this value.
- ③ Pulse width \leq 1.0ms; duty cycle \leq 2%.
- $\ \ \, \oplus \ \, C_{oss}$ eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- Limited by T_{Jmax}, see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.
- This value determined from sample failure population. 100% tested to this value in production.
- 7 This is only applied to TO-220AB pakcage.
- ® This is applied to D²Pak, when mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.

TO-220AB package is not recommended for Surface Mount Application.

Data and specifications subject to change without notice.

This product has been designed and qualified for the Automotive [Q101]market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 10/03