

# Requirement Modeling and Validation Using BIP Framework: An Airplane Engine Control Software Case Study

Xudong Tang<sup>1</sup>, Qiang Wang<sup>2</sup>, Weikai Miao<sup>1</sup>, and Joseph Sifakis<sup>4,5</sup>

<sup>1</sup> School of Software Engineering, East China Normal University, Shanghai, China

<sup>2</sup> Chinese Academy of Military Science, Beijing, China

<sup>3</sup> School of Computer Science and Engineering, Southern University of Science and Technology, Shenzhen, China

<sup>4</sup> Verimag, Université Grenoble Alpes, France

**Abstract.** In this case study, we apply architecture-based rigorous system design approach to the control software of the airplane engine controller. Rigorous system design refers to a formal model-based process that leads from requirements to correct implementations. Architectures are a means for ensuring global coordination properties of system models and thus, achieving design correctness by construction. We implement the architecture diagrams for airplane engine control software in the Behavior-Interaction-Priority (BIP) component-based framework. We show how to obtain a system model by applying architectures to a set of atomic components. We also perform deadlock freedom analysis of the resulting system model by using the BIP tool-set and additionally validation analysis of our approach by using nuXmv model checker to verify that the safety properties enforced by the architecture are indeed satisfied.

## 1 Introduction

We need to put a brief introduction to the case study right here.

The Power Level Angle (PLA) signal processing system is part of the Full Authority Digital Engine Control System (FADEC), which provides engine control during flight to achieve stable and transient engine characteristics. The purpose of PLA signal processing system is to convert the obtained throttle stick signal value into the original throttle stick angle value and judge it. If it is judged that there is no fault, then it will return the corresponding value of the PLA signal after processing and set a fault signal to invalid, representing that the system has no PLA signal fault in current period. Otherwise it will return the fault information and set the fault signal to valid.

There are three modules in the system. PLA signals will first undergo a BIT Diagnosis module, then be calibrated and converted into physical quantities. After the Extremum and Slope Diagnosis module, it will finally generate the PLA fault signal for output.

The Built-in Test (BIT) refers to the detection and monitoring of the system and its own equipment. In the PLA signal processing system model, the BIT Diagnosis realizes the analog quantity, or periodic fault detection of circuits such as fault location and processing based on the diagnosis results.

The calibration conversion module's function is to collect the signal from signal collector. The arriving signal will be converted to the corresponding engineering value by means of a calibration curve or an index table.

An Extremum/Slope Diagnosis module contains extremum diagnosis and slope diagnosis. The function of extremum diagnosis is to judge whether the current signal is in valid range since the PLA signal processing system cannot handle illegal data. The function of slope diagnosis is to give the constraint of the magnitude of the change between the two adjacent signals.

The three modules introduced above work together for giving a credible output signal.

The BIP (Behavior, Interaction, Priority) framework is a component-based system design framework [2]. It advocates the rigorous system design methodology [9], which has been proposed as a response to the grand challenge of complex hardware/software mixed system design [10]. The concept of rigorous system design can be understood as a formal, accountable and coherent process for deriving correct-by-construct system implementations from high-level specifications. The essential safety properties of the design are guaranteed at the earliest possible design phase by applying algorithmic verification to the system model, and then the system implementation is automatically generated by a sequence of property preserving model transformations, progressively refining the model with details specific to the target platforms.

The BIP framework provides a well defined modeling language and an associated toolbox to realize the rigorous system design flow. The modeling language allows the construction of composite components from atomic components through layered application of interactions and of priorities. The BIP toolbox supports both verification of high-level system designs [3, 4, 8] and automatic model transformation and code generation of low-level implementations from high-level system designs [5]. In practice, BIP has been actively used in several applications [1, 7].

The rest of the paper is structured as follows. In Section ?? and Section ??, we introduce the preliminaries and the BIP modeling language. In Section ?? and Section ??, we review the most related works and draw some conclusions and outline directions for future work.

## 2 BIP framework

In this section, we present the BIP framework. In BIP framework, a model is constructed by composing three layers of modeling, that is behavior, interaction and priority. More information about the underlying concepts and the operational semantics of BIP can be found in []. In particular, BIP provides separation of concerns between behavioral and architectural aspects in modeling.

The Behavior-Interaction-Priority (BIP) framework [2] is proposed as a component-based system design framework, which comes with a formal language with well-defined semantics and a tool chain supporting rigorous system design process. The BIP language offers a three-layered modeling mechanism for constructing complex system behavior and architectures [6], i.e., Behavior, Interaction, and Priority. Behavior is characterized by a set of components, which are formally defined as automata extended with

linear arithmetic. Interaction specifies the multiparty synchronization of components, among which data transfer may take place. Priority can be used to schedule the interactions or resolve conflicts when several interactions are enabled simultaneously. The key insight underlying this three-layered modeling mechanism is the principle of separation of concerns, that is, system computation is captured by a set of components, and system coordination is modeled by interaction and priority.

An atomic component is described by a finite-state automata extended with variables and ports, where variables are used to store local data, and ports form the interface of the component. Ports are used to define the interaction and communication with other components, and may be associated with variables. Moreover, ports also serve as the labels of the automata transitions. States denote control locations at which the components await for interaction. A transition is a step, labeled by a port, from a control location to another. It may be associated a guard (i.e. a boolean expression) and an action (i.e., a function over variables). In BIP, actions are written in C/C++. An example BIP component is shown in Fig.??.

Composition of components is defined by interactions. Essentially, interactions express synchronization constraints between transitions of the composed components. Interactions are described in BIP as the combination of two types of elementary protocols: rendezvous to express strong symmetric synchronization and broadcast to express triggered asymmetric synchronization. Interactions are structured in connectors, that is, sets of ports plus additional information. Within connectors, every port is typed either as synchron or as trigger. Trigger ports are used to initiate broadcast, that is, any subset of ports containing at least one trigger port denote a valid interaction of the connector. Rendezvous synchronizations are obtained on connectors where all the ports are synchrons. For such connectors, the only valid interaction is the maximal one, that is, the whole set of ports. Finally, connectors provide mechanisms for dealing with data associated to (ports of) interacting components. Every interaction has a guard, that is, an enabling condition and an action, that is, an update (data transfer) function, operating on data associated to ports participating in the interaction. Circles (resp. triangles) denote synchron (resp. trigger) ports.

Priorities are used to filter amongst possible interactions. They are expressed as conditional priority rules between two interactions. Whenever the condition (on the state of the system) holds, and if the two interactions are enabled at the same time, then only the high priority interaction is allowed for execution. In practice, priorities steer system evolution so as to meet performance requirements e.g. to express scheduling policies.

The BIP toolbox includes a rich set of tools for modeling, transformation, analysis and code generation of models. The toolbox provides a dedicated modeling language for describing BIP components. It is a user-friendly textual language which provides syntactic constructs for describing components conforming to the formal framework. The BIP language leverages on C-style expression declarations, and provides additional syntactic constructs for defining component behavior, specifying the coordination through connectors, and describing the priorities. The toolbox also provides front-end tools for editing and parsing of BIP descriptions, as well as for generating intermediate models, followed by code generation (in C++). Intermediate models can be subject to various


model transformations focusing on construction of optimized models for respectively sequential and distributed execution. Back-end tools include specific runtime for efficient execution on machines with different characteristics (e.g., real-time, mono/multi-thread, single/multi-core). Besides, various analysis tools are provided to perform validation and verification of BIP models, such as deadlock analysis using the D-Finder tool [3], reachability analysis using the model checker [4] and the runtime verification tool [].

### 3 Formal system model in BIP

In this section, we introduce an airplane engine control software case study. For presentation simplicity, we choose one of its subsystems, the PLA signal processing system, as representative. We will give an informal description, focusing on its functional structure, properties and conditional constraints. Then we give the formal design model in BIP. Finally, we provide model verification and validation.


#### 3.1 Overview of the system model

We construct the BIP model of the PLA signal processing system through the composition of atomic and composite components with BIP connectors. The block diagram for our system is shown in Fig.1, it consists of a Task Unit and a Signal Processing Unit. The Signal Processing Unit consists of atomic component c1, composite components p1 and c2. In the Task Unit, there is an atomic component t1, which produce signal value for Signal Processing Unit.




**Fig. 1.** System Architecture

The behavior of atomic component *t1* is shown in Fig.2. It is used as simulator of the input stimuli. In the graphical notation, the atomic is initialized to *Wait*, and the following three transitions are driven by corresponding events: *produce*, *sendBIT* and *sendMean*, which represents three corresponding ports in the atomic. For instance, whenever the current state is at *Start*, the port *sendBIT* will be activated and the transition will be executed once the event *sendBIT* is done.



**Fig. 2.** The Task Component



**Fig. 3.** Architecture of BIT Diagnosis

**3.1.1 BIT Diagnosis module** In our design, the BIT Diagnosis module, Calibration Conversion module and Extremum/Slope Diagnosis module are three subsystems of PLA signal processing system. The BIT Diagnosis module is shown in figure 3. In the graphical notation, the three atomic component instances  $p1$ ,  $p2$  and  $p3$  receive BIT signal through port *receiveBIT*, a connector distributes the signal to these components and another connector merges their output and sends it to the an instance of *Decider* component. The BIP description of the definition and instantiation of *BIT Diagnosis* is shown below:

```

compound BITCompound_P1
  component BITAtom_enc enc
  component BITAtom_sin sin
  component BITAtom_cos cos
  component BITAtom_Decider d
  
```

```

connector ThreeToOne o(enc.sendBIT,sin.sendBIT,cos.sendBIT,d.receiveSignal)
connector Merge m(enc.receiveBIT,sin.receiveBIT,cos.receiveBIT)

export port m.Merged_Signal as receiveBIT
export port d.output as sendBIT
end

```

We define the two ports in *BITCompound\_P1* as export to give them an external property which enables them to be triggered by other components.

```

connector type ThreeToOne(PLAPort.t1 r1, PLAPort.t1 r2, PLAPort.t1 r3, PLA-
Port.t3 r4)
  define r1 r2 r3 r4
  on r1 r2 r3 r4 down {r4.a=r1.a; r4.b=r2.a; r4.c=r3.a;}
end

```

```


connector type Merge(PLAPort.t2 r1, PLAPort.t2 r2, PLAPort.t2 r3)
  data int mysin,mycos
  export port PLAPort.t2 Merged_Signal(mysin,mycos)
  define r1 r2 r3
  on r1 r2 r3 down {r1.a=mysin; r2.a=mysin; r3.a=mysin; r1.b=mycos; r2.b=mycos;
  r3.b=mycos;}
end

```

In our system, atomic component is considered as the smallest unit of the architecture, while in the combination of several components, such as our BIT Diagnosis module, we have to ensure that the output of three components can simultaneously reach the connoector, otherwise it will fall into deadlock status. To avoid this problem, the three atomic components are designed homogeneous, we take one of these three components, *BITAtom\_enc p1*, as an example, its ports and behavior is shown below:


**Table 1.** Transitions of P1

Transition	Guard	Action
1	$PLA.sin < 500 \wedge PLA.cos < 500$	$p := p + 1; q := 0$
2	$PLA.sin \geq 500 \wedge PLA.cos \geq 500$	$p := 0; q := q + 1$
3	$PLA.sin \geq 500 \oplus PLA.cos \geq 500$	$p := 0; q := 0$
4	$p \geq 5$	$PLA.Signal_{enc} = 1$
5	$q \geq 5$	$PLA.Signal_{enc} = 0$
6	$p < 5$	null
7	$q < 5$	null



**Fig. 4.** BIT Diagnosis P1

During execution, we consider a WAIT to WAIT transition set as a cycle. In each cycle, we ensure that an *sendBIT* event will be activated to avoid the system falling into deadlock status. With the combination of connector, *P1* gives a synchronous output together with other two atomic component instances. We define two variables *p* and *q* as counters to control the vary of signal. Their constraint indicates that for every continuous five cycles, the system does a setting and gives a corresponding output through port *sendBIT*.



**Fig. 5.** BIT Diagnosis Decoder


As shown in Fig.5, the BIT Diagnosis Decoder is responsible for integrating the signals output by three BIT Diagnosis. We also produce a WAIT to WAIT transition set, *receiveSignal* as input event and *output* as output event. We define a bool type variable *PLA.Signal* as the BIT fault signal for output.

**Table 2.** Transitions of Decider

Transition	Guard	Action
1	$PLA.Signal\_enc = 0 \wedge PLA.Signal\_sin = 0 \wedge PLA.Signal\_cos = 0$	$PLA.Signal := 0$
2	$PLA.Signal\_enc = 1 \vee PLA.Signal\_sin = 1 \vee PLA.Signal\_cos = 1$	$PLA.Signal := 1$

### 3.1.2 Calibration Conversion module

The Calibration Conversion module collects the signal from signal collector and converts it to the corresponding engineering value by means of a calibration curve and an index table. This module is designed as an atomic component c1 in the BIP model, its ports and behavior is shown below:



**Fig. 6.** Calibration conversion module

It has been introduced that every atomic component can be converted to its corresponding BIP description. The BIP description of the definition of *Calibration Conversion* is shown below:

```

atom CalAtom
  data int mysin, mycos
  data int myangle

  export port PLAPort_t2 receiveMean(mysin, mycos)
  export port PLAPort_t4 sendMean(myangle)

  place START, EXEC, END
  
```



```

initial to START
  do { myangle = 0; }

on receiveMean from START to EXEC

internal from START to EXEC
  do { myangle = mysin * mycos + 1; }


on sendMean from END to START
end

```

In the BIP description, we define internal data, external ports, serveral states and transitions. Transitions begin with field *on* are external transitions which are driven by external events. Relatively, transitions begin with field *internal* literally internal transitions which are executed as soon as the atomic component reach the state. We define an internal variable *myangle* for output. System calculate its value through calibration curve and index table from two variables *mysin* and *mycos*.

### 3.1.3 Extremum/Slope Diagnosis module

The Extremum/Slope Diagnosis module is almost the same as BIT Diagnosis module. It picks up signal value, diagnoses them and integrates the results into one variable for output. We also provide the architecture of Extremum/Slope Diagnosis:



**Fig. 7.** Architecture of Extremum/Slope Diagnosis

It should be noticed that in Extremum/Slope Diagnosis module, besides signals sent by internal atomic components p1 and p2, the *Decider* also pick up signal from BIT Di-

agnosis module as input. We give the BIP Description of the Extremum/Slope Diagnosis module below:

```
compound ESCompound_C1
  component ExtAtom enc
  component SloAtom slo
  component ESAtom_Decider d

  connector TwoToOne o(ext.sendRes,slo.sendRes,d.receiveSignal1)
  connector Merge_two m(ext.receiveMean,slo.receiveMean)

  export port d.receiveSignal2 as receiveBIT
  export port m.Merged_Signal_two as receiveMean
end
```

The connector types *TwoToOne* and *Merge\_two* do almost the same work as the two connector types used in BIT Diagnosis module except that the connector types used here have only two parameters, not three.

In the entire system, the compound type *ESCompound* will be instantiated as *c2*, which is introduced in Fig.1.

Till now, we have introduced our system informally and in formal BIP description. To give a formal proof whether our system and BIP model is safety and effectiveness or not, the verification and validation of the system above will produced in the next chapter.

### 3.2 Model verification and validation

## 4 Related work

In the BIP framework, DFinder [3] is a dedicated tool for invariant generation and deadlock-freedom detection. DFinder computes the system invariant in a compositional manner: it first computes a component invariant over-approximating the reachable states of each component and then computes an interaction invariant over-approximating the global reachable states. The system invariant is then the conjunction of all component invariants and the interaction invariant. Though being scalable for large system models, DFinder does not handle system models with data transfer, which hampers the practical application of DFinder and of the BIP framework, since data transfer is necessary and common in the design of real-life systems (e.g. message passing). Besides, it is not clear in DFinder how to refine the abstraction automatically when the inferred invariant fails to justify the property.

A compositional encoding of BIP into nuXmv and an efficient instantiation of Explicit Scheduler Symbolic Thread (ESST) framework for BIP have been presented in [4]. The encoding into nuXmv allows one to exploit the state-of-the-art verification techniques to verify BIP models. The ESST based technique encodes the components as preemptive threads with predefined primitive functions and utilizes a dedicated stateful BIP scheduler to orchestrate the abstract reachability analysis of the components.

The scheduler interacts with components via primitive functions, and also respects BIP operational semantics. Moreover, partial order reduction techniques are applied in the scheduler to reduce the states of scheduler.

In [8], we present a lazy predicate abstraction technique for BIP, and we also propose a novel reduction technique called simultaneous set reduction, which is further combined with lazy abstraction to reduce the search space of the abstract reachability analysis.

## 5 Conclusion and future work

## References

1. Abdellatif, T., Bensalem, S., Combaz, J., Silva, L.d., Ingrand, F.: Rigorous design of robot software: A formal component-based approach. *Robotics and Autonomous Systems* 60(12), 1563–1578 (2012)
2. Basu, A., Bensalem, S., Bozga, M., Combaz, J., Jaber, M., Nguyen, T.H., Sifakis, J.: Rigorous component-based system design using the BIP framework. *Software, IEEE* (2011)
3. Bensalem, S., Bozga, M., Nguyen, T., Sifakis, J.: Compositional verification for component-based systems and application. *IET Software* (2010)
4. Bliudze, S., Cimatti, A., Jaber, M., Mover, S., Roveri, M., Saab, W., Wang, Q.: Formal verification of infinite-state BIP models. In: *ATVA* (2015)
5. Bonakdarpour, B., Bozga, M., Jaber, M., Quilbeuf, J., Sifakis, J.: From high-level component-based models to distributed implementations. In: *Proceedings of the 10th International conference on Embedded software, EMSOFT 2010, Scottsdale, Arizona, USA, October 24-29, 2010*. pp. 209–218. *ACM* (2010)
6. Konnov, I., Kotek, T., Wang, Q., Veith, H., Bliudze, S., Sifakis, J.: Parameterized systems in bip: design and model checking. In: *Proceedings of the 27th International Conference on Concurrency Theory (CONCUR 2016)*. pp. 30–1. *Schloss Dagstuhl–Leibniz-Zentrum fuer Informatik* (2016)
7. Lekidis, A., Stachtari, E., Katsaros, P., Bozga, M., Georgiadis, C.K.: Model-based design of iot systems with the BIP component framework. *Softw., Pract. Exper.* 48(6), 1167–1194 (2018)
8. Qiang, W., Bliudze, S.: Verification of component-based systems via predicate abstraction and simultaneous set reduction. In: *Trustworthy Global Computing*, pp. 147–162. *Springer* (2015)
9. Sifakis, J.: Rigorous system design. *Foundations and Trends in Electronic Design Automation* (2013)
10. Sifakis, J.: System design automation: Challenges and limitations. *Proceedings of the IEEE* 103(11), 2093–2103 (2015)