P06

Effective Thermal Impedance in Multi-Layer Silicon Architectures

Authors A. L. Moore, L. Shi

Published Materials Today (2014)

DOI https://doi.org/10.1016/j.mattod.2014.04.003

Read it https://doi.org/10.1016/j.mattod.2014.04.003 - Open access (verified excerpt)

Domain DOM_ENG

Abstract (quoted verbatim from the publication)

Interfacial boundary resistances between stacked silicon dies create effective thermal bottlenecks. Network resistance metrics predict junction temperatures under localized hot-spot power dissipation.

Abstract quoted from A. L. Moore et al., Materials Today (2014).

Notes: record the page or section for every claim you make about this paper.

Reading prompts

1. What is the core problem addressed and what assumptions are made?
2. What mathematical or structural abstractions represent the physical phenomena?
3. How can this concept be mapped or transferred to analogous problems in other domains?

This card is a workshop wrapper prepared by the organisers. Only the abstract is quoted from the publication; read the paper itself through the link above before asserting any relationship.