P06

Effective Thermal Impedance in Multi-Layer Silicon Architectures

Authors A. L. Moore, L. Shi

Published Materials Today (2014)

Paper Link https://doi.org/10.1016/j.mattod.2014.04.003

Domain DOM_ENG

Abstract

Interfacial boundary resistances between stacked silicon dies create effective thermal bottlenecks. Network resistance metrics predict junction temperatures under localized hot-spot power dissipation.

Abstract quoted from A. L. Moore et al., Materials Today (2014).

Notes: record the page or section for every claim you make about this paper.