
ASMA Ver.	0. 7. 0 zvector- e7-	09-mul ti ply	7	26 Jul 2025 13: 08: 01 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *******************
				3 * 4 * Zvector E7 instruction tests for VRR-c encoded:
				5 *
				6 * E7A1 VMLH - Vector Multiply Logical High
				7 * E7A2 VML - Vector Multiply Low 8 * E7A3 VMH - Vector Multiply High
				9 * E7A4 VMLE - Vector Multiply Logical Even
				10 * E7A5 VMLO - Vector Multiply Logical Odd
				11 * E7A6 VME - Vector Multiply Even 12 * E7A7 VMD - Vector Multiply Odd
				13 *
				14 * James Wekel March 2025 15 * July 2025 - Vector-enhancements facility 3 update
				16 ************************************
				18 *******************
				19 *
				20 * basic instruction tests 21 *
				21 · 22 **********************************
				23 * This program tests proper functioning of the z/arch E7 VRR-c vector
				24 * multiply (logical high, low, high, logical even, logical odd, 25 * even, and odd) instructions.
				26 * Exceptions are not tested.
				27 * 28 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				28 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch 29 * obvious coding errors. None of the tests are thorough. They are
				30 * NOT designed to test all aspects of any of the instructions.
				31 * 32 **********************************
				33 *
				34 * *Testcase zvector-e7-09-multiply
				35 * * Zvector E7 instruction tests for VRR-c encoded:
				37 * *
				38 * * E7A1 VMLH - Vector Multiply Logical High 39 * * E7A2 VML - Vector Multiply Low
				40 * * E7A3 VMH - Vector Multiply High
				41 * * E7A4 VMLE - Vector Multiply Logical Even
				42 * * E7A5 VMLO - Vector Multiply Logical Odd 43 * * E7A6 VME - Vector Multiply Even
				44 * * E7A7 VMD - Vector Multiply Odd
				45 * * 46 * * #
				47 * * # This tests only the basic function of the instructions.
				48 * * # Exceptions are NOT tested.
				49 * * #
				51 * mainsize 2
				52 * numcpu 1
				53 * sysclear 54 * archl vl z/Arch
				55 *
				56 * loadcore "\$(testpath)/zvector-e7-09-multiply.core" 0x0



ASMA Ver.	0. 7. 0 zvector- e7-	09-mul ti pl y	,		26 Jul 2025 13: 08: 01 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				66 ****	********************	
				67 *	FCHECK Macro - Is a Facility Bit set?	
				68 * 69 *	If the facility bit is NOT set, an message is issued and	
				70 * 71 *	the test is skipped.	
				72 *	Fcheck uses R0, R1 and R2	
				73 * 74 * eg	. FCHECK 134, 'vector-packed-decimal'	
				75 **** 76	**************************************	
				77	FCHECK &BITNO, &NOTSETMSG	
				78 . * 79 . *	&BITNO: facility bit number to check &NOTSETMSG: 'facility name'	
				80	LCLA &FBBYTE Facility bit in Byte	
				81 82	LCLA &FBBIT Facility bit within Byte	
				83 84 &L(1)	LCLA &L(8) SetA 128, 64, 32, 16, 8, 4, 2, 1 bit positions within byte	
				85	•	
				86 &FBB 87 &FBB	IT SETA &L((&BITNO-(&FBBYTE*8))+1)	
				88 . * 89	MNOTE 0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'	
				90	B X&SYSNDX	
				91 * 92 *	Fcheck data area skip messgae	
				93 SKT& 94	SYSNDX DC C' Skipping tests: ' DC C&NOTSETMSG	
				95	DC C' (bit &BITNO) is not installed.'	
				97 *	SYSNDX EQU *-SKT&SYSNDX facility bits	
				98 99 FR&S	DS FD YSNDX DS 4FD	
				100	DS FD gap	
				101 * 102 X&SY	SNDX EQU *	
				103 104	LA RO, ((X&SYSNDX-FB&SYSNDX)/8)-1	
				105		
				106 107	XGR RO, RO IC RO, FB&SYSNDX+&FBBYTE get fbit byte	
				108	N RO, =F' &FBBIT' is bit set?	
				109 110 *	BNZ XC&SYSNDX	
				111 * fa 112 *	cility bit not set, issue message and exit	
				113	LA RO, SKL&SYSNDX message length	
				114 115	LA R1, SKT&SYSNDX message address BAL R2, MSG	
				116 117	В ЕОЈ	
				118 XC&S	YSNDX EQU *	
				119	MEND	

ASMA Ver.	0. 7. 0 zvector- e7- 0	9- mul ti pl y				26 Jul 2025 13: 08: 01 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				121 ******* 122 * 123 ******	Low core PSWs	***********
00000000		00000000 00000000	00005ECF	124 ZVE7TST 125	START 0 USING ZVE7TST, RO	Low core addressability
		00000140	00000000	126 127 SVOLDPSW	V EQU ZVE7TST+X' 140'	z/Arch Supervisor call old PSW
00000000 000001A0 000001A8	00000001 80000000 00000000 00000200	00000000	000001A0	129 130 131	ORG ZVE7TST+X' 1A0' DC X' 0000000180000000' DC AD(BEGIN)	z/Architecure RESTART PSW
000001A8	0000000 0000200			131	DC AD(BEGIN)	
000001B0 000001D0 000001D8	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	133 134 135	ORG ZVE7TST+X' 1D0' DC X' 0002000180000000' DC AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW
000001E0		000001E0	00000200	137	ORG ZVE7TST+X' 200'	Start of actual test program
				139 ******* 140 * 141 ******	The actual "ZVE7TS	**************************************
				144 * Regis	tecture Mode: z/Arch eter Usage:	
				145 * 146 * R0 147 * R1-4	(work) (work)	
				148 * R5 149 * R6-R 150 * R8	Testing control table	e - current test base
				151 * R9 152 * R10 153 * R11	Second base register Third base register E7TEST call return	
				154 * R12 155 * R13 156 * R14	E7TESTS register (work) Subroutine call	
				157 * R15 158 * 159 ******	Secondary Subroutine	call or work ***********
00000200 00000200		00000200 00001200		161 162	USING BEGIN+4096, R9 SI	IRST Base Register ECOND Base Register
00000200	0.500	00002200		163		HIRD Base Register
00000202	0580 0680 0680			165 BEGIN 166 167	BCTR R8, 0 I1	nitalize FIRST base register nitalize FIRST base register nitalize FIRST base register
	4190 8800 4190 9800		00000800 00000800	169 170 171		nitalize SECOND base register nitalize SECOND base register

ASMA Ver.	0. 7. 0 zvector- e7-	09-mul ti pl y					26 Jul 2025 13: 08: 01 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
				273 ******** 274 * result 275 * 276 * 277 *******	not a	s expected: message with t and instruction	est number, instruction under test on m4 ************************************	
000003BA	45F0 81DC	000003BA	00000001 000003DC	278 FAILMSG 279	EQU BAL	* R15, RPTERROR		
						**************************************	:*************************************	
000003BE	5800 8350	000003BE	00000001 00000550	284 FAILCONT 285		* RO , = F ' 1'	set failed test indicator	
000003C2	5000 8E00		00001000	286 287	ST	RO, FAILED		
000003C6 000003CA	41C0 C004 47F0 8184		00000004 00000384	288 289	LA B	R12, 4(0, R12) NEXTE7	next test address	
					testi	ng: set ending	**************************************	
000003CE 000003D2	5810 8E00 1211	000003CE	00000001 00001000	294 ENDTEST 295 296	EQU L LTR	* R1, FAILED R1, R1	did a test fail?	
000003D4 000003D8	4780 8320 47F0 8338		00000520 00000538	297 298	BZ B	EOĴ FAI LTEST	No, exit Yes, exit with BAD PSW	

ASMA Ver.	0. 7. 0 zvector-e7-0	9-multiply					26 Jul 2025 13: 08: 01 Page 10
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				339 ******* 340 * 341 * 342 ******		HERCULES MESSAGE poin R2 = return address	********** ted to by R1, length in R0 ***********************************
00000458 0000045C	4900 8354 07D2		00000554	344 MSG 345	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
0000045E	9002 8294		00000494	347	STM	RO, R2, MSGSAVE	Save registers
00000462 00000466 0000046A	4900 8356 47D0 826E 4100 005F		00000556 0000046E 0000005F	349 350 351	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
0000046E 00000470 00000472	1820 0620 4420 82A0		000004A0	353 MSGOK 354 355	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
00000476 0000047A	4120 200A 4110 82A6		0000000A 000004A6	357 358	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
0000047E 00000482	83120008 4780 828E		0000048E	360 361	DC BZ	X' 83' , X' 12' , X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
00000486 00000488	1222 4780 828E		0000048E	362 363 364	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
0000048C	0000			365 366	DC	Н' О'	CRASH for debugging purposes
0000048E 00000492	9802 8294 07F2		00000494	368 MSGRET 369	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
00000494 000004A0	00000000 00000000 D200 82AF 1000	000004AF	00000000	371 MSGSAVE 372 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
000004A6 000004AF	D4E2C7D5 D6C8405C 40404040 40404040			374 MSGCMD 375 MSGMSG 376	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector-e7-0	9- mul ti pl y						26 Jul 2025 13:08:01 Page	11
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
				379	****** * *****	***** Norma *****	**************************************	**************************************	
00000510	0000001 0000000			200	EO IDCW	D.C.		0190000001 AB(0)	
00000510	00020001 80000000				E0JPSW	DC		0180000000', AD(0)	
00000520	B2B2 8310		00000510	384	ЕОЈ	LPSWE	E EOJPSW	Normal completion	
00000528	00020001 80000000			386	FAILPSW	DC	OD' O' , X' 000200	018000000', AD(X'BAD')	
00000538	B2B2 8328		00000528	388	FAILTEST	LPSWE	FAILPSW	Abnormal termination	
				391			**************************************	**********	
0000053C	00000000			392 394	CTLRO	DS	F	CRO	
00000540	00000000			395		DS	F		
00000544 00000544 00000548 0000054C 00000550 00000554	00000040 00000002 00005CC0 00000001 0000 005F			397 398 399 400 401 402 403		LTORG	=F' 64' =F' 2' =A(E7TESTS) =F' 1' =H' 0' =AL2(L' MSGMSG)	Literals pool	
				404 405 406	*		constants		
		0000400 00001000 00010000 00100000	0000001 0000001 0000001 0000001		PAGE K64	EQU EQU EQU EQU	1024 (4*K) (64*K) (K*K)	One KB Size of one page 64 KB 1 MB	
		AABBCCDD 000000DD	00000001 00000001	411 412	REG2PATT REG2LOW	EQU	X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

ASMA Ver.	0. 7. 0 zvector-e7-0	9-multiply					26 Jul 2025 13: 08: 01 Page 14
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				457 *	E7TES	ST DSECT	************
00000000 00000004 00000006 00000007	00000000 0000 00 00			460 E7TEST 461 TSUB 462 TNUM 463 464 M4 465	DSECT DC DC DC DC	A(0) H' 00' X' 00' HL1' 00'	pointer to test Test Number m4 used
00000008 00000010 00000014 00000018 0000001C 00000020 00000028 00000038	40404040 40404040 00000000 00000000 00000000			466 OPNAME 467 V2ADDR 468 V3ADDR 469 RELEN 470 READDR 471 472 V1OUTPU	DC DC DC DC DC DS JT DS DS	CL8' ' A(0) A(0) A(0) A(0) FD XL16 FD	E7 name address of v2 source address of v3 source RESULT LENGTH result (expected) address gap V1 Output gap
				474 475 * 476 * 477 * 478 *		routine will bowed by EXPECTED RESU	pe here (from VRR-c macro)
000010B4		00000000	00005ECF	480 ZVE7TS7 481	CSECT DS	, OF	
				484 * N	Macros t	o help build t	**************************************
				489 * 490	MACRO		ıal test
				491 492 . * 493 . * 494	_	E &I NST, &M4	&INST - VRR-c instruction under test &m4 - m4 field
				495 496 &TNUM 497 498		&TNUM &TNUM+1 OFD	
				499 500 501 T&TNUM	USING	A(X&TNUM)	base for test data and test routine address of test routine
				502 503 504	DC DC DC	H' &TNUM' X' 00' HL1' &M4'	test number m4
				505 506	DC DC	CL8' &I NST' A(RE&TNUM+16)	instruction name address of v2 source

ASMA Ver.	0. 7. 0 zvector-e7-	09-multiply					26 Jul 2025 13: 08: 01 Page 15
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				507 508	DC DC	A(RE&TNUM+32) A(16)	address of v3 source result length
				509 REA&TNU 510 511 V10&TNU	DS M DS	A(RE&TNUM) FD XL16	result address gap V1 output
				512 513 .* 514 *	DS	FD	gap
				515 X&TNUM 516 517	DS LGF VL	OF R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
				518 519 520	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder
				521 522 523	&I NST VST	V22, V22, V23, &M4 V22, V10&TNUM	test instruction (dest is a source) save v1 output
				524 525 526	BR	R11	return
				527 RE&TNUM 528 529	DC DROP	OF R5	xl16 expected result
				530	MEND		
				532 * 533 * macro	to gen	erate table of poi	nters to individual tests
				534 * 535 536	MACRO PTTAB	LE	
				537 538 539 &CUR	GBLA LCLA SETA	&TNUM &CUR 1	
				540 .* 541 TTABLE 542 . LOOP	DS ANOP	OF	
				543 .* 544 545 .*	DC	A(T&CUR)	
				546 &CUR 547 548 *	AIF	&CUR+1 (&CUR LE &TNUM). L	
				549 550 551 .*	DC DC	A(0) A(0)	END OF TABLE
				552 553	MEND		

		09-multiply						13: 08: 01	ruge	1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				555 ******	*****	*******	*******	*****	****	
				556 *	E7 VR	R-c tests	*******	ale	ala ala ala ala	
				557 ******* 558	PRINT		* * * * * * * * * * * * * * * * * * * *	****	****	
				559	IMIMI	DAIA				
					VMLH	- Vector Multipl	y Logical High			
					VML VMH		y Low Y High			
					VMLE	- Vector Multipl				
				564 * E7A5	VML0	 Vector Multiply 	y Logi cal Odd			
					VME VMD	- Vector Multipl				
				567	V IVIJ	- Vector Multipl	y duu			
				568 *	VRR-c	instruction, m4				
				569 *		followed by	-d1+ (V1)			
				570 * 571 *		16 byte expect 16 byte V2 sou				
				572 *		16 byte V3 sou				
				573 *						
				574 * VMLH 575 *	- ve	ctor Multiply Logi	cai hign			
				576 * Byte						
0010B0				577		VMLH, 0				
0010B8 0010B8		000010B8		578+ 579+	DS USING	OFD * R5	base for test data and	test routi	nΔ	
0010B8	000010F8	00001020		580+T1	DC	A(X1)	address of test routine			
00010BC	0001			581+	DC	H' 1'	test number			
00010BE 00010BF	00 00			582+ 583+	DC DC	X' 00' HL1' 0'	m4			
00010D1 00010C0	E5D4D3C8 40404040			584+	DC	CL8' VMLH'	instruction name			
00010C8	00001130			585 +	DC	A(RE1+16)	address of v2 source			
00010CC 00010D0	00001140 00000010			586+ 587+	DC DC	A(RE1+32)	address of v3 source			
0010D0	0000010			588+REA1	DC DC	A(16) A(RE1)	result length result address			
00010D8	0000000 00000000			589 +	DS	FD	gap V1 output			
0010E0	00000000 00000000			590+V101	DS	XL16	V1 output			
0010E8 00010F0	00000000 00000000 0000000 00000000			591+	DS	FD	gap			
				592 +*			8-r			
00010F8	E210 5010 0014		00000010	593+X1	DS	OF	1 - 1 - 0			
00010F8 00010FE	E310 5010 0014 E761 0000 0806		00000010 00000000	594+ 595+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
0001012	E310 5014 0014		00000014	596 +	ĹĠF	R1, V3ADDR	load v3 source			
000110A	E771 0000 0806		0000000	597+	VL	v23, 0(R1)	use v23 to test decoder			
0001110 0001116			000010E0	598+ 599+	VMLH VST	V22, V22, V23, 0 V22, V101	test instruction (dest save v1 output	is a sour	ce)	
0001110 000111C			OUGUIOEG	600+	BR	R11	return			
0001120				601+RE1	DC	OF	xl16 expected result			
0001120 0001120	FE000000 00000002			602+ 603	DROP DC	R5	0002 0000000C000000F4'	resul t		
0001120	000000C 000000F4			บบอ	DC	VIIO LEOUOOOOOOOO	0002 000000000000000000000000000000000	resurt		
0001130	FF000000 00000019			604	DC	XL16' FF0000000000	0019 00000038000000FA'	v2		
0001138	00000038 000000FA			225	T . C	VI 101 FE00000000000	0010 0000000000000 0	0		
	EEOOOOO OOOOOO									
001138				605	DC	XL16 FF0000000000	0019 00000038000000FA'	v3		

ASNA ver.	0. 7. 0 zvector-e/-0	9- mu rtipiy					26 Jul 2025 13: 08: 01 Page 17
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				607		VMLH, O	
00001150				608 +	DS	OFD	
00001150	00001100	00001150		609+	USING		base for test data and test routine
00001150	00001190			610+T2	DC	A(X2)	address of test routine
00001154 00001156	0002			611+ 612+	DC DC	H' 2' X' 00'	test number
00001150	00			613+	DC	HL1' 0'	m4
00001158	E5D4D3C8 40404040			614+	DC	CL8' VMLH'	instruction name
00001160	000011C8			615 +	DC	A(RE2+16)	address of v2 source
00001164	000011D8			616+	DC	A(RE2+32)	address of v3 source
00001168 0000116C	00000010 000011B8			617+ 618+REA2	DC DC	A(16) A(RE2)	result length result address
00001100	00001168			619+	DS DS	FD	
00001178	0000000 00000000			620+V102	DS	XL16	gap V1 output
00001180	0000000 00000000						•
00001188	0000000 00000000			621+	DS	FD	gap
00001190				622+* 623+X2	DS	OF	
00001190	E310 5010 0014		00000010	624+	LGF	R1, V2ADDR	load v2 source
00001196	E761 0000 0806		00000000	625+	VL	v22, 0(R1)	use v22 to test decoder
0000119C	E310 5014 0014		0000014	626 +	LGF	R1, V3ADDR	load v3 source
000011A2	E771 0000 0806		0000000	627+	VL	v23, 0(R1)	use v23 to test decoder
000011A8 000011AE	E766 7000 0EA1 E760 5028 080E		00001178	628+ 629+	VMLH VST	V22, V22, V23, 0 V22, V102	test instruction (dest is a source)
000011AE	07FB		00001178	630+	BR	R11	save v1 output return
000011B8	0.12			631+RE2	DC	0F	xl16 expected result
000011B8				632+	DROP	R5	•
000011B8	FE000000 00000019			633	DC	XL16' FE00000000000	0019 00000038000000FA' result
000011C0 000011C8	00000038 000000FA FF020304 05060750			634	DC	XI 16' FF0203040506	0750 090A0B780C0D0EFD' v2
00001100	090A0B78 0C0D0EFD			004	ЪС	ALIO IIO200040000	0700 030A0D700C0D0L1D V2
000011D8	FF020304 05060750			635	DC	XL16' FF0203040506	0750 090A0B780D0E0FFD' v3
000011E0	O9OAOB78 ODOEOFFD			000			
				636 637	VDD C	VMLH, O	
000011E8				638+	DS	OFD	
000011E8		000011E8		639+	USING		base for test data and test routine
000011E8	00001228			640+T3	DC	A(X3)	address of test routine
000011EC	0003			641+	DC	H' 3'	test number
000011EE 000011EF	00 00			642+ 643+	DC DC	X' 00' HL1' 0'	m4
000011EF	E5D4D3C8 40404040			644+	DC	CL8' VMLH'	instruction name
000011F8	00001260			645 +	DC	A(RE3+16)	address of v2 source
000011FC	00001270			646+	DC	A(RE3+32)	address of v3 source
00001200	0000010			647+	DC DC	A(16)	result length
00001204 00001208	00001250 00000000 00000000			648+REA3 649+	DC DS	A(RE3) FD	result address
00001208	0000000 0000000			650+V103	DS	XL16	gap V1 output
00001218	0000000 00000000						r
00001220	00000000 00000000			651+	DS	FD	gap
00001999				652+*	DC	OE	
$00001228 \\ 00001228$	E310 5010 0014		00000010	653+X3 654+	DS LGF	OF R1, V2ADDR	load v2 source
00001228 0000122E	E761 0000 0806		00000010	655+	VL	v22, 0(R1)	use v22 to test decoder
00001234	E310 5014 0014		0000014	656 +	LGF	R1, V3ADDR	load v3 source
0000123A	E771 0000 0806		0000000	657 +	VL	v23, 0(R1)	use v23 to test decoder

	0. 7. 0 zvector- e7- 0	9- mur ci pi y					26 Jul 2025	13: 08: 01 Page	1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0001240 0001246	E766 7000 0EA1 E760 9010 080E		00001210	658+ 659+	VMLH VST	V22, V22, V23, 0 V22, V103	test instruction (dest save v1 output	is a source)	
000124C	07FB		00001210	660+	BR	R11	return		
0001250 0001250				661+RE3 662+	DC DROP	0F R5	xl16 expected result		
0001250	FE000000 0000000C			663	DC		000C 0000001C000000FB'	resul t	
0001258 0001260	0000001C 000000FB FF020304 05060750			664	DC	XL16' FF0203040506	0750 090A0B780C0D0EFD'	v2	
0001268 0001270 0001278	090A0B78 0C0D0EFD FF010102 02030328 0405053C 060707FE			665	DC	XL16' FF0101020203	0328 0405053C060707FE'	v 3	
00012.0	01000000 000.0112			666	VDD C	VM II O			
0001280				667 668+	VKK_C DS	VMLH, O OFD			
0001280 0001280	000012C0	00001280		669+ 670+T4	USI NG DC	*, R5	base for test data and address of test routine		
0001284	0004			671 +	DC	A(X4) H' 4'	test number		
0001286 0001287	00 00			672+ 673+	DC DC	X' 00' HL1' 0'	m 4		
0001288	E5D4D3C8 40404040			674+	DC	CL8' VMLH'	instruction name		
$0001290 \\ 0001294$	000012F8 00001308			675+ 676+	DC DC	A(RE4+16) A(RE4+32)	address of v2 source address of v3 source		
0001298	0000010			677+	DC	A(16)	result length		
000129C 00012A0	000012E8 00000000 00000000			678+REA4 679+	DC DS	A(RE4) FD	result address gap		
00012A8 00012B0	00000000 00000000 0000000 00000000			680+V104	DS	XL16	gap V1 output		
00012B8	0000000 00000000			681+ 682+*	DS	FD	gap		
00012C0 00012C0	E310 5010 0014		00000010	683+X4	DS LGF	OF R1, V2ADDR	load v2 source		
00012C6	E761 0000 0806		0000000	684+ 685+	VL	v22, 0(R1)	use v22 to test decoder		
00012CC 00012D2	E310 5014 0014 E771 0000 0806		$00000014 \\ 00000000$	686+ 687+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder		
00012D8	E766 7000 0EA1			688 +	VMLH	V22, V22, V23, 0	test instruction (dest		
00012DE 00012E4	E760 5028 080E 07FB		000012A8	689+ 690+	VST BR	V22, V104 R11	save v1 output return		
00012E8	0715			691+RE4	DC	OF	xl16 expected result		
00012E8 00012E8	FE000000 00000003			692+ 693	DROP DC	R5 XL16' FE0000000000	0003 000000700000FC'	result	
00012F0	00000007 000000FC				DC				
00012F8 0001300	FF020304 05060750 090A0B78 0C0D0EFD			694			0750 090A0B780C0D0EFD'	v2	
0001308 0001310	FF000000 0000000A 0101010F 010101FF			695	DC	XL16' FF0000000000	000A 0101010F010101FF'	v3	
				696 697					
0001318				698 * Hal fwor 699 700+		VMLH, 1 OFD			
0001318		00001318		701+	USING	*, R 5	base for test data and		
0001318 000131C	00001358 0005			702+T5 703+	DC DC	A(X5) H' 5'	address of test routine test number		
000131E	00			704+	DC	X' 00'	_		
000131F	01			705+ 706+	DC DC	HL1' 1' CL8' VMLH'	m4 instruction name		

	0. 7. 0 zvector- e7- 0	1 0					26 Jul 2025	13: 08: 01 Page	19
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00001328	00001390			707+	DC	A(RE5+16)	address of v2 source		
0000132C	000013A0			708+	DC	A(RE5+32)	address of v3 source		
00001330 00001334	00000010 00001380			709+ 710+REA5	DC DC	A(16) A(RE5)	result length result address		
00001334	00001300			710+ REA 3	DS	FD			
00001340	0000000 00000000			712+V105	DS	XL16	gap V1 output		
00001348	00000000 00000000			~	~~				
00001350	00000000 00000000			713+ 714+*	DS	FD	gap		
00001358				714+ 715+X5	DS	0 F			
00001358	E310 5010 0014		0000010	716+	LGF	R1, V2ADDR	load v2 source		
0000135E	E761 0000 0806		00000000	717+	VL	v22, 0(R1)	use v22 to test decoder		
00001364	E310 5014 0014		00000014	718+	LGF	R1, V3ADDR	load v3 source		
0000136A 00001370	E771 0000 0806 E766 7000 1EA1		0000000	719+ 720+	VL VMLH	v23, 0(R1) V22, V22, V23, 1	use v23 to test decoder test instruction (dest	is a source)	
00001370	E760 7000 TEAT E760 5028 080E		00001340	720+ 721+	VNLII VST	V22, V22, V23, 1 V22, V105	save v1 output	is a source)	
0000137C	07FB		00001010	722+	BR	R11	return		
00001380				723+RE5	DC	0F	xl16 expected result		
00001380	EFFERRAL ARROYS			724+	DROP	R5	0000 000000000000000000000000000000000		
00001380 00001388	FFFE0000 00000000 00000000 00000000 0000DF15			725	DC	XL10 FFFEUUUUUUUU	0000 00000000000DF15'	result	
00001300	FFFF0000 0000019			726	DC	XL16' FFFF00000000	0019 000000380000EEFA'	v2	
00001398	00000038 0000EEFA								
000013A0 000013A8	FFFF0000 00000019 00000038 0000EEFA			727	DC	XL16' FFFF00000000	0019 000000380000EEFA'	v 3	
				728	VDD C	VAC II 4			
000013B0				729 730+	VKK_C DS	VMLH, 1 OFD			
000013B0		000013B0		730+ 731+	USING		base for test data and	test routine	
000013B0	000013F0			732+T6	DC	A(X6)	address of test routine		
000013B4	0006			733+	DC	H' 6'	test number		
000013B6 000013B7	00			734+ 735+	DC DC	X' 00' HL1' 1'	m4		
000013B7 000013B8	E5D4D3C8 40404040			736+	DC DC	CL8' VMLH'	instruction name		
000013C0	00001428			737+	DC	A(RE6+16)	address of v2 source		
000013C4	00001438			738+	DC	A(RE6+32)	address of v3 source		
000013C8	00000111			739+	DC DC	A(16)	result length		
000013CC 000013D0	00001418 00000000 00000000			740+REA6 741+	DC DS	A(RE6) FD	result address		
000013D0 000013D8	0000000 0000000			741+ 742+V106	DS DS	XL16	gap V1 output		
000013E0	0000000 00000000						.		
000013E8	00000000 00000000			743+	DS	FD	gap		
000013F0				744+* 745+X6	DS	OF			
000013F0	E310 5010 0014		00000010	745+X0 746+	LGF	R1, V2ADDR	load v2 source		
000013F6	E761 0000 0806		00000000	747 +	VL	v22, 0(R1)	use v22 to test decoder		
000013FC	E310 5014 0014		00000014	748+	LGF	R1, V3ADDR	load v3 source		
00001402 00001408	E771 0000 0806 E766 7000 1EA1		0000000	749+ 750+	VL VMLH	v23, 0(R1) V22, V22, V23, 1	use v23 to test decoder	is a source)	
00001408 0000140E	E760 7000 TEAT E760 5028 080E		000013D8	750+ 751+	V NLH VST	V22, V26, V23, 1 V22, V106	test instruction (dest save v1 output	is a source)	
00001414	07FB		30001000	752 +	BR	R11	return		
00001418				753+ RE6	DC	OF	xl16 expected result		
00001418	EE040000 0010000			754+	DROP	R5	0095 00510099000B00EE	ma aul t	
00001418 00001420	FE040009 00190035 00510083 009D00EF			755	DC	AL10 FEU400090019	0035 00510083009D00EF'	result	
00001420	FF020304 05060750			756	DC	XL16' FF0203040506	0750 090A0B780C0D0EFD'	v2	
					-				

ASMA Ver.	0. 7. 0 zvector- e7-0	9- mul ti pl y					26 Jul	2025	13: 08: 01	Page	20
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
00001430	090A0B78 OCODOEFD										
00001438	FF020304 05060750			757	DC	XL16' FF0203040506	0750 090A0B780D0E0H	FD'	v 3		
00001440	090A0B78 ODOE0FFD										
				758 750	VDD C	VARIT 1					
00001448				759 760+	DS VRK_C	VMLH, 1 OFD					
00001448		00001448		761+	USING		base for test data	and t	est rout	i ne	
00001448	00001488			762+T7	DC	A(X7)	address of test ro				
0000144C	0007			763 +	DC	H' 7'	test number				
0000144E 0000144F	00 01			764+ 765+	DC DC	X' 00' HL1' 1'	m4				
00001441	E5D4D3C8 40404040			766+	DC	CL8' VMLH'	instruction name				
00001458	000014C0			767+	DC	A(RE7+16)	address of v2 sour				
0000145C	000014D0			768+	DC	A(RE7+32)	address of v3 sour	ce			
00001460 00001464	00000010 000014B0			769+ 770+ REA 7	DC DC	A(16) A(RE7)	result length result address				
00001404	0000000 00000000			770+KEA7 771+	DS DS	FD					
00001470	0000000 00000000			772+V107	DS	XL16	gap V1 output				
00001478	00000000 00000000				D.C.	T.D.					
00001480	00000000 00000000			773+ 774+*	DS	FD	gap				
00001488				774+* 775+X7	DS	0 F					
00001488	E310 5010 0014		0000010	776+	LGF	R1, V2ADDR	load v2 source				
0000148E	E761 0000 0806		00000000	777+	VL	v22, 0(R1)	use v22 to test de	coder			
00001494 0000149A	E310 5014 0014 E771 0000 0806		00000014 00000000	778+ 779+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test de	andon			
0000149A 000014A0	E771 0000 0800 E766 7000 1EA1		0000000	779+ 780+	VL	V23, U(N1) V22, V22, V23, 1	test instruction		is a sour	rce)	
000014A6	E760 5028 080E		00001470	781+	VST	V22, V107	save v1 output	(uese	15 a 50a		
000014AC	07FB			782+	BR	R11	return				
000014B0 000014B0				783+RE7 784+	DC DROP	OF R5	xl16 expected resu	ılt			
000014B0 000014B0	FE030003 000A0017			785	DC		.0017 0024003C004800	77'	resul t		
000014B8	0024003C 00480077										
000014C0	FF020304 05060750			786	DC	XL16' FF0203040506	60750 090A0B780C0D0F	EFD'	v2		
000014C8 000014D0	090A0B78 0C0D0EFD FF010102 02030328			787	DC	VI 16' FF0101090909	0328 0405053C060707	re:	v3		
000014D0 000014D8	0405053C 060707FE			707	ЪС	ALIU TTUIUIU2U2U3	0328 04030330000707	r E	VJ		
				788							
00001450				789		VMLH, 1					
000014E0 000014E0		000014E0		790+ 791+	DS USI NG	OFD * R5	base for test data	and t	est rout	i ne	
000014E0	00001520	COOLIE		792+T8	DC	A(X8)	address of test ro		.cgc Tout.	1 110	
000014E4	0008			793+	DC	H'`8'	test number				
000014E6	00			794+	DC DC	X' 00'	m/l				
000014E7 000014E8	01 E5D4D3C8 40404040			795+ 796+	DC DC	HL1'1' CL8'VMLH'	m4 instruction name				
000014E0	00001558			797+	DC DC	A(RE8+16)	address of v2 sour	ce			
000014F4	00001568			798+	DC	A(RE8+32)	address of v3 sour	ce			
000014F8	0000010			799+	DC DC	A(16)	result length				
000014FC 00001500	00001548 00000000 00000000			800+REA8 801+	DC DS	A(RE8) FD	result address				
00001508	0000000 0000000			802+V108	DS DS	XL16	gap V1 output				
00001510	0000000 00000000										
00001518	00000000 00000000			803+ 804+*	DS	FD	gap				
00001520				804+* 805+X8	DS	0F					
00001020				OUO I AU	טע	VI					

ASMA Ver.	0. 7. 0 zve	ector- e7- 0	9- mul ti pl y					26 Jul 2025	13: 08: 01 Pa	ıge	21
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT						
00001520	E310 5010	0014		0000010	806+	LGF	R1, V2ADDR	load v2 source			
	E761 0000			00000000	807+	VL	v22, 0(R1)	use v22 to test decoder			
	E310 5014			0000014	808+	LGF	R1, V3ADDR	load v3 source			
	E771 0000			00000000	809+	VL	v23, 0(R1)	use v23 to test decoder			
	E766 7000				810+	VMLH	V22, V22, V23, 1	test instruction (dest	is a source)		
	E760 5028	080E		00001508	811+	VST	V22, V108	save v1 output			
00001544	07FB				812+	BR	R11	return			
00001548					813+RE8	DC DROP	OF R5	xl16 expected result			
00001548 00001548	FE020000 0	0000000			814+ 815	DKOP DC		0000 0009000C000C001D'	resul t		
	0009000C				013	DC	ALIO FEUZUUUUUUUU	000 000900000000001D	resurt		
	FF020304 (816	DC	XI 16' FF02030405060	0750 090A0B780C0D0EFD'	v2		
					010	ЪС	XL10 1102030403000	JI 30 USUAUDI GUCUDULI D	V ~		
	FF000000 0				817	DC	XL16' FF00000000000	000A 0101010F010101FF'	v3		
	0101010F (017	20	11210 1100000000000	70011 01010101010111	,,		
					818 819 * Word						
					820	VRR_C	VMLH, 2				
00001578					821+	DS	OFD				
00001578			00001578		822+	USING		base for test data and	test routine		
	000015B8				823+T9	DC	$\mathbf{A}(\mathbf{X9})$	address of test routine			
0000157C	0009				824+	DC	H' 9'	test number			
	00				825+	DC	X' 00'				
	02 E5D4D3C8 4	10404040			826+ 827+	DC	HL1' 2' CL8' VMLH'	m4			
	000015F0	10404040			828+	DC DC	A(RE9+16)	instruction name address of v2 source			
	00001310				829+	DC	A(RE9+32)	address of v3 source			
	00001000				830+	DC	A(16)	result length			
	000015E0				831+REA9	DC	A(RE9)	result address			
	00000000	0000000			832+	DS	FD	gap			
000015A0	00000000	0000000			833+V109	DS	XL16	V1 output			
	00000000	0000000						•			
000015B0	00000000	0000000			834+	DS	FD	gap			
					835+*						
000015B8	F040 F040	0044		00000010	836+X9	DS	OF				
000015B8	E310 5010			00000010	837+	LGF	R1, V2ADDR	load v2 source			
000015BE	E761 0000 E310 5014			00000000	838+ 839+	VL LGF	v22, 0(R1)	use v22 to test decoder			
000015C4 000015CA	E771 0000			00000014 00000000	840+	VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
000015CA 000015D0	E766 7000			0000000	841+	VMLH	V23, U(R1) V22, V22, V23, 2	test instruction (dest	is a source)		
000015D6	E760 7000			000015A0	842+	VST	V22, V109	save v1 output	15 a Source)		
	07FB	JUUL		300010110	843+	BR	R11	return			
000015E0					844+RE9	DC	0F	xl 16 expected result			
000015E0					845+	DROP	R 5	1			
000015E0	FFFFFFF C				846	DC		0002 00000000DF01235A'	resul t		
	00000000 I										
000015F0	FFFFFFF (847	DC	XL16' FFFFFFF00019	9000 00000038EEEEEFA'	v2		
	00000038 H				0.40	DC	VI 101 EDDDDDDDDDDD00044		0		
	FFFFFFF (00000038 H				848	DC	ALIO FFFFFFFFU0019	9000 00000038EEEEEFA'	v3		
					849	upp ~					
00001010					850		VMLH, 2				
00001610			00001610		851+	DS	0FD * D5	hasa fan tast data and	toot moutine		
00001610 00001610	00001650		00001610		852+ 853+T10	USI NG DC	*, K5 A(X10)	base for test data and taddress of test routine	lest routine		
00001610	00001630 000A				854+	DC DC	H' 10'	test number			
00001014	UUUA				034+	DC	п 10	test number			

i	ASMA Ver.	0. 7. 0 zvector- e7- 0	9- mul ti pl y					26 Jul 2025	13: 08: 01	Page	22
İ	LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
) <u> </u> 	00001616 00001617	00 02			855+ 856+	DC DC	X' 00' HL1' 2'	m4			
 	00001618 00001620 00001624	E5D4D3C8 40404040 00001688 00001698			857+ 858+ 859+	DC DC DC	CL8' VMLH' A(RE10+16) A(RE10+32)	instruction name address of v2 source address of v3 source			
 	00001628 0000162C 00001630	00000010 00001678 00000000 00000000			860+ 861+REA10 862+	DC DC DS	A(16) A(RE10) FD	result length result address			
 	00001638 00001640	00000000 00000000 0000000 00000000			863+V1010	DS	XL16	gap V1 output			
i	00001648	00000000 00000000			864+ 865+*	DS	FD	gap			
) 	00001650 00001650 00001656	E310 5010 0014 E761 0000 0806		0000010 0000000	866+X10 867+ 868+	DS LGF VL	OF R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
) i	0000165C 00001662 00001668	E310 5014 0014 E771 0000 0806 E766 7000 2EA1		00000014 00000000	869+ 870+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder)	
	0000166E 00001674	E760 7000 ZEAT E760 5028 080E 07FB		00001638	871+ 872+ 873+	VST BR	V22, V22, V23, 2 V22, V1010 R11	test instruction (dest save v1 output return	is a sour	cej	
) 	00001678 00001678 00001678	FE050206 00193C6D			874+RE10 875+ 876	DC DROP DC	OF R5 XL16' FE0502060019	xl 16 expected result 3C6D 0051B52B00AA6E58'	resul t		
	00001680 00001688 00001690	0051B52B 00AA6E58 FF020304 05060750 090A0B0C 0D0E0F7F			877	DC	XL16' FF0203040506	0750 090A0B0C0D0E0F7F'	v2		
	00001698 000016A0	FF020304 05060750 090A0B0C 0D0E0F7F			878	DC	XL16' FF0203040506	0750 090A0B0C0D0E0F7F'	v3		
İ					879 880		VMLH, 2				
	000016A8 000016A8		000016A8		881+ 882+	DS USI NG		base for test data and		ne	
; ; ;	000016A8 000016AC 000016AE	000016E8 000B 00			883+T11 884+ 885+	DC DC DC	A(X11) H' 11' X' 00'	address of test routine test number			
	000016AF 000016B0 000016B8	02 E5D4D3C8 40404040 00001720			886+ 887+ 888+	DC DC DC	HL1'2' CL8'VMLH' A(RE11+16)	m4 instruction name address of v2 source			
 	000016BC 000016C0 000016C4	00001730 00000010 00001710			889+ 890+ 891+REA11	DC DC DC	A(RE11+32) A(16) A(RE11)	address of v3 source result length result address			
 	000016C8 000016D0 000016D8	0000000 00000000 0000000 0000000 0000000			892+ 893+V1011	DS DS	FD XL16	gap V1 output			
	000016E0 000016E8	00000000 00000000			894+ 895+*	DS DS	FD OF	gap			
 	000016E8 000016EE 000016F4	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000	896+X11 897+ 898+	LGF VL LGF	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
 	000016FA 00001700	E310 5014 0014 E771 0000 0806 E766 7000 2EA1		00000014 00000000	899+ 900+ 901+	VL VMLH	R1, V3ADDR v23, 0(R1) V22, V22, V23, 2	load v3 source use v23 to test decoder test instruction (dest		ce)	
	00001706 0000170C 00001710	E760 5028 080E 07FB		000016D0	902+ 903+ 904+RE11	VST BR DC	V22, V1011 R11 OF	save v1 output return xl16 expected result			
	00001710				905+	DROP	R5				

JIM VEI.	0. 7. 0 zvector- e7-	09- mul ti pl y	•				26 Jul 2025	13: 08: 01	Page	
LOC	OBJECT CODE	ADDR1	ADDR2	STMF						
0001710 0001718	FE040103 000A1B30 0024558D 004EB01D			906	DC	XL16' FE040103000A	1B30 0024558D004EB01D'	resul t		
0001718 0001720 0001728	FF020304 05060750 090A0B0C 0D0E0F7F			907	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	v2		
0001730	FF010102 02030328			908	DC	XL16' FF01010202030	0328 0405053C0607073F'	v3		
0001738	0405053C 0607073F			909	TIDD G	177.77 0				
0001740				910		VMLH, 2				
0001740		00001740		911+	DS	OFD * DE	has for test data and	tost mouti	m o	
0001740	00001700	00001740		912+	USI NG		base for test data and		ne	
001740	00001780 000C			913+T12 914+	DC DC	A(X12) H' 12'	address of test routine			
0001744 0001746	0000			914+ 915+	DC DC	H 12 X' 00'	test number			
001740	02			916+	DC DC	HL1' 2'	m4			
001747	E5D4D3C8 40404040			910+ 917+		CL8' VMLH'				
0001748				917+ 918+	DC DC		instruction name address of v2 source			
	000017B8			918+ 919+		A(RE12+16)				
001754	000017C8				DC	A(RE12+32)	address of v3 source			
001758	0000010			920+ 921+REA12	DC DC	A(16)	result length result address			
00175C	000017A8			921+KEA12 922+	DC DS	A(RE12) FD				
001760	00000000 00000000				DS DS	XL16	gap V1 output			
0001768	00000000 00000000			923+V1012	סת	AL10	vi ouchut			
001770 001778	0000000 0000000 0000000 0000000			924+	DS	FD	gap			
				925+*			.			
001780				926+X12	DS	0F				
001780	E310 5010 0014		00000010	927+	LGF	R1, V2ADDR	load v2 source			
0001786	E761 0000 0806		0000000	928+	VL	v22, 0(R1)	use v22 to test decoder			
000178C	E310 5014 0014		00000014	929+	LGF	R1, V3ADDR	load v3 source			
0001792	E771 0000 0806		00000000	930+	VL	v23, 0(R1)	use v23 to test decoder			
0001798	E766 7000 2EA1			931+	VMLH	V22, V22, V23, 2	test instruction (dest	is a sour	ce)	
000179E	E760 5028 080E		00001768	932+	VST	V22, V1012	save v1 output			
0017A4	07FB			933+	BR	R11	return			
0017A8				934+RE12	DC	0F	xl16 expected result			
0017A8				935+	DROP	R5	-			
0017A8	FE030100 00000000			936	DC	XL16' FE03010000000	0000 0009131E000D1B2B'	resul t		
00017B0	0009131E 000D1B2B									
00017B8	FF020304 05060750			937	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	v2		
0017C0	090A0B0C 0D0E0F7F									
0017C8 0017D0	FF000000 0000000A 0101010F 0101010F			938	DC	XL16' FF00000000000	000A 0101010F0101010F'	v 3		
COLIDO	01010101 01010101			939						
				940 * Double	word					
				941		VMLH, 3				
0017D8				942+	DS DS	OFD				
0017D8		000017D8		943+	USING		base for test data and	test routi	ne	
0017D8	00001818	00001100		944+T13	DC	A(X13)	address of test routine			
0017DC	000D			945+	DC	H' 13'	test number			
0017DE	00			946+	DC	X' 00'				
00017DF	03			947+	DC	HL1'3'	m4			
00017E0	E5D4D3C8 40404040			948+	DC	CL8' VMLH'	instruction name			
0017E8	00001850			949+	DC	A(RE13+16)	address of v2 source			
00017EC	00001860			950+	DC	A(RE13+32)	address of v3 source			
	00000010			951+	DC	A(16)	result length			
	VVVVVIV					\ /				
00017F0						A(RE13)	result address			
	0000010 00001840 00000000 00000000			952+REA13 953+	DC DS	A(RE13) FD	result address gap V1 output			

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 3EA1

E760 5028 080E

01010308 111F3396

0051B52F 8692B4F6 FF020304 05060750

090A0B0C 0D0E0F7F

01020304 05060750

090A0B78 0D0E0F7F

07FB

000018B0

000E

00

03

ASMA Ver. 0.7.0 zvector-e7-09-multiply

ADDR1

00001870

ADDR2

0000010

0000000

0000014

0000000

00001800

STM

955+

958+

959+

960+

961+

962+

963+

964+

966+

967

968

969

970 971

972+

973 +

975+

976+

977+

978+

979 +

980+

981+

983+

991+

992+

993+

994+

996 +

997

998

999

995+RE14

982+REA14

984+V1014

974+T14

965+RE13

956+* 957 + X13 DS

DS

LGF

VL

LGF

VL

VMLH

VST

BR

DC

DC

DC

DC

DS

DC

DC

DC

DC

DC

DC

DC DC

DC

DS

DS

DS

DS

LGF

BR

DC

DC

DC

DC

DROP

DROP

FD

 $\mathbf{0F}$

R11

0F

R5

VRR_C VMLH, 3

USING *, R5

OFD

A(X14)

H' 14'

X' 00'

HL1'3'

A(16)

FD

FD

0F

R11

0F

R5

XL16

A(RE14)

CL8' VMLH'

A(RE14+16)

A(RE14+32)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

V22, V1013

V22, V22, V23, 3

OBJECT CODE

0000000 00000000

0000000 00000000

E310 5010 0014

E310 5014 0014

E771 0000 0806

E766 7000 3EA1

E760 5028 080E

FFFFFFE 00032000

00000000 00000C77

FFFFFFF 00019000

00000038 EEEEEEFA

FFFFFFF 00019000

00000038 OEEEEEFA

07FB

E761 0000 0806

L_OC

00001808 00001810

00001818

00001818

0000181E

00001824

0000182A

00001830 00001836

0000183C

00001840

00001840

00001840

00001848 00001850

00001858

00001860

00001868

00001870

00001870

00001870

00001874 00001876

00001877

000018A8

000018B0

000018B0

000018B6

000018BC

000018C2

000018C8

000018CE

000018D4

000018D8

000018D8

000018D8

000018E0

000018E8

000018F0

000018F8

00001900

00001908

0000000

00000014

0000000

00001898

987+X14 988+ 989+ 990+

VL v22, 0(R1)R1, V3ADDR LGF VL v23, 0(R1)**VMLH** V22, V22, V23, 3 V22, V1014 **VST**

R1, V2ADDR

save v1 output return xl16 expected result

use v22 to test decoder

use v23 to test decoder

load v2 source

load v3 source

XL16' 01010308111F3396 0051B52F8692B4F6' XL16' FF02030405060750 090A0B0C0D0E0F7F'

gap

return

m4

gap

XL16' 0102030405060750 090A0B780D0E0F7F' $\mathbf{v3}$

resul t

v2

test instruction (dest is a source)

1000 1001 VRR C VMLH, 3 1002 +**OFD**

V22, V1016

save v1 output

000019C8

1053 +

E760 5028 080E

000019FE

DC

A(16)

result length

1102 +

00000010

00001AE8

ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					26 Jul 2025	13: 08: 01	Page	27
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00001AEC	00001B38			1103+REA18	DC	A(RE18)	result address			
00001AE0	0000000 00000000			1104+	DS	FD	gap			
00001AF8	00000000 00000000			1105+V1018	DS	XL16	V1 output			
00001B00	0000000 00000000						•			
00001B08	00000000 00000000			1106+	DS	FD	gap			
00001B10				1107+*	DC	OF				
00001B10 00001B10	E310 5010 0014		00000010	1108+X18 1109+	DS LGF	OF R1, V2ADDR	load v2 source			
00001B10	E761 0000 0806		00000010	1110+	VL	v22, 0(R1)	use v22 to test decoder			
00001B1C	E310 5014 0014			1111+	LGF	R1, V3ADDR	load v3 source			
00001B22	E771 0000 0806			1112+	VL	v23, 0(R1)	use v23 to test decoder			
00001B28	E766 7000 4EA1			1113+	VMLH	V22, V22, V23, 4	test instruction (dest	is a source	ce)	
00001B2E	E760 5028 080E		00001AF8	1114+	VST	V22, V1018	save v1 output			
00001B34	07FB			1115+ 1116+RE18	BR	R11 0F	return			
00001B38 00001B38				1110+KE18 1117+	DC DROP	R5	xl16 expected result			
00001B38	01010308 111F3396			1117+	DC		3396 72BF86C3CAFA7483'	resul t		
00001B40	72BF86C3 CAFA7483			1110	20	ALIO OTOTOGOTITI	0000 /22100000:II II 100	resure		
00001B48	FF020304 05060750			1119	DC	XL16' FF0203040506	0750 090A0B0C0D0E0F7F'	v2		
00001B50	O9OAOBOC ODOEOF7F									
00001B58	01020304 05060750			1120	DC	XL16' 010203040506	0750 090A0B780D0E0F7F'	v3		
00001B60	090A0B78			1101						
				1121 1122	VPR C	VMLH, 4				
00001B68				1123+	DS DS	OFD				
00001B68		00001B68		1124+	USING		base for test data and t	est routir	1e	
00001B68	00001BA8			1125+T19	DC	A(X19)	address of test routine			
00001B6C	0013			1126+	DC	H' 19'	test number			
00001B6E	00			1127+	DC	X' 00'	4			
00001B6F 00001B70	04 E5D4D3C8 40404040			1128+ 1129+	DC DC	HL1'4' CL8'VMLH'	m4 instruction name			
00001B70	00001BE0			1130+	DC DC	A(RE19+16)	address of v2 source			
00001B7C	00001BF0			1131+	DC	A(RE19+32)	address of v3 source			
00001B80	00000010			1132+	DC	A(16)	result length			
00001B84	00001BD0			1133+REA19	DC	A(RE19)	result address			
00001B88	00000000 00000000			1134+	DS	FD	gap V1 output			
00001B90 00001B98	00000000 00000000 0000000 00000000			1135+V1019	DS	XL16	vi output			
00001B40	0000000 0000000			1136+	DS	FD	gap			
00001110				1137+*	~~		5-r			
00001BA8				1138+X19	DS	0F				
00001BA8	E310 5010 0014		00000010	1139+	LGF	R1, V2ADDR	load v2 source			
00001BAE	E761 0000 0806		00000000	1140+	VL	v22, 0(R1)	use v22 to test decoder			
00001BB4 00001BBA	E310 5014 0014 E771 0000 0806		00000014 00000000	1141+ 1142+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
00001BBA	E771 0000 0800 E766 7000 4EA1		00000000	1142+ 1143+	VL VMLH	V23, U(R1) V22, V22, V23, 4	test instruction (dest	is a source	re)	
00001BC6	E760 7000 4EAT E760 5028 080E		00001B90	1144+	VST	V22, V1019	save v1 output	is a source	,	
00001BCC	07FB			1145+	BR	R11	return			
00001BD0				1146+RE19	DC	0F	xl16 expected result			
00001BD0	00010000 05051044			1147+	DROP	R5	1044 0404050405770441			
00001BD0	00010003 050C1344			1148	DC	XL16, 00010003020C	1344 OAD40FD0ABE579A1'	resul t		
00001BD8 00001BE0	OAD40FD0 ABE579A1 FF020304 05060750			1149	DC	XI.16' FF0203040506	0750 090A0B0C0D0E0F7F'	v2		
00001BE8	090A0B0C 0D0E0F7F			1110	ь	ALIU IIUAUUUTUUUU	O. OO OOMODOCODOEOF / I	▼		
00001BF0	00010102 02030328			1150	DC	XL16' 000101020203	0328 0405053C0607073F'	v 3		
00001BF8	0405053C 0607073F									

1200+

1201+*

DS

FD

gap

00001CD0

ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					26 Jul 2025	13: 08: 01 Page	29
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001CDE 00001CE4 00001CEA	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		00000010 00000000 00000014 00000000	1202+X21 1203+ 1204+ 1205+ 1206+	DS LGF VL LGF VL	0F R1, V2ADDR v22, 0(R1) R1, V3ADDR v23, 0(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder		
00001CF0 00001CF6 00001CFC	E766 7000 0EA2 E760 5028 080E 07FB		00001CC0	1207+ 1208+ 1209+	VML VST BR	V22, V22, V23, 0 V22, V1021 R11	test instruction (dest save v1 output return	is a source)	
00001D00 00001D00 00001D00	01000000 00000071			1210+RE21 1211+ 1212	DC DROP DC	OF R5	xl16 expected result 0071 0000004000000024'	resul t	
00001D08 00001D10	00000040 00000024 FF000000 00000019			1213	DC		0019 0000003800000024	v2	
00001D20	00000038 000000FA FF000000 00000019 00000038 000000FA			1214	DC	XL16' FF00000000000	0019 00000038000000FA'	v3	
00001D30				1215 1216 1217+	DS _	VML, O OFD			
00001D30 00001D30 00001D34 00001D36	00001D70 0016 00	00001D30		1218+ 1219+T22 1220+ 1221+	USING DC DC DC	*, R5 A(X22) H' 22' X' 00'	base for test data and taddress of test routine test number	test routine	
00001D37 00001D38 00001D40	00 E5D4D340 40404040 00001DA8			1222+ 1223+ 1224+	DC DC DC	HL1' 0' CL8' VML' A(RE22+16)	instruction name address of v2 source		
00001D44 00001D48 00001D4C	00001DB8 00000010 00001D98			1225+ 1226+ 1227+REA22	DC DC DC	A(RE22+32) A(16) A(RE22)	address of v3 source result length result address		
00001D58 00001D60	00000000 00000000			1228+ 1229+V1022	DS DS	FD XL16	gap V1 output		
00001D68 00001D70	00000000 00000000			1230+ 1231+* 1232+X22	DS DS	FD OF	gap		
00001D76	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	1233+ 1234+ 1235+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
00001D82 00001D88 00001D8E	E771 0000 0806 E766 7000 0EA2 E760 5028 080E		00000000 00001D58	1236+ 1237+ 1238+	VL VML VST	v23, 0(R1) V22, V22, V23, 0 V22, V1022	use v23 to test decoder test instruction (dest save v1 output	is a source)	
00001D94 00001D98 00001D98	07FB			1239+ 1240+RE22 1241+	BR DC DROP	R11 OF R5	return xl16 expected result		
00001D98 00001DA0	01040910 19243140 51647990 A9C4E100 FF020304 05060708			1242 1243	DC DC	XL16' 010409101924	3140 51647990A9C4E100' 0708 090A0B0C0D0E0F10'	resul t v2	
00001DB0 00001DB8	090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10			1244	DC		0708 090A0B0C0D0E0F10'	v3	
00001DC8				1245 1246 1247+	VRR_C DS	VML, O OFD			
00001DC8 00001DC8	00001E08 0017	00001DC8		1248+ 1249+T23 1250+	USING DC DC		base for test data and tanderss of test routine test number	test routine	

ASMA Ver. 0.7.0 zvector-e7-09-multiply

ADDR1

ADDR2

STM

OBJECT CODE

L_OC

.00	OR LECT. CODE	ADDD1	ADDDO	CTNT						
.0C	OBJECT CODE	ADDR1	ADDR2	STMT						
01EC8 01ED0	01000000 00000008 090A0B0C 0D0E0F20			1302	DC	XL16' 01000000000000	0008 090A0B0C0D0E0F20'	resul t		
01ED8	FF020304 05060708			1303	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2		
01EE0 01EE8	090A0B0C 0D0E0F10 FF000000 00000001			1304	DC	XL16' FF00000000000	0001 0101010101010102'	v 3		
01EF0	01010101 01010102						001 0101010101010			
				1305 1306 * Hal fwo	rd					
04 EE0				1307		VML, 1				
01EF8 01EF8		00001EF8		1308+ 1309+	DS USING	OFD * R5	base for test data and t	test routing	a	
01EF8	00001F38	OOOOTLIO		1310+T25	DC	A(X25)	address of test routine	tese Touern		
01EFC	0019			1311+	DC	H' 25'	test number			
01EFE 01EFF	00 01			1312+ 1313+	DC DC	X' 00' HL1' 1'	m4			
01F00	E5D4D340 40404040			1314+	DC	CL8' VML'	instruction name			
01F08	00001F70			1315+	DC	A(RE25+16)	address of v2 source			
01F0C 01F10	00001F80 00000010			1316+ 1317+	DC DC	A(RE25+32) A(16)	address of v3 source result length			
01F14	00001F60			1318+REA25	DC	A(RE25)	result address			
01F18	00000000 00000000			1319+	DS	FD	gap V1 output			
01F20 01F28	00000000 00000000 0000000 00000000			1320+V1025	DS	XL16	VI output			
01F30	0000000 0000000			1321+	DS	FD	gap			
04500				1322+*	D.C.	O.T.				
01F38 01F38	E310 5010 0014		00000010	1323+X25 1324+	DS LGF	OF R1, V2ADDR	load v2 source			
01F3E	E761 0000 0806		00000000	1325+	VL	v22, 0(R1)	use v22 to test decoder			
01F44	E310 5014 0014		00000014	1326+	LGF	R1, V3ADDR	load v3 source			
01F4A 01F50	E771 0000 0806 E766 7000 1EA2		00000000	1327+ 1328+	VL VML	v23, 0(R1) V22, V22, V23, 1	use v23 to test decoder test instruction (dest	is a source	(ج	
01F56	E760 5028 080E		00001F20	1329+	VST	V22, V1025	save v1 output	is a source	-,	
01F5C	07FB			1330+	BR DC	R11	return			
01F60 01F60				1331+RE25 1332+	DROP	OF R5	xl16 expected result			
01F60	00010000 00000271			1333	DC		0271 00000C40000CC24'	result		
01F68 01F70	00000C40 0000CC24 FFFF0000 00000019			1334	DC	XI.16' FFFF000000000	0019 000000380000EEFA'	v2		
01F78	00000038 0000EEFA									
01F80 01F88	FFFF0000 00000019 00000038 0000EFA			1335	DC	XL16' FFFF000000000	0019 000000380000EEFA'	v3		
				1336	VDD C	178.E 4				
01F90				1337 1338+	VRR_C DS	VML, 1 OFD				
01F90		00001F90		1339+	USING	*, R 5	base for test data and t		3	
01F90	00001FD0			1340+T26	DC	A(X26)	address of test routine			
01F94 01F96	001A 00			1341+ 1342+	DC DC	H' 26' X' 00'	test number			
01F97	01			1343+	DC	HL1' 1'	m4			
01F98 01FA0	E5D4D340 40404040			1344+ 1345+	DC DC	CL8' VML' A(RE26+16)	instruction name address of v2 source			
01FAU 01FA4	00002008 00002018			1345+ 1346+	DC DC	A(RE26+16) A(RE26+32)	address of v2 source address of v3 source			
01FA8	0000010			1347+	DC	A(16)	result length			
01FAC 01FB0	00001FF8 00000000 00000000			1348+REA26 1349+	DC DS	A(RE26) FD	result address			
01FB8	0000000 0000000			1349+ 1350+V1026	DS DS	XL16	gap V1 output			

ASMA Ver.	0. 7. 0 zvector- e7- 0	9- mul ti pl y					26 Jul 2025	13: 08: 01	Page	32
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00001FC0	0000000 00000000									
00001FC8	00000000 00000000			1351+	DS	FD	gap			
				1352+*						
00001FD0	F010 F010 0011		00000010	1353+X26	DS	OF	1 1 0			
00001FD0			00000010	1354+	LGF	R1, V2ADDR	load v2 source			
00001FD6 00001FDC	E761 0000 0806 E310 5014 0014		00000000 0000014	1355+ 1356+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00001FE2	E771 0000 0806		00000014	1357+	VL	v23, 0(R1)	use v23 to test decoder			
00001FE8	E766 7000 1EA2			1358+	VML	V22, V22, V23, 1	test instruction (dest	is a sour	ce)	
00001FEE	E760 5028 080E		00001FB8	1359+	VST	V22, V1026	save v1 output			
00001FF4	07FB			1360+	BR	R11	return			
00001FF8				1361+RE26	DC	OF DE	xl16 expected result			
00001FF8	FC041810 3C247040			1362+ 1363	DROP DC	R5	7040 B46408906CC4E100'	nocul t		
00001FF8	B4640890 6CC4E100			1303	DC	XL10 FC0418103C24	7040 B40408900CC4E100	resul t		
00002008	FF020304 05060708			1364	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	$\mathbf{v2}$		
00002010	090A0B0C 0D0E0F10			1001	20	1210 110200010000		, ~		
	FF020304 05060708			1365	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v3		
00002020	O9OAOBOC ODOEOF10			4000						
				1366	VDD C	X/X# 4				
00002028				1367 1368+	VRR_C DS	VML, 1 OFD				
00002028		00002028		1369+	USI NG		base for test data and	tast routi	nΔ	
00002028	00002068	00002020		1370+T27	DC	A(X27)	address of test routine	cese Touch		
0000202C	001B			1371+	DC	H' 27'	test number			
0000202E	00			1372+	DC	X' 00'				
0000202F	01			1373+	DC	HL1' 1'	m4			
00002030	E5D4D340 40404040			1374+	DC	CL8' VML'	instruction name			
00002038 0000203C	000020A0 000020B0			1375+ 1376+	DC DC	A(RE27+16) A(RE27+32)	address of v2 source address of v3 source			
00002030	00002000			1377+	DC	A(16)	result length			
00002044	00002090			1378+REA27	DC	A(RE27)	result address			
00002048	00000000 00000000			1379+	DS	FD				
00002050	00000000 00000000			1380+V1027	DS	XL16	gap V1 output			
00002058	00000000 00000000			1001	DC.	En	4			
00002060	00000000 00000000			1381+ 1382+*	DS	FD	gap			
00002068				1382+** 1383+X27	DS	OF				
00002068	E310 5010 0014		00000010	1384+	LGF	R1, V2ADDR	load v2 source			
0000206E	E761 0000 0806		00000000	1385+	VL	v22, 0(R1)	use v22 to test decoder			
00002074	E310 5014 0014		00000014	1386+	LGF	R1, V3ADDR	load v3 source			
0000207A	E771 0000 0806		00000000	1387+	VL VA	v23, 0(R1)	use v23 to test decoder	• _	\	
00002080 00002086	E766 7000 1EA2		00002050	1388+	VML	V22, V22, V23, 1 V22, V1027	test instruction (dest	is a sour	ce)	
0000208C	E760 5028 080E 07FB		00002050	1389+ 1390+	VST BR	R11	save v1 output return			
00002030	0.1 <i>b</i>			1391+RE27	DC	OF	xl16 expected result			
00002090				1392+	DROP	R5				
00002090	FD020A08 1B123420			1393	DC	XL16' FD020A081B123	3420 55327E48AF62E880'	resul t		
00002098	55327E48 AF62E880			1004	D.C.	WI 101 PE00000 40700	0700 0001000000000000000000000000000000	0		
000020A0	FF020304 05060708			1394	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2		
000020A8 000020B0 000020B8	090A0B0C 0D0E0F10 FF010102 02030304 04050506 06070708			1395	DC	XL16' FF01010202030	0304 0405050606070708'	v3		
UUUULUDO	V40JUJUU UUU/U/UO			1396						
				1397	VRR_C	VML, 1				
000020C0				1398+	DS	OFD,				

		0. 7. 0 zvector- e7- 0	9-multiply					26 Jul 2025	13: 08: 01	Page	33
LOC	C	OBJECT CODE	ADDR1	ADDR2	STMI						
00002			000020C0		1399+	USING		base for test data and t	est routin	e	
00002		00002100			1400+T28	DC	A(X28)	address of test routine			
00002		001C			1401+	DC	H' 28'	test number			
00002		00			1402+	DC	X' 00' HL1' 1'	4			
00002 00002		01 E5D4D340 40404040			1403+ 1404+	DC DC	CL8' VML'	m4 instruction name			
00002		00002138			1404+ 1405+	DC DC	A(RE28+16)	address of v2 source			
00002		00002138			1406+	DC	A(RE28+32)	address of v2 source			
00002		00000010			1407+	DC		result length			
00002		00002128			1408+REA28	DC	A(RE28)	result address			
00002		0000000 00000000			1409+	DS					
00002		0000000 00000000			1410+V1028	DS	XL16	gap V1 output			
00002		0000000 0000000						-			
00002	20F8	0000000 00000000			1411+	DS	FD	gap			
00000	2100				1412+*	D.C.	o.e.				
00002		E310 5010 0014		00000010	1413+X28	DS LGF	OF	load v2 source			
00002		E761 0000 0806		00000010	1414+	VL	R1, V2ADDR				
00002		E310 5014 0014		00000000 0000014	1415+ 1416+	VL LGF	v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00002		E771 0000 0806		00000014	1410+ 1417+	VL		use v23 to test decoder			
00002		E766 7000 1EA2		0000000	1418+	VML	V23, V22, V23, 1	test instruction (dest	is a sourc	e)	
00002		E760 5028 080E		000020E8	1419+	VST	V22, V1028	save v1 output	is a sourc		
00002		07FB			1420+	BR	R11	return			
00002	2128				1421+RE28	DC	0F	xl16 expected result			
00002					1422+	DROP	R5	•			
00002		FE000000 00000708			1423	DC	XL16' FE00000000000	0708 130A170C1B0E2E20'	resul t		
00002		130A170C 1B0E2E20			4.40.4	D.C.	W 401 PP0000040F000				
00002		FF020304 05060708			1424	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2		
00002		090A0B0C 0D0E0F10 FF000000 00000001			1425	DC	VI 16' FEOOOOOOOOO	0001 0101010101010102'	v3		
00002	_	01010101 01010102			1423	DC	ALIO FF0000000000	0001 0101010101010102	vo		
00002	100	01010101 01010102			1426						
					1427 * Word						
					1428	VRR_C	VML, 2				
00002	2158				1429+	DS _	OFD				
00002			00002158		1430+	USING		base for test data and t	est routin	e	
00002		00002198			1431+T29	DC	A(X29)	address of test routine			
00002		001D			1432+	DC	H' 29'	test number			
00002		00			1433+	DC DC	X' 00'	m4			
00002 00002		02 E5D4D340 40404040			1434+ 1435+	DC DC	HL1' 2' CL8' VML'	m4 instruction name			
00002		000021D0			1436+	DC	A(RE29+16)	address of v2 source			
00002		000021E0			1437+	DC DC	A(RE29+32)	address of v2 source			
00002		00000010			1438+	DC	A(16)	result length			
00002		00002100			1439+REA29	DC	A(RE29)	result address			
00002	2178	0000000 0000000			1440+	DS	•				
00002		00000000 00000000			1441+V1029	DS	XL16	gap V1 output			
00002		00000000 00000000			4.440	D.C.					
00002	2190	0000000 00000000			1442+ 1443+*	DS	FD	gap			
00002	2198				1444+X29	DS	0F				
	2198	E310 5010 0014		00000010	1445+	LGF	R1, V2ADDR	load v2 source			
UUUU		E761 0000 0806		00000000	1446+	VL		use v22 to test decoder			
00002	JIJL										
00002 00002	21A4	E310 5014 0014		00000014		LGF	R1, V3ADDR	load v3 source			
00002	21A4 21AA	E310 5014 0014 E771 0000 0806 E766 7000 2EA2		$00000014 \\ 00000000$	1447+ 1448+ 1449+	LGF VL VML	v23, 0(R1) V22, V22, V23, 2	use v23 to test decoder test instruction (dest			

ASMA Ver.	0. 7. 0 zvector-e7-0	9-multiply					26 Jul 2025	13: 08: 01	Page	35
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
000022A4	000022F0			1499+REA31	DC	A(RE31)	result address			
000022A1	00000000 00000000			1500+	DS	FD	gap			
000022B0	00000000 00000000			1501+V1031	DS	XL16	V1 output			
000022B8	0000000 00000000									
000022C0	00000000 00000000			1502+	DS	FD	gap			
				1503+*			.			
000022C8				1504+X31	DS	OF				
000022C8	E310 5010 0014		00000010	1505+	LGF	R1, V2ADDR	load v2 source			
000022CE	E761 0000 0806		0000000	1506+	VL	v22, 0(R1)	use v22 to test decoder			
000022D4	E310 5014 0014		00000014	1507+	LGF	R1, V3ADDR	load v3 source			
000022DA	E771 0000 0806		0000000	1508+	VL	v23, 0(R1)	use v23 to test decoder	•	- \	
000022E0 000022E6	E766 7000 2EA2 E760 5028 080E		000022B0	1509+ 1510+	VML VST	V22, V22, V23, 2 V22, V1031	test instruction (dest	is a sourc	e)	
000022E0 000022EC	07FB		UUUUZZDU	1510+ 1511+	BR	R11	save v1 output return			
000022F0	OTE			1511+ 1512+RE31	DC	OF	xl16 expected result			
000022F0				1512+RE51 1513+	DROP	R5	Allo expected result			
000022F0	FF0B0A08 4B453420			1514	DC		3420 CFAF7E489449E880'	resul t		
000022F8	CFAF7E48 9449E880			1011	D C	ALIO II ODOMOGIDIO	7120 01:11 / 1100 1101000	1 CSui C		
00002300	FF020304 05060708			1515	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2		
00002308	O9OAOBOC ODOEOF1O									
00002310	FF010102 02030304			1516	DC	XL16' FF01010202030	0304 0405050606070708'	v 3		
00002318	04050506 06070708									
				1517						
				1518		VML, 2				
00002320		0000000		1519+	DS	OFD				
00002320	0000000	00002320		1520+	USING		base for test data and	test routin	e	
00002320	00002360			1521+T32	DC DC	A(X32)	address of test routine			
00002324 00002326	0020 00			1522+ 1523+	DC DC	H' 32' X' 00'	test number			
00002327	02			1524+	DC	HL1' 2'	m4			
00002327	E5D4D340 40404040			1525+	DC	CL8' VML'	instruction name			
00002330	00002398			1526+	DC	A(RE32+16)	address of v2 source			
00002334	000023A8			1527+	DC	A(RE32+32)	address of v3 source			
00002338	0000010			1528+	DC	A(16)	result length			
0000233C	00002388			1529+REA32	DC	A(RE32)	result address			
00002340	00000000 00000000			1530+	DS	FD	gap V1 output			
00002348	00000000 00000000			1531+V1032	DS	XL16	V1 output			
00002350	00000000 00000000			1500	DC	ED				
00002358	00000000 00000000			1532+ 1532 + *	DS	FD	gap			
00002360				1533+* 1534+X32	DS	0F				
00002360	E310 5010 0014		00000010	1535+	LGF	R1, V2ADDR	load v2 source			
00002366	E761 0000 0806		00000010		VL	v22, 0(R1)	use v22 to test decoder			
0000236C	E310 5014 0014		00000000		LGF	R1, V3ADDR	load v3 source			
00002372	E771 0000 0806		00000000	1538+	VL	v23, O(R1)	use v23 to test decoder			
00002378	E766 7000 2EA2		100000	1539+	VML	V22, V22, V23, 2	test instruction (dest	is a sourc	e)	
0000237E	E760 5028 080E		00002348	1540+	VST	V22, V1032	save v1 output			
00002384	07FB			1541+	BR	R11	return			
00002388				1542+RE32	DC	OF	xl16 expected result			
00002388				1543+	DROP	R5				
00002388	FC000000 05060708			1544	DC	XL16' FC00000005060	0708 2A21170C473B2E20'	resul t		
00002390	2A21170C 473B2E20			1 5 4 5	D.C.	VI 101 FF0000040500	0700 0001000000000000000000000000000000	0		
00002398	FF020304 05060708			1545	DC	XL16 FFU2U3U4U5U6U	0708 090A0B0C0D0E0F10'	v2		
000023A0 000023A8	090A0B0C 0D0E0F10 FF000000 00000001			1546	DC	VI 16' FEDDODODO	0001 0101010101010102'	v3		
				1340	DC	ALIO FFUUUUUUUUUUU	0001 010101010101010102	VJ		
000023B0	01010101 01010102									

VL

v22, 0(R1)

00000000

1597 +

use v22 to test decoder

00002496

E761 0000 0806

ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					26 Jul 2025	13: 08: 01 Pa	ge 37
LOC	OBJECT CODE	ADDR1	ADDR2	STMF					
0000249C 000024A2 000024A8 000024AE 000024B4	E310 5014 0014 E771 0000 0806 E766 7000 3EA2 E760 5028 080E 07FB		00000014 00000000 00002478	1598+ 1599+ 1600+ 1601+ 1602+	LGF VL VML VST BR	R1, V3ADDR v23, O(R1) V22, V22, V23, 3 V22, V1034 R11	load v3 source use v23 to test decoder test instruction (dest save v1 output return	is a source)	
000024B8 000024B8 000024B8	69B556ED 77F57900			1603+RE34 1604+ 1605	DC DROP DC	OF R5	xl 16 expected result 7900 152B55D498D42101'	result	
000024C0 000024C8 000024D0	FF020304 05060750			1606	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	v2	
	01020304 05060750 090A0B78 0D0E0F7F			1607 1608	DC	XL16' 0102030405060	0750 090A0B780D0E0F7F'	v 3	
000024E8 000024E8		000024E8		1609 1610+ 1611+	VRR_C DS USING	VML, 3 OFD *. R5	base for test data and	test routine	
000024E8 000024EC 000024EE		30007120		1612+T35 1613+ 1614+	DC DC DC	A(X35) H' 35' X' 00'	address of test routine test number	13401.0	
000024EF 000024F0 000024F8	00002560			1615+ 1616+ 1617+	DC DC DC	HL1'3' CL8'VML' A(RE35+16)	m4 instruction name address of v2 source		
000024FC 00002500 00002504	00000010 00002550			1618+ 1619+ 1620+REA35	DC DC DC	A(RE35+32) A(16) A(RE35)	address of v3 source result length result address		
00002508 00002510 00002518	0000000 00000000			1621+ 1622+V1035	DS DS	FD XL16	gap V1 output		
00002528	00000000 00000000 F310 5010 0014		0000010	1623+ 1624+* 1625+X35	DS DS	OF	gap		
00002534	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	1628+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
0000253A 00002540 00002546	E771 0000 0806 E766 7000 3EA2 E760 5028 080E		00000000 00002510	1629+ 1630+ 1631+	VL VML VST	v23, 0(R1) V22, V22, V23, 3 V22, V1035	use v23 to test decoder test instruction (dest save v1 output	is a source)	
0000254C 00002550 00002550				1632+ 1633+RE35 1634+	BR DC DROP	R11 OF R5	return xl16 expected result		
00002550 00002558 00002560				1635 1636	DC DC		1480 B47CD8D5FF5B4941' D750 O9OAOBOCODOEOF7F'	result v2	
00002568 00002570 00002578	090A0B0C 0D0E0F7F 00010102 02030328 0405053C 0607073F			1637	DC	XL16' 0001010202030	0328 0405053C0607073F'	v 3	
00002580		00000700		1638 1639 1640+	DS _	VML, 3 OFD	have Compared 1.4	hank wast!	
00002580 00002580 00002584	000025C0 0024	00002580		1641+ 1642+T36 1643+	USING DC DC	A(X36) H' 36'	base for test data and address of test routine test number	test routine	
00002586 00002587 00002588	00 03 E5D4D340 40404040			1644+ 1645+ 1646+	DC DC DC	X' 00' HL1' 3' CL8' VML'	m4 instruction name		

DC

1696

00002680

00002688

02D2AEB6 AACD4C77

96789F9F 4FEDCC24

XL16' 02D2AEB6AACD4C77 96789F9F4FEDCC24'

result

LOC									age
LUC	OBJECT CO	DE ADDR1	ADDR2	STMI					
	FFFFFFFF 000 00000038 EEE			1697	DC	XL16' FFFFFFF00019	9000 00000038EEEEEFA'	v2	
0026A0	FFFFFFF 000 00000038 0EE	19000		1698	DC	XL16' FFFFFFFF00019	9000 000000380EEEEFA'	v 3	
				1699					
				1700	VRR_C	VML, 4			
0026B0				1701+	DS	OFD			
0026B0		000026E	80	1702+	USING	*, R5	base for test data and	test routine	
0026B0	000026F0			1703+T38	DC	A(X38)	address of test routine		
0026B4	0026			1704+	DC	H'38'	test number		
0026B6	00			1705+	DC	X' 00'			
	04			1706+	DC	HL1' 4'	m4		
	E5D4D340 404	04040		1707+	DC	CL8' VML'	instruction name		
	00002728	01010		1708+	DC	A(RE38+16)	address of v2 source		
	00002728			1709+	DC	A(RE38+32)	address of v3 source		
	00002700			1710+	DC	A(16)	result length		
	00000718			1710+ 1711+REA38	DC	A(RE38)	result address		
	00002718	00000		1711+KEA36	DS	FD			
	00000000 000			1712+ 1713+V1038	DS DS	XL16	gap V1 output		
				1/13+11038	אס	ALIU	vi oucput		
	00000000 000			1714	DC	ED	don		
0026E8	00000000 000	00000		1714+	DS	FD	gap		
000000				1715+*	D.C.	O.F.			
0026F0	T010 F010 00		00000010	1716+X38	DS	OF	1 1 0		
	E310 5010 00		00000010	1717+	LGF	R1, V2ADDR	load v2 source		
	E761 0000 08		00000000	1718+	VL	v22, 0(R1)	use v22 to test decoder		
	E310 5014 00		0000014	1719+	LGF	R1, V3ADDR	load v3 source		
	E771 0000 08		0000000	1720+	VL	v23, 0(R1)	use v23 to test decoder		_
	E766 7000 4E			1721+	VML	V22, V22, V23, 4	test instruction (dest	is a source)
	E760 5028 08	0E	000026D8	1722+	VST	V22, V1038	save v1 output		
	07FB			1723+	BR	R11	return		
002718				1724+RE38	DC	OF	xl16 expected result		
002718				1725+	DROP	R5	•		
002718	499AFA6A 242	95656		1726	DC	XL16' 499AFA6A24295	5656 152B55D498D42101'	resul t	
002720	152B55D4 98D	42101							
	FF020304 050			1727	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	$\mathbf{v2}$	
	O9OAOBOC ODO								
	01020304 050			1728	DC	XL16' 0102030405060	0750 090A0B780D0E0F7F'	v 3	
	090A0B78 ODO								
				1729					
				1730	VRR C	VML , 4			
002748				1731+	DS DS	OFD .			
002748		0000274	18	1732+	USING		base for test data and	test routine	
	00002788	0000%11	-	1733+T39	DC	A(X39)	address of test routine		
	00002700			1734+	DC	H' 39'	test number		
	0027			1735+	DC	X' 00'	COSC HUMBOLI		
	04			1736+	DC	HL1' 4'	m4		
	04 E5D4D340 404	04040		1730+ 1737+	DC DC	CL8' VML'	instruction name		
	000027C0	UTUTU		1737+	DC	A(RE39+16)	address of v2 source		
	000027C0 000027D0			1738+ 1739+	DC DC	A(RE39+10) A(RE39+32)	address of v2 source		
				1739+ 1740+					
UU &/0U '	00000010				DC	A(16)	result length		
009704 ·	000027B0	0000		1741+REA39 1742+	DC DS	A(RE39)	result address		
	\mathbf{U}				11.5	FD	gap		
002768	00000000 000						V1		
002768 002770	00000000 000	00000		1742+ 1743+V1039	DS	XL16	gap V1 output		
002768 002770 002778		00000 00000					V1 output gap		

VRR C VMH, O

1793 * Byte

									O	
LOC	OBJECT	CODE	ADDR1	ADDR2	STM					
002878					1795+	DS	OFD			
002878			00002878		1796+	USING	*, R5	base for test data and test rout	i ne	
002878	000028B8				1797+T41	DC	A(X41)	address of test routine		
00287C	0029				1798+	DC	H'41'	test number		
00287E	00				1799+	DC	X' 00'			
00287F	00				1800+	DC	HL1' 0'	m4		
002880	E5D4C840 4	10404040			1801+	DC	CL8' VMH'	instruction name		
02888	000028F0	10101010			1802+	DC	A(RE41+16)	address of v2 source		
0288C	00002900				1803+	DC	A(RE41+32)	address of v3 source		
002890	00000010				1804+	DC	A(16)	result length		
002894	000028E0				1805+REA41	DC	A(RE41)	result address		
002898	00000000	0000000			1806+	DS	FD			
028A0	00000000				1807+V1041	DS DS	XL16	gap V1 output		
028A8	00000000				100771041	טע	ALIU	VI Oucput		
0028B0	00000000				1808+	DS	FD	gan		
JUAODU	00000000				1808+ 1809+*	מע	T U	gap		
Moodo						DC	OF			
0028B8	E910 F010	0014		00000010	1810+X41	DS	OF	lood we gowers		
0028B8	E310 5010			00000010	1811+	LGF	R1, V2ADDR	load v2 source		
0028BE	E761 0000			00000000	1812+	VL LCE	v22, 0(R1)	use v22 to test decoder		
0028C4	E310 5014			00000014	1813+	LGF	R1, V3ADDR	load v3 source		
0028CA	E771 0000			00000000	1814+	VL	v23, 0(R1)	use v23 to test decoder	`	
)028D0	E766 7000			00000010	1815+	VMH	V22, V22, V23, 0	test instruction (dest is a sou	rce)	
0028D6	E760 5028	080E		000028A0	1816+	VST	V22, V1041	save v1 output		
0028DC	07FB				1817+	BR	R11	return		
)028E0					1818+RE41	DC	0F	xl16 expected result		
0028E0					1819+	DROP	R5			
)028E0	00000000				1820	DC	XL16' 0000000000000	00002 0000000C00000000' result		
0028E8	000000C	0000000								
0028F0	FF000000	0000019			1821	DC	XL16' FF0000000000	00019 00000038000000FA' v2		
0028F8	00000038	00000FA								
002900	FF000000	00000019			1822	DC	XL16' FF0000000000	00019 00000038000000FA' v3		
002908	00000038	00000FA								
					1823					
					1824	VRR C	VMH, O			
002910					1825+	DS DS	OFD OFD			
002910			00002910		1826+	USING		base for test data and test rout	i ne	
002910	00002950		00000010		1827+T42	DC	A(X42)	address of test routine		
02914	002A				1828+	DC	H' 42'	test number		
02916	00				1829+	DC	X' 00'			
002917	00				1830+	DC	HL1'0'	m 4		
02918	E5D4C840 4	10404040			1831+	DC DC	CL8' VMH'	instruction name		
02920	00002988	10101010			1832+	DC	A(RE42+16)	address of v2 source		
002924	00002988				1833+	DC	A(RE42+10) A(RE42+32)	address of v2 source		
02924	00002938				1834+	DC DC	A(16)	result length		
02926 00292C	0000010				1835+REA42	DC DC	A(RE42)	result address		
)0292C)02930		2000000			1835+kea42 1836+	DC DS	FD			
02930 02938	00000000							gap V1 output		
	00000000				1837+V1042	DS	XL16	V1 output		
02940	00000000				1000	DC	ED	don		
002948	00000000				1838+	DS	FD	gap		
					1839+*	D.C	OF.			
002950	F040 F515	004.		0000000	1840+X42	DS	OF	1 1 0		
002950	E310 5010			00000010	1841+	LGF	R1, V2ADDR	load v2 source		
002956	E761 0000			00000000	1842+	VL	v22, 0(R1)	use v22 to test decoder		
00295C	E310 5014			00000014	1843+	LGF	R1, V3ADDR	load v3 source		
002962	E771 0000			00000000	1844+	VL	v23, 0(R1)	use v23 to test decoder		
002968	E766 7000				1845+	VMH	V22, V22, V23, 0	test instruction (dest is a sou		

DC

A(16)

result length

1894 +

00002A58

Jul	2025	13: 08: 01	Page	43

ASMA Ver.	0.7.0 zvector-e7-0	9-multiply					26 Jul 2025	13: 08: 01	Page	43
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00002A5C	00002AA8			1895+REA44	DC	A(RE44)	result address			
00002A60	00000000 00000000			1896+	DS	FD	gap V1 output			
00002A68 00002A70	00000000 00000000 0000000 00000000			1897+V1044	DS	XL16	V1 output			
00002A78	0000000 00000000			1898+	DS	FD	gap			
				1899+*						
00002A80	T040 F040 0044		00000010	1900+X44	DS	OF	1 1 0			
00002A80	E310 5010 0014		00000010	1901+	LGF	R1, V2ADDR	load v2 source			
00002A86	E761 0000 0806		00000000	1902+	VL LCE	v22, 0(R1)	use v22 to test decoder			
00002A8C 00002A92	E310 5014 0014 E771 0000 0806		00000014 00000000	1903+ 1904+	LGF VL	R1, V3ADDR	load v3 source use v23 to test decoder			
00002A92	E771 0000 0800 E766 7000 0EA3		0000000	1904+	VMH	v23, 0(R1) V22, V22, V23, 0	test instruction (dest	is a source	(00	
00002A9E	E760 7000 0EAS E760 5028 080E		00002A68	1906+	VST	V22, V22, V23, U V22, V1044	save v1 output	is a source	Jej	
00002A3E	07FB		00002A00	1907+	BR	R11	return			
00002AA8	OILD			1908+RE44	DC	OF	xl 16 expected result			
00002AA8				1909+	DROP	R5	Airo expecteu resure			
00002AA8	0000000 00000003			1910	DC		0003 0000000000000007'	resul t		
00002AB0	00000000 00000007									
00002AB8	FF020304 05060750			1911	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	v2		
00002AC0	O9OAOBOC ODOEOF7F									
00002AC8	0000000 000000A			1912	DC	XL16' 0000000000000	000A 0101010F0101010F'	$\mathbf{v3}$		
00002AD0	0101010F 0101010F									
				1913	_					
				1914 * Hal fwo		171 FT 4				
000004700				1915		VMH, 1				
00002AD8 00002AD8		00002AD8		1916+ 1917+	DS USING	0FD * D5	base for test data and	tost moutir	20	
00002AD8	00002B18	υυυυ ΔΑΙΙΟ		1917+ 1918+T45	DC DC	A(X45)	address of test routine	test routii	ie	
00002AD8	00002B18			1919+ 1919+	DC DC	H' 45'	test number			
00002ADE	00			1920+	DC	X' 00'	cese number			
00002ADF	01			1921+	DC	HL1' 1'	m4			
00002AE0	E5D4C840 40404040			1922+	DC	CL8' VMH'	instruction name			
00002AE8	00002B50			1923+	DC	A(RE45+16)	address of v2 source			
00002AEC	00002B60			1924+	DC	A(RE45+32)	address of v3 source			
00002AF0	0000010			1925+	DC	A(16)	result length			
00002AF4	00002B40			1926+REA45	DC	<u>A(</u> RE45)	result address			
00002AF8	00000000 00000000			1927+	DS	FD	gap			
00002B00	00000000 00000000			1928+V1045	DS	XL16	V1 output			
00002B08 00002B10	00000000 00000000 0000000 00000000			1929+	DS	FD	dan			
OUULDIU				1929+ 1930+*	טע	T.N	gap			
00002B18				1931+X45	DS	0F				
00002B18	E310 5010 0014		00000010	1932+	LGF	R1, V2ADDR	load v2 source			
00002B1E	E761 0000 0806		00000000	1933+	VL	v22, 0(R1)	use v22 to test decoder			
00002B24	E310 5014 0014		00000014	1934+	LGF	R1, V3ADDR	load v3 source			
00002B2A	E771 0000 0806		00000000	1935+	VL	v23, 0(R1)	use v23 to test decoder			
00002B30	E766 7000 1EA3			1936+	VMH	V22, V22, V23, 1	test instruction (dest	is a source	:e)	
00002B36	E760 5028 080E		00002B00	1937+	VST	V22, V1045	save v1 output			
00002B3C	07FB			1938+	BR	R11	return			
00002B40				1939+RE45	DC	OF	xl16 expected result			
00002B40	0000000 0000000			1940+	DROP	R5	0000 00000000000000000	mag1.4		
00002B40	00000000 00000000			1941	DC	YT10_00000000000000000000000000000000000	0000 000000000000121'	resul t		
00002B48 00002B50	00000000 00000121 FFFF0000 00000019			1942	DC	YI 16' FFFFAAAAAAA	0019 000000380000EEFA'	\mathbf{v} 2		
00002B58	00000038 0000EEFA			1346	DC	ALIU TITTUUUUUUUU	UUI3 UUUUUUSOUUUUEEFA	v &		
00002B38	FFFF0000 00000019			1943	DC	XL16' FFFF000000000	0019 000000380000EEFA'	v3		
00000				_0 _0			JULU JUUJUUJUUJUUJUU	, 0		

26 Jul 2025	13: 08: 01	Page	44
For test data and to ss of test routine number	test routi	ne	
action name ss of v2 source			
ss of v3 source length address			
put			
2 source 2 to test decoder 3 source			
3 to test decoder instruction (dest v1 output	is a sour	ce)	
expected result			
051007E00AA00F0'	result		
OAOBOCODOEOF7F'	v2		
OAOB780D0E0F7F'	v3		
For test data and to ss of test routine number	test routi	ne	
sction name ss of v2 source ss of v3 source t length address			
eput			

LOC	ne
1944 1945 1946 195 1946 195 1946 195 1947 1946 195 1947 1946 195 1947 1948	ne
1945	ne
1946+ BS 0FD 00002B70 1947+ USING *, R5 base for test data and test rout 00002B70 00002B70 1948+T46 DC A(X46) address of test routine test number 00002B70 1950+ DC X' 00' 1950+ DC A(RE46+16) address of v2 source 1950+ DC A(RE46+32) address of v2 source 1950+ DC A(RE46+32) address of v3 source 1950+ DC A(RE46+32) address of v3 source 1950+ DC A(RE46+32) address of v3 source 1950+ DC A(RE46) result length 1950+ DC A(RE46) RESULT	ne
00002B70 00002B70 1947+ USING *, 85 base for test data and test rout 1948+T46 DC A(X46) address of test routine test number 00002B76 00002B76 00002B77 01 1950+ DC H.14 11 md 1950+ DC CL8 'WH! instruction name address of v2 source 00002B8 1953+ DC A(E46+16) address of v3 source 00002B8 00002B8 1953+ DC A(E46+32) address of v3 source 00002B8 00002B8 00002B8 1955+ DC A(E46+32) address of v3 source 00002B8 00002B8 0000000 1955+ DC A(E46+32) address of v3 source 00002B8 0000000 1957+ DS DC A(E46+32) address of v3 source 00002B8 0000000 1958+V1046 DC A(E46+32) address of v3 source 00002B8 0000000 1958+V1046 DC A(E46+32) address of v3 source 00002B8 00000000 1958+V1046 DC A(E46+32) address of v3 source 00002B8 00000000 1958+V1046 DC A(E46+32) address of v3 source 00002B8 00000000 1958+V1046 DC A(E46+32) address of v3 source 00002B8 00000000 1958+V1046 DC A(E46+32) address of v3 source 00002B8 00000000 1958+V1046 DC A(E46+32) address of v3 source 00002B8 00000000 1958+V1046 DC A(E46+32) address of v3 source 00002B8 00000000 1958+V1046 DC A(E46+32) address of v3 source 00002B8 00000000 1958+V1046 DC A(E46+32) address of v3 source 00002B8 00000000 1958+V1046 DC A(E46+32) address of v3 source 00002B8 E766 1000 0806 00000000 1958+V1046 DC A(E46+32) address of v3 source 00002B8 E766 1000 0806 000000000 1958+ VI V22, V22, V23, I use v22 to test decoder 00002B8 E766 1000 0806 000000000 1968+ VI V22, V22, V23, I use v23 to test decoder 00002B8 E766 1000 0806 000000000 1967+ VST V22, V23, I use v23 to test decoder 00002B8 E766 1000 0806 000000000 1968+ VI V22, V22, V23, I use v23 to test decoder 00002B8 00000000000 1969+ VST 00000000000000000000000000000000000	ne
1949+ DC H'46' C C C C C C C C C	
00002B76 00	
1951+ DC HI-1' md	
00002B78 E5D4C840 40404040 1952+ DC CL8'VMF instruction name 00002B80 00002B80 1953+ DC A(RE46+16) address of v2 source 00002B80 0000010 1955+ DC A(RE46+32) address of v3 source result length 00002B80 000002B80 00000000 1955+ DC A(RE46) RE464 RE4644 RE4644 RE4644 RE464 RE4644	
00002B84 00002BR 0000010 1955+ DC A(RE46+32) address of v3 source 1956+ DC A(16) result length 1956+ 1956+REA46 DC A(16) result length 1956+REA46 DC A(16) result address 1956+REA46 DC A(16) result address 1956+REA46 DC A(RE46) result address 1957+ DC A(RE46) Res	
00002B8	
00002B8C	
00002B80 0000000 00000000 00000000	
00002BA8 00000000 00000000	
00002BB0	
1960+* 1961+X46 DS OF OF OF OF OF OF OF O	
00002BB0 E310 5010 0014 00000010 1962+ LGF R1, V2ADDR load v2 source 00002BB6 E761 0000 0806 00000000 1963+ VL v22, 0(R1) use v22 to test decoder 00002BC E310 5014 0014 0000014 1964+ LGF R1, V3ADDR load v3 source 00002BC2 E771 0000 0806 00000000 1965+ VL v23, 0(R1) use v23 to test decoder 00002BC8 E766 7000 1EA3 1966+ VMH V22, V22, V23, 1 test instruction (dest is a sour 00002BC8 E766 5028 080E 00002B98 1967+ VST V22, V1046 save v1 output 00002BD8	
00002BB6 E761 0000 0806	
00002BBC E310 5014 0014 00000014 1964+ LGF R1, V3ÅDDR load v3 source 00002BC2 E771 0000 0806 00000000 1965+ VL v23, 0(R1) use v23 to test decoder 00002BC8 E766 7000 1EA3 1966+ VMH V22, V22, V23, 1 test instruction (dest is a sour 00002BC4 E760 5028 080E 00002B98 1967+ VST V22, V1046 save v1 output 00002BD4 07FB 1968+ BR R11 return 00002BD8 1969+RE46 DC 0F xl16 expected result 00002BD8 FFFF0009 00190035 1971 DC XL16' FFFF000900190035 0051007E00AA00F0' result 00002BB8 FF020304 05060750 1972 DC XL16' FF02030405060750 090A0B0C0D0E0F7F' v2 00002BF8 01020304 05060750 00002BF8 01020304 05060750 00002C00 090A0B78 0D0E0F7F 00002C00 090A0B78 0D0E0F7F 00002C08 00002C08 00002C08 00002C08 00002C08 00002C08 00002C08 00002C08 00002C08 00002C08 000002C08 00002C08 00002C08 000002C08 000002C08 000002C08 0000000000	
00002BC2 E771 0000 0806	
00002BCE E760 5028 080E 00002B98 1967+ VST V22, V1046 save v1 output 00002BD8 1968+ BR R11 return 1969+RE46 DC OF xl16 expected result 1970+ DROP R5 00002BD8 FFFF0009 00190035 0051007E 00AA00F0 0051007E 00AA00F0 00002BE8 FF020304 05060750 090A0BC 0D0E0F7F 000002BF8 01020304 05060750 090A0BC 0D0E0F7F 000002BF8 01020304 05060750 090A0BC 0D0E0F7F 000002C00 090A0B78 0D0E0F7F 1973 DC XL16' FF02030405060750 090A0B78 0D0E0F7F V3 00002C08 1974 VR_C VMH, 1 1975 VR_C VMH, 1 1976+ DS OFD 00002C08 00002C08 000002C08 0000002C08 000002C08 0000002C08 000002C08 0000002C08 000002C08 0000002C08 000002C08 0000002C08 000002C08 0000002C08 000002C08 0000002C08 0000002C08 0000002C08 0000000000	
00002BD4 07FB 1968+ BR R11 return 00002BD8 1969+RE46 DC 0F xl16 expected result 00002BD8 FFFF0009 00190035 00002BB8 FFFF0009 00190035 00002BE0 0051007E 00AA00F0 00002BE8 FF020304 05060750 00002BF0 090A0B0C 0D0E0F7F 00002BF8 01020304 05060750 090A0B78 0D0E0F7F 1973 DC XL16' FF02030405060750 090A0B0C0D0E0F7F' v2 00002BF8 01020304 05060750 090A0B78 0D0E0F7F 1974 1975 1974 1975 1976+ DS 0FD 00002C08 00002C08 000002C08 1977+ USING *, R5 base for test data and test rout	rce)
00002BD8 00002BD8 00002BD8 00002BD8 00002BD8 FFFF0009 00190035 00002BD8 00002BD8 00002BD8 0051007E 00AA00F0 00002BE0 0051007E 00AA00F0 00002BE0 005007E 00AA00F0 00002BF0 000002BF0 00002BF0 00002BF0 00002BF0 00002BF0 00002BF0 00002BF0 00002BF0	
00002BD8 FFFF0009 00190035 1971 DC XL16' FFFF000900190035 0051007E00AA00F0' result 00002BE0 0051007E 00AA00F0 00002BE8 FF020304 05060750 1972 DC XL16' FF02030405060750 090A0B0C0D0E0F7F' v2 00002BF0 090A0B0C 0D0E0F7F 00002BF8 01020304 05060750 1973 DC XL16' 0102030405060750 090A0B780D0E0F7F' v3 00002C00 090A0B78 0D0E0F7F 1974 1975 VRR_C VMH, 1 00002C08 1976+ DS 0FD 00002C08 00002C08 1977+ USING *, R5 base for test data and test rout.	
00002BE0 0051007E 00AA00F0 00002BE8 FF020304 05060750 1972 DC XL16' FF02030405060750 090A0B0C0D0E0F7F' v2 00002BF0 090A0BC 0D0E0F7F 00002C08 DC XL16' 0102030405060750 090A0B780D0E0F7F' v3 00002C08 1974 1975 VRR_C VMH, 1 VRR_C VMH, 1 00002C08 1976+ DS 0FD 00002C08 1977+ USING *, R5 base for test data and test rout.	
00002BE8 FF020304 05060750 1972 DC XL16' FF02030405060750 090A0B0C0D0E0F7F' v2 00002BF0 090A0B0C 0D0E0F7F 00002BF8 01020304 05060750 1973 DC XL16' 0102030405060750 090A0B780D0E0F7F' v3 00002C00 090A0B78 0D0E0F7F VRR_C VMH, 1 VRR_C VMH, 1 00002C08 1976+ DS 0FD 00002C08 1977+ USING *, R5 base for test data and test rout.	
00002BF0 090A0B0C 0D0E0F7F 00002BF8 01020304 05060750 1973 DC XL16' 0102030405060750 090A0B780D0E0F7F' v3 00002C00 090A0B78 0D0E0F7F 1974 1975 VRR_C VMH, 1 00002C08 1976+ DS 0FD 00002C08 1977+ USING *, R5 base for test data and test rout:	
00002C00 090A0B78 0D0E0F7F 1974 1975 VRR_C VMH, 1 00002C08 1976+ DS 0FD 00002C08 00002C08 1977+ USING *, R5 base for test data and test rout:	
1974 1975 VRR_C VMH, 1 00002C08 1976+ DS 0FD 00002C08 00002C08 1977+ USING *, R5 base for test data and test rout:	
1975 VRR_C VMH, 1 00002C08 1976+ DS 0FD 00002C08 00002C08 1977+ USING *, R5 base for test data and test rout:	
00002C08	
UUUUZUU8 $ ext{1977+}$ USING * , K5 base for test data and test rout.	
00002C08	ne
00002C0C 002F 1979+ DC H' 47' test number	
00002C0E 00 1980+ DC X' 00'	
00002C0F 01	
00002C10 E5D4C840 40404040 1982+ DC CL8' VMH' instruction name 00002C18 00002C80 1983+ DC A(RE47+16) address of v2 source	
00002C1C 00002C90 1984+ DC A(RE47+32) address of v3 source	
00002C20 00000010 1985+ DC A(16) result length	
00002C24 00002C70	
00002C28	
00002C38	
00002C40 00000000 00000000 1989+ DS FD gap 1990+*	
1990+* 00002C48 1991+X47 DS 0F	
00002C48 E310 5010 0014 00000010 1992+ LGF R1, V2ADDR load v2 source	
00002C4E E761 0000 0806 00000000 1993+ VL v22, 0(R1) use v22 to test decoder	

		97-09-mul ti pl y					26 Jul 2025 13: 08: 01 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0002C54	E310 5014 0014		00000014	1994+	LGF	R1, V3ADDR	load v3 source
0002C5A	E771 0000 0806		00000000	1995+	VL	v23, 0(R1)	use v23 to test decoder
0002C60	E766 7000 1EA3			1996+	VMH	V22, V22, V23, 1	test instruction (dest is a source)
0002C66	E760 5028 080E		00002C30	1997+	VST	V22, V1047	save v1 output
0002C6C	07FB			1998+	BR	R11	return
0002C70				1999+RE47	DC	OF	xl16 expected result
0002C70				2000+	DROP	R 5	
0002C70	FFFF0003 000A001			2001	DC	XL16' FFFF0003000	A0017 00240039004E0070' result
0002C78	00240039 004E007						
002C80	FF020304 0506075			2002	DC	XL16' FF020304050	60750 090A0B0C0D0E0F7F' v2
0002C88	O9OAOBOC ODOEOF7						
002C90	00010102 0203032			2003	DC	XL16' 00010102020	30328 0405053C0607073F' v3
0002C98	0405053C 0607073	SF					
				2004	TIDD C		
				2005		VMH, 1	
002CA0		00000010		2006+	DS	OFD	
002CA0	00000000	00002CA0		2007+	USING		base for test data and test routine
002CA0	00002CE0			2008+T48	DC	A(X48)	address of test routine
0002CA4	0030			2009+	DC	H' 48'	test number
0002CA6	00			2010+	DC	X' 00'	
002CA7	01	0		2011+	DC	HL1'1'	m4
0002CA8	E5D4C840 4040404	ł U		2012+	DC	CL8' VMH'	instruction name
0002CB0	00002D18			2013+	DC	A(RE48+16)	address of v2 source
0002CB4	00002D28			2014+	DC	A(RE48+32)	address of v3 source
0002CB8	00000010			2015+	DC	A(16)	result length
0002CBC 0002CC0	00002D08 00000000 0000000	Δ		2016+REA48 2017+	DC DS	A(RE48) FD	result address
002CC8	0000000 000000			2017+ 2018+V1048	DS DS	XL16	gap V1 output
002CD0	0000000 0000000			£010+V1040	אט	ALIO	vi output
002CD0	0000000 000000			2019+	DS	FD	don
OUZCDO	00000000 0000000	i U		2019+ 2020+*	אט	ГV	gap
002CE0				2020+ 2021+X48	DS	0F	
002CE0	E310 5010 0014		0000010	2022+	LGF	R1, V2ADDR	load v2 source
0002CE6	E761 0000 0806		00000010	2023+	VL	v22, 0(R1)	use v22 to test decoder
002CEC	E310 5014 0014		00000000	2024+	LGF	R1, V3ADDR	load v3 source
002CF2	E771 0000 0806		00000011	2025+	VL	v23, 0(R1)	use v23 to test decoder
0002CF8	E766 7000 1EA3		0000000	2026+	VMH	V22, V22, V23, 1	test instruction (dest is a source)
002CFE	E760 5028 080E		00002CC8	2027+	VST	V22, V1048	save v1 output
002D04	07FB			2028+	BR	R11	return
0002D08				2029+RE48	DC	OF	xl16 expected result
0002D08				2030+	DROP	R5	•
0002D08	0000000 0000000	0		2031	DC	XL16' 000000000000	00000 0009000B000D0010' result
0002D10	0009000B 000D001	.0					
0002D18	FF020304 0506075	60		2032	DC	XL16' FF020304050	60750 090A0B0C0D0E0F7F' v2
0002D20	O9OAOBOC ODOEOF7						
0002D28	0000000 0000000			2033	DC	XL16' 000000000000	0000A 0101010F0101010F' v3
0002D30	0101010F 0101010	F					
				2034			
				2035 * Word			
000000				2036		VMH, 2	
0002D38		0000000		2037+	DS	OFD	
0002D38	000000000	00002D38		2038+	USING		base for test data and test routine
0002D38	00002D78			2039+T49	DC	A(X49)	address of test routine
0002D3C	0031			2040+	DC	H' 49'	test number
0002D3E 0002D3F	00 02			2041+ 2042+	DC DC	X' 00' HL1' 2'	A
				ZU4Z+	110	MLT Z	m4

DROP

DC

R5

XL16' FFFF000400193C6D 0051B52F00AA6E58'

result

2091+

2092

00002E38

00002E38

00002E40

FFFF0004 00193C6D

0051B52F 00AA6E58

LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
002E48	FF020304 0506075	50		2093	DC	XL16' FF02030405060	750 090A0B0C0D0E0F7F'	v 2	
002E50	O9OAOBOC ODOEOF7	7 F							
	01020304 0506075			2094	DC	XL16' 0102030405060	750 090A0B780D0E0F7F'	v3	
002E60	090A0B78 0D0E0F7	r		2005					
				2095	UDD C	VIMI O			
ооогоо					VRR_C				
002E68		000000000			DS	OFD			
002E68	0000000	00002E68			USING		base for test data and		
002E68	00002EA8				DC	A(X51)	address of test routine		
002E6C	0033				DC		test number		
002E6E	00				DC	X' 00'	_		
002E6F	02				DC		m4		
002E70	E5D4C840 4040404	10			DC	CL8' VMH'	instruction name		
002E78	00002EE0				DC	A(RE51+16)	address of v2 source		
002E7C	00002EF0				DC	A(RE51+32)	address of v3 source		
002E80	00000010				DC		result length		
002E84	00002ED0				DC	A(RE51)	result address		
002E88	0000000 0000000				DS	FD	gap		
002E90	0000000 0000000	00		2109+V1051	DS	XL16	gap V1 output		
002E98	0000000 0000000	00					-		
002EA0	0000000 0000000	00		2110+	DS	FD	gap		
				2111+*					
002EA8				2112+X51	DS	OF			
002EA8	E310 5010 0014		00000010		LGF	R1, V2ADDR	load v2 source		
002EAE	E761 0000 0806		00000000		VL		use v22 to test decoder		
0002EB4	E310 5014 0014		00000014		LGF	R1, V3ADDR	load v3 source		
0002EBA	E771 0000 0806		00000000		VL		use v23 to test decoder		
0002EC0	E766 7000 2EA3				VMH	V22, V22, V23, 2	test instruction (dest	is a source	.)
0002EC6	E760 5028 080E		00002E90		VST	V22, V1051	save v1 output	12 4 204100	,
0002ECC	07FB		00002200		BR	R11	return		
0002ED0	0.12				DC		xl 16 expected result		
0002ED0					DROP	R5	Al lo expected legale		
	FFFFFF01 000A1B3	RU			DC		B30 0024558D004EB01D'	resul t	
	0024558D 004EB01			~1~~	ЪС	ALIO TITTITOTOGOAI	.DJO 0024330D004ED01D	1 esui c	
	FF020304 0506075			2123	DC	YI 16' FF02030405060	750 090A0B0C0D0E0F7F'	v2	
	090A0B0C 0D0E0F7			2123	ЪС	ALIO 1102030403000	7730 OJOAODOCODOLOT71	∀ ≈	
	00010102 0203032			2124	DC	YI 16' 0001010202020	328 0405053C0607073F'	v3	
	0405053C 0607073			~1~ 1	ьс	AL10 0001010202030	328 0403033C0007073F	VJ	
JOOR LI O	01000000 0007070	,		2125					
					VRR_C	VMH. 2			
0002F00					DS DS	OFD			
0002F00		00002F00			USING		base for test data and t	test routine	
	00002F40	00002100				A(X52)	address of test routine		
002F04	0034				DC	H' 52'	test number		
002F06	0034				DC	X' 00'	COSC HUMBOI		
002F07	02				DC DC		m4		
002F08	E5D4C840 4040404	ın			DC DC		instruction name		
002F10	00002F78				DC	A(RE52+16)	address of v2 source		
002F10	00002F78				DC DC	A(RE52+10) A(RE52+32)	address of v2 source		
002F14	00002188				DC DC				
						A(16)	result length		
	00002F68	10			DC	A(RE52)	result address		
	0000000 0000000				DS	FD VI 16	gap V1 output		
UUZEZX	0000000 0000000			2139+V1052	DS	XL16	vi output		
	AAAAAAAA AAAAAAA								
002F30	00000000 0000000 0000000 0000000			2140+	DS	FD	gap		

: 08: 01	Page	48

ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					26 Jul 2025	13: 08: 01	Page	48
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00002F40 00002F40	E310 5010 0014		00000010	2142+X52 2143+	DS LGF	OF R1, V2ADDR	load v2 source			
00002F46 00002F4C 00002F52	E761 0000 0806 E310 5014 0014 E771 0000 0806		00000000 00000014 00000000	2144+ 2145+ 2146+	VL LGF VL	v22, 0(R1) R1, V3ADDR v23, 0(R1)	use v22 to test decoder load v3 source use v23 to test decoder			
00002F58 00002F5E 00002F64	E766 7000 2EA3 E760 5028 080E 07FB		00002F28	2147+ 2148+ 2149+	VMH VST BR	V22, V22, V23, 2 V22, V1052 R11	test instruction (dest save v1 output return	is a sour	ce)	
00002F68 00002F68 00002F68	0000000 00000000			2150+RE52 2151+ 2152	DC DROP DC	OF R5 XL16' 00000000000000	xl16 expected result 0000 0009131E000D1B2B'	result		
00002F70 00002F78 00002F80	0009131E 000D1B2B FF020304 05060750 090A0B0C 0D0E0F7F			2153	DC	XL16' FF0203040506	0750 090A0B0C0D0E0F7F'	v2		
00002F88 00002F90	00000000 0000000A 0101010F 0101010F			2154 2155	DC	XL16' 0000000000000	000A 0101010F0101010F'	v 3		
00002F98				2156 * Doubles 2157 2158+		VMH, 3 OFD				
00002F98 00002F98 00002F9C	00002FD8 0035	00002F98		2159+ 2160+T53 2161+	USI NG DC DC		base for test data and taddress of test routine test number	test routi	ne	
00002F9E 00002F9F 00002FA0	00 03 E5D4C840 40404040			2162+ 2163+ 2164+	DC DC DC	X' 00' HL1' 3' CL8' VMH'	m4 instruction name			
00002FA8 00002FAC 00002FB0	00003010 00003020 00000010			2165+ 2166+ 2167+	DC DC DC	A(RE53+16) A(RE53+32) A(16)	address of v2 source address of v3 source result length			
00002FB0 00002FB4 00002FB8 00002FC0	0000000 00003000 00000000 00000000 00000000			2168+REA53 2169+ 2170+V1053	DC DS DS	A(RE53) FD XL16	result address gap V1 output			
00002FC8	0000000 0000000 00000000 00000000			2170+V1033 2171+ 2172+*	DS	FD	gap			
00002FD8 00002FD8 00002FDE	E310 5010 0014 E761 0000 0806		00000010 00000000	2173+X53 2174+ 2175+	DS LGF VL	0F R1, V2ADDR v22, 0(R1)	load v2 source use v22 to test decoder			
00002FE4 00002FEA 00002FF0	E310 5014 0014 E771 0000 0806 E766 7000 3EA3		00000014 00000000	2176+ 2177+ 2178+	LGF VL VMH	R1, V3ADDR v23, O(R1) V22, V22, V23, 3	load v3 source use v23 to test decoder test instruction (dest	is a sour	ce)	
00002FF6 00002FFC 00003000	E760 5028 080E 07FB		00002FC0	2179+ 2180+ 2181+RE53	VST BR DC	V22, V1053 R11 OF	save v1 output return x116 expected result			
00003000 00003000 00003008	0000000 0000000 0000000 00000C77			2182+ 2183	DROP DC	R5	0000 000000000000000000000000000000000	result		
00003010 00003018 00003020	FFFFFFF 00019000 00000038 EEEEEEFA FFFFFFFF 00019000			2184 2185	DC DC		9000 00000038EEEEEFA' 9000 000000380EEEEFA'	v2 v3		
00003028	00000038 OEEEEEFA			2186 2187		VMH, 3				
00003030 00003030 00003030	00003070	00003030		2188+ 2189+ 2190+T54	DS USING DC	OFD	base for test data and taddress of test routine	test routi	ne	
	-				-	/				

base for test data and test routine HL1'3' 000030CF 03 2223+ DC **m4** 000030D0 E5D4C840 40404040 2224+ DC CL8' VMH' instruction name 000030D8 2225+ DC A(RE55+16)address of v2 source 00003140 2226+ DC 000030DC 00003150 A(RE55+32)address of v3 source 2227+ 000030E0 0000010 DC A(16) result length 000030E4 00003130 2228+REA55 DC A(RE55) result address 000030E8 0000000 00000000 2229+ DS FD gap V1 output 2230+V1055 000030F0 0000000 00000000 DS **XL16** 000030F8 0000000 00000000

DS

FD

gap

2232+* 00003108 2233+X55 DS 0F 00003108 E310 5010 0014 00000010 2234+ **LGF** R1, V2ADDR load v2 source 00000000 2235+ v22, 0(R1)use v22 to test decoder 0000310E E761 0000 0806 VL

00003100

0000000 00000000

2236+ R1, V3ADDR 00003114 E310 5014 0014 00000014 LGF load v3 source 2237+ 0000311A E771 0000 0806 00000000 VL v23, 0(R1)use v23 to test decoder

2231+

V22, V22, V23, 3 E766 7000 3EA3 2238+ **VMH** test instruction (dest is a source) 00003120 00003126 E760 5028 080E 000030F0 2239+ **VST** V22, V1055 save v1 output 2240+ 0000312C 07FB

BR **R11** return 00003130 2241+RE55 DC 0F xl16 expected result

2289+REA57

2290 +

DC

DS

A(RE57)

FD

result address

gap

00003214

00003218

00003260

VRR C VMH, 4

2337 2338

00003320

090A0B78 0D0E0F7F

test instruction (dest is a source)

2389 +

E766 7000 4EA3

00003418

V22, V22, V23, 4

VMH

ASMA Ver.	0. 7. 0 zvector-e7-0	9- mul ti pl y					26 Jul 2025	13: 08: 01	Page	54
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
000034F8 00003500 00003504 00003508 0000350C	E5D4D3C5 40404040 00003568 00003578 00000010 00003558			2439+ 2440+ 2441+ 2442+ 2443+REA62	DC DC DC DC DC	CL8' VMLE' A(RE62+16) A(RE62+32) A(16) A(RE62)	instruction name address of v2 source address of v3 source result length result address			
00003510 00003518 00003520	00000000 00000000 00000000 00000000 000000			2444+ 2445+V1062	DS DS	FD XL16	gap V1 output			
00003528 00003530	00000000 00000000			2446+ 2447+* 2448+X62	DS DS	FD OF	gap			
00003530 00003536 0000353C 00003542	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		00000010 00000000 00000014 00000000	2449+ 2450+ 2451+ 2452+	LGF VL LGF VL	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder			
00003548 0000354E 00003554	E766 7000 0EA4 E760 5028 080E 07FB		00003518	2453+ 2454+ 2455+	VMLE VST BR	V22, V22, V23, 0 V22, V1062 R11	test instruction (dest save v1 output return	is a sourc	ce)	
00003558 00003558 00003558	FE010009 00190031			2456+RE62 2457+ 2458	DC DROP DC	OF R5	xl16 expected result 0031 00510079009C00D2'	result		
00003560 00003568 00003570	00510079 009C00D2 FF020304 05060750 090A0B78 0C0D0EFD			2459	DC		0750 090A0B780C0D0EFD'	v2		
00003578 00003580	FF020304 05060750 090A0B78 0D0E0FFD			2460 2461	DC	XL16' FF0203040506	0750 090A0B780D0E0FFD'	v 3		
00003588				2462 2463+	VRR_C DS	VMLE, O OFD				
00003588 00003588 0000358C	000035C8 003F	00003588		2464+ 2465+T63 2466+	USING DC DC	A(X63) H' 63'	base for test data and taddress of test routine test number	test routii	ie	
0000358E 0000358F 00003590 00003598 0000359C 000035A0	00 00 E5D4D3C5 40404040 00003600 00003610 00000010			2467+ 2468+ 2469+ 2470+ 2471+ 2472+	DC DC DC DC DC DC	X' 00' HL1' 0' CL8' VMLE' A(RE63+16) A(RE63+32) A(16)	m4 instruction name address of v2 source address of v3 source result length			
000035A4 000035A8 000035B0 000035B8	000035F0 00000000 00000000 00000000 00000000 000000			2473+REA63 2474+ 2475+V1063	DC DS DS	A(RE63) FD XL16	result address gap V1 output			
000035C0	0000000 0000000			2476+ 2477+*	DS	FD	gap			
000035C8 000035C8 000035CE 000035D4 000035DA	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		00000010 00000000 00000014 00000000	2478+X63 2479+ 2480+ 2481+ 2482+	DS LGF VL LGF	0F R1, V2ADDR v22, 0(R1) R1, V3ADDR v23, 0(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder			
000035E0 000035E6 000035EC 000035F0	E766 7000 0806 E766 7000 0EA4 E760 5028 080E 07FB		0000000 000035B0	2482+ 2483+ 2484+ 2485+ 2486+RE63	VL VMLE VST BR DC	V23, U(R1) V22, V22, V23, 0 V22, V1063 R11 OF	test instruction (dest save v1 output return x116 expected result	is a sourc	ce)	
000035F0 000035F0 000035F8	FE010003 000A0015 00240037 00480062			2487+ 2488	DROP DC	R 5	0015 0024003700480062'	resul t		

ASMA Ver.	0. 7. 0 zvector- e7-	-09-multiply					26 Jul 2025	13: 08: 01	Page	55
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
00003600 00003608	FF020304 05060750 090A0B78 0C0D0EFD			2489	DC	XL16' FF02030405060	0750 090A0B780C0D0EFD'	v2		
	FF010102 02030328 0405053C 060707FE			2490	DC	XL16' FF01010202030	0328 0405053C060707FE'	v3		
				2491 2492	VRR C	VMLE, 0				
00003620				2493+	DS DS	OFD				
00003620		00003620		2494+	USING	*, R 5	base for test data and t	test routi	ne	
00003620	00003660			2495+T64	DC	A(X64)	address of test routine			
00003624	0040			2496+	DC	H' 64'	test number			
00003626 00003627	00			2497+ 2498+	DC DC	X' 00' HL1' 0'	m4			
00003628	E5D4D3C5 40404040			2499+	DC	CL8' VMLE'	instruction name			
00003630	00003698			2500+	DC		address of v2 source			
00003634	000036A8			2501+	DC	A(RE64+32)	address of v3 source			
00003638	0000010			2502+	DC	A(16)	result length			
0000363C	00003688			2503+REA64	DC	A(RE64)	result address			
00003640	00000000 00000000 0000000 00000000			2504+ 2505+V1064	DS	FD VI 16	gap V1 output			
00003648 00003650	0000000 0000000			2505+V1064	DS	XL16	vi oucpuc			
00003658	0000000 0000000			2506+	DS	FD	gap			
0000000				2507+*	DO	12	8"			
00003660				2508+X64	DS	OF				
00003660	E310 5010 0014		0000010	2509+	LGF	R1, V2ADDR	load v2 source			
00003666	E761 0000 0806		0000000	2510+	VL	v22, 0(R1)	use v22 to test decoder			
0000366C	E310 5014 0014		00000014	2511+	LGF	R1, V3ADDR	load v3 source			
$00003672 \\ 00003678$	E771 0000 0806 E766 7000 0EA4		00000000	2512+ 2513+	VL VMLE	v23, 0(R1) V22, V22, V23, 0	use v23 to test decoder test instruction (dest	is a sour	ഹ	
0000367E	E760 5028 080E		00003648	2514+	VST	V22, V1064	save v1 output	15 a Soul	cc)	
00003684	07FB		00000010	2515+	BR	R11	return			
00003688				2516+RE64	DC	OF	xl16 expected result			
00003688	FF040000 0000000			2517+	DROP	R5	2000 000000000000000000000000000000000	.		
00003688 00003690	FE010000 00000000 0009000B 000C000E			2518	DC	XL16' FE01000000000	0000 0009000B000C000E'	resul t		
00003698	FF020304 05060750 090A0B78 0C0D0EFD			2519	DC	XL16' FF02030405060	0750 090A0B780C0D0EFD'	v2		
000036A8	FF000000 0000000A 0101010F 010101FF			2520	DC	XL16' FF00000000000	000A 0101010F010101FF'	v3		
				2521 2522 * Hal fwo:	rd					
				2523	VRR_C	VMLE, 1				
000036B8		000000		2524+	DS	OFD				
000036B8	00000000	000036B8		2525+	USING	*, R5	base for test data and t	test routi	ne	
000036B8 000036BC	000036F8			2526+T65 2527+	DC		address of test routine			
000036BE	0041 00			2528+	DC DC	H' 65' X' 00'	test number			
000036BE	01			2529+	DC DC	HL1' 1'	m4			
000036C0	E5D4D3C5 40404040			2530+	DC	CL8' VMLE'	instruction name			
000036C8	00003730			2531+	DC	A(RE65+16)	address of v2 source			
000036CC	00003740			2532+	DC	A(RE65+32)	address of v3 source			
000036D0	00000010			2533+	DC DC	A(16)	result length			
000036D4 000036D8	00003720 0000000 00000000			2534+REA65 2535+	DC DS	A(RE65) FD	result address			
000036E0	0000000 0000000			2536+V1065	DS DS	XL16	gap V1 output			
000036E8 000036F0	0000000 0000000 0000000 00000000			2537+	DS	FD				
2000001.0				~UU1	DO	- <i>D</i>	gap			

090A0B78 OD0E0FFD 000037E0 2582 2583 VRR_C VMLE, 1 000037E8 2584+ DS **OFD**

USING *, R5 000037E8 000037E8 2585+ 00003828 000037E8 2586+T67 A(X67)address of test routine

L_OC **OBJECT CODE** ADDR1 ADDR2 **STM** 2538+* 000036F8 2539+X65 DS 0F 000036F8 E310 5010 0014 00000010 2540+ **LGF** R1, V2ADDR load v2 source 000036FE E761 0000 0806 00000000 2541+ v22, 0(R1)use v22 to test decoder VL R1, V3ADDR E310 5014 0014 00003704 00000014 2542+ **LGF** load v3 source v23, 0(R1)0000370A E771 0000 0806 00000000 2543+ VL use v23 to test decoder V22, V22, V23, 1 2544+ 00003710 E766 7000 1EA4 **VMLE** test instruction (dest is a source) V22, V1065 00003716 E760 5028 080E 000036E0 2545+ **VST** save v1 output 07FB 2546+ R11 0000371C BR return 00003720 2547+RE65 DC 0F xl16 expected result **DROP** 00003720 2548+ **R5** 00003720 FFFE0001 00000000 2549 DC XL16' FFFE000100000000 00000C4008000000' result 00003728 00000C40 08000000 FFFF0000 00000019 2550 DC v200003730 XL16' FFFF000000000019 003800001000EEFA' 00380000 1000EEFA 00003738 FFFF0000 00000019 00003740 2551 DC XL16' FFFF000000000019 003800038000EFA' $\mathbf{v3}$ 00003748 00380003 8000EEFA 2552 2553 VRR C VMLE, 1 2554+ **OFD** 00003750 DS USING *, R5 00003750 00003750 2555+ base for test data and test routine 2556+T66 A(X66) 00003750 00003790 DC address of test routine 00003754 0042 2557 +DC H' 66' test number X' 00' 00003756 00 2558+ DC DC HL1'1' 00003757 2559+ 01 m4 CL8' VMLE' 00003758 E5D4D3C5 40404040 2560+ DC instruction name address of v2 source 00003760 000037C8 2561+ DC A(RE66+16)00003764 000037D8 2562+ DC A(RE66+32)address of v3 source 2563+ DC 00003768 0000010 A(16) result length A(RE66) 0000376C 000037B8 2564+REA66 DC result address 00003770 0000000 00000000 DS gap V1 output 2565 +FD 00003778 0000000 00000000 2566+V1066 DS **XL16** 00003780 0000000 00000000 00003788 2567+ DS FD 0000000 00000000 gap 2568+* 2569+X66 0F 00003790 DS 00003790 E310 5010 0014 00000010 2570+ LGF R1, V2ADDR load v2 source v22, 0(R1) 00003796 E761 0000 0806 00000000 2571+ VL use v22 to test decoder R1, V3ADDR 0000379C E310 5014 0014 00000014 2572+ LGF load v3 source v23, 0(R1)000037A2 E771 0000 0806 2573+ **VL** use v23 to test decoder 00000000 V22, V22, V23, 1 000037A8 E766 7000 1EA4 2574+ **VMLE** test instruction (dest is a source) 00003778 2575+ V22, V1066 000037AE E760 5028 080E **VST** save v1 output 000037B4 07FB 2576+ BR **R11** return 2577+RE66 0F 000037B8 DC xl16 expected result 000037B8 DROP 2578+ **R5** FE04FC04 00193C24 000037B8 2579 DC XL16' FE04FC0400193C24 0051B464009D51B6' result 000037C0 0051B464 009D51B6 000037C8 FF020304 05060750 2580 DC v2XL16' FF02030405060750 090A0B780C0D0EFD' 000037D0 090A0B78 OCODOEFD 2581 000037D8 FF020304 05060750 DC XL16' FF02030405060750 090A0B780D0E0FFD' $\mathbf{v3}$ base for test data and test routine

000038EN 00003960 00003000 00003000 000030000 0000300000 0000300000 0000300000 00003000000 00003000000 000030000000 0000300000000	LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000033870 00001300 00001000 00000000	000038E8				2638+	DROP	R5		
00003898 FP02030 05060750 090408780C000EFP					2639	DC	XL16' FE02FE000000	0000 0009130A000C190D'	result
00003918 000003918 00003918 00003918 00003918 00003918 00003918 00003918 00000000 00000000 00000000 000000	000038F8	FF020304 05060750			2640	DC	XL16' FF0203040506	0750 090A0B780C0D0EFD'	v2
					2641	DC.	XI.16' FF00000000000	000A 0101010F010101FF'	v3
100003318						20	11210 110000000000		••
00003918						VDD C	VM E 9		
00003918	00003918								
0000391C 0045			00003918					base for test data and	test routine
0000391E 00 0000391C 00000000		00003958			2647+T69	DC	A(X69)	address of test routine	
0000391F 02								test number	
0000392E 0000392C 000039A0 2652+ DC A(RE69+16) address of v2 source 0000393C 000039A0 2652+ DC A(RE69+32) address of v2 source 000039A0 0000000 2654 DC A(RE69+32) address of v2 source 000039A0 0000000 2655+REA69 DC A(RE69+32) address of v3 source 000039A0 00000000 2655+REA69 DC A(RE69) A(R		= =						_	
000039282 00003940 00003940 00003940 00003940 2653+ bc 0c A(EB9-32) address of v2 source defress of v3 source v3 source v3 source v3 source v3 source v3 source v3 source v3 source v4 source v3 source v4 source v3 source v4 source v4 source v4 source v4 source v4 source v4 source v5 source v4 source v5									
00003932C 00003930 2653+ DC A(RE69-322) address of V3 source 00003930 00000010 2655+RE69 DC A(RE69) result length 00003938 0000000 2656+ DS FD gap 00003940 00000000 2658+ DS FD gap 00003980 00000000 2658+ DS FD gap 00003980 00000000 2659+* DS FD gap 00003985 2600-x809 DS FD gap 00003986 271 000 2661+ LGF R1, V2ADDR load v2 source 00003986 2810 5014 0014 00000000 2662+ VL v22, U(R1) use v22 to test decoder 00003987 2766 7000 2864 00000000 2664+ VL v23, U(R1) use v23 to test decoder 00003987 2766 7000 2864 00000000 2668+ VML v22, V23, 2 use v23 to test decoder 00003980 2768 percecererererererererererererererererer									
00003930 00000010 2653+RE469 DC A(RE69) result address 00003938 00000000 00000000 2658+ DS FD gap 00000394 00000000 00000000 2658+ DS FD gap 0000395 00000000 00000000 2661+ DS FD gap 0000395 00000000 00000000 2661+ DS FD gap 0000395 00000000 00000000 00000000 000000									
00003934 00003800 2655+REA69 DC A(RE69) result address 00003930 00000000 2656+ DS FD gap gap 00003950 00000000 00000000 2658+ DS FD gap 00003950 00000000 2658+ DS FD gap 00003950 00000000 2668+ DS FD gap 00003950 00000000 2668+ DS FD gap 00003958 00000000 000000000 2668+ DS FD GA GA GA GA GA GA GA G									
00003938 00000000 00000000						DC			
000003940 00000000 00000000 00000000 000000							FD		
00003948 00000000 00000000 2658+								V1 output	
10003958								•	
00003958 C310 0014 00000010 2661+ C6 R1, V2ADDR load v2 source	00003950	00000000 00000000				DS	FD	gap	
DO00395E E761 0000 8806	00000000					D.C.	0.77		
0000395E E761 0000 0806 00000000 2662+ VI. v22. 0(R1) use v22 to test decoder 00003964 E310 5014 0014 000000000 2663+ LGF R1. V3ADDR load v3 source 00003976 E766 7000 2EA4 VI. v23. 0(R1) use v23 to test decoder 00003976 E766 7000 2EA4 VI. v23. 0(R1) use v23 to test decoder 00003976 E766 7000 2EA4 VII. v23. 0(R1) use v23 to test decoder 00003976 VII. 00003980 V		E210 5010 0014		00000010		DS		1 d 0	
DO003964 E310 5014 0014 DO000001 2664 LGF									
0000396						IGF			
O0003970 E766 7000 2EA4 2665+									
O0003976									is a source)
OD003980				00003940					·
O0003980		07FB							
00003980								x116 expected result	
00003980		EEEEEEE 0000001						0001 0000000000000000000	magul +
00003990 FFFFFFF 0001900 2671 DC XL16' FFFFFFF00019000 00000038EEEEEFA' v2 000039A0 FFFFFFF 0001900 2672 DC XL16' FFFFFFF00019000 00000380EEEEFA' v3 000039A0 0000039B0 2673 2674 VRR_C VMLE, 2					2070	DC	ALIO FFFFFFE0000	0001 00000000000000000040	resurt
000039A0 FFFFFFF 00019000 2672 DC XL16' FFFFFFF00019000 000000380EEEEFA' v3 000039A8 00000038 0EEEEFA 2673 2674 VRR_C VMLE, 2 000039B0 000039B0 000039B0 2676+ USING *, R5 base for test data and test routine 000039B0 000039B0 000039B0 2677+T70 DC A(X70) address of test routine 000039B4 0046 2678+ DC H' 70' test number 000039B6 00 2679+ DC X' 00' 000039B7 02 2680+ DC HL1' 2' m4 000039B8 E5D4D3C5 40404040 2681+ DC CL8' VMLE' instruction name 000039C0 00003A28 2683+ DC A(RE70+16) address of v3 source 000039C4 0000318 2685+REA70 DC A(RE70) result length 000039CC 00003A18 2685+REA70 DC A(RE70) result address	00003990	FFFFFFF 00019000			2671	DC	XL16' FFFFFFFF0001	9000 00000038EEEEEFA'	v2
2673	000039A0	FFFFFFF 00019000			2672	DC	XL16' FFFFFFFF0001	9000 000000380EEEEFA'	v3
2674 VRR_C VMLE, 2	UUUU39A8	UUUUUU38 UEEEEFA			2673				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$						VRR C	VMLE, 2		
000039B0 000039F0 2677+T70 DC A(X70) address of test routine 000039B4 0046 2678+ DC H' 70' test number 000039B6 00 2679+ DC X' 00' 000039B7 02 2680+ DC HL1' 2' m4 000039C0 00003428 2681+ DC CL8' VMLE' instruction name 000039C4 00003A38 2682+ DC A(RE70+16) address of v2 source 000039C8 00000010 2684+ DC A(16) result length 000039CC 00003A18 2685+REA70 DC A(RE70) result address					2675+	DS	OFD		
000039B4 0046 2678+ DC H'70' test number 000039B6 00 2679+ DC X'00' 000039B7 02 2680+ DC HL1'2' m4 000039B8 E5D4D3C5 40404040 2681+ DC CL8'VMLE' instruction name 000039C0 00003A28 2682+ DC A(RE70+16) address of v2 source 000039C4 00003A38 2683+ DC A(RE70+32) address of v3 source 000039CC 00003A18 2684+ DC A(16) result length 000039CC 00003A18 2685+REA70 DC A(RE70) result address			000039В0						
$\begin{array}{cccccccccccccccccccccccccccccccccccc$									
$\begin{array}{cccccccccccccccccccccccccccccccccccc$								test number	
000039B8 E5D4D3C5 40404040 2681+ DC CL8' VMLE' instruction name 000039C0 00003A28 2682+ DC A(RE70+16) address of v2 source 000039C4 00003A38 2683+ DC A(RE70+32) address of v3 source 000039C8 00000010 2684+ DC A(16) result length 000039CC 00003A18 2685+REA70 DC A(RE70) result address								m4	
000039C0 00003A28 2682+ DC A(RE70+16) address of v2 source 000039C4 00003A38 2683+ DC A(RE70+32) address of v3 source 000039C8 00000010 2684+ DC A(16) result length 000039CC 00003A18 2685+REA70 DC A(RE70) result address									
000039C4 00003A38 2683+ DC A(RE70+32) address of v3 source 000039C8 00000010 2684+ DC A(16) result length 000039CC 00003A18 2685+REA70 DC A(RE70) result address									
000039C8 00000010 2684+ DC A(16) result length 000039CC 00003A18 2685+REA70 DC A(RE70) result address	000039C4				2683+	DC	A(RE70+32)		
					2684+	DC	A(16)	result length	
000039D0 00000000 000000000 2686+ DS FD gap							A(RE70)		
	000039D0	0000000 00000000			2686+	DS	FU	gap	

XL16' FF01010202030328 0405053C0607073F'

 $\mathbf{v3}$

L_OC

000039D8

000039E0

000039E8

000039F0 000039F0

000039F6

000039FC

00003A02

00003A08

00003A0E

00003A14

00003A18

00003A18

00003A18

00003A20

00003A28

00003A30

00003A38

00003A40

00003A48

00003A48

00003A48

00003A4C

00003A4E

00003A4F

00003A50

00003A58

00003A5C

00003A60

00003A64

00003A68

00003A70

00003A78 00003A80

00003A88

00003A88

00003A8E

00003A94

00003A9A

00003AA0

00003AA6

00003AAC

00003AB0

00003AB0

00003AB0

00003AB8

00003AC0

00003AC8

00003AD0

00003AD8

07FB

00003A88

00003AC0

00003AD0

00000010

00003AB0

07FB

FF010102 02030328

0405053C 0607073F

2732

2733 2734 DC

VRR C VMLE, 2

0047

00

ASMA Ver. 0.7.0 zvector-e7-09-multiply

CL8' VMLE'

A(RE75+16)

A(RE75+32)

DC

DC

DC

2832+

2833+

2834 +

m4

instruction name

address of v2 source

address of v3 source

L_OC

00003BD0

00003BD6

00003BDC

00003BE0

00003BE0

00003BE0

00003BE8

00003BF0

00003BF8

00003C00

00003C08

00003C10

00003C10

00003C10

00003C14

00003C16

00003C17

00003C18

00003C20

00003C24

00003C28

00003C2C

00003C30

00003C38

00003C40

00003C48

00003C50

00003C50

00003C56

00003C5C

00003C62

00003C68

00003C6E

00003C74

00003C78

00003C78

00003C78

00003C80

00003C88

00003C90

00003C98

00003CA0

00003CA8

00003CA8

00003CA8

00003CAC

00003CAE

00003CAF

00003CB0

00003CB8

00003CBC

E5D4D3C5 40404040

00003D20

00003D30

ASMA Ver. 0.7.0 zvector-e7-09-multiply

ADDR1

00003D40

ADDR2

00000010

0000000

0000014

00000000

00003CD0

STM

2835+

2837+

2839+

2842+

2843+

2844+

2845+

2846+

2847+

2848+

2850+

2851

2852

2853

2854 2855

2856+

2857+

2859+

2860+

2861+

2862+

2863+

2864+

2865+

2867+

2869+

2872+

2873+

2874+

2875+

2876+

2877+

2878+

00000010

0000000

00000014

0000000

00003D68

2870+*

2866+REA76

2868+V1076

2858+T76

2849+RE75

2840+*

2841+X75

2836+REA75

2838+V1075

OBJECT CODE

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 3EA4

E760 5028 080E

00010003 050C1344

06D2FE70 90F71480

FF020304 05060750

090A0B0C 0D0E0F7F 00010102 02030328

0405053C 0607073F

E5D4D3C5 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 3EA4

E760 5028 080E

0000000 00000009

F6141E28 323C4920

FF020304 05060750

090A0B0C 0D0E0F7F

0000000 0000000A

07FB

00003D80

00003DB8

00003DC8

0000010

00003DA8

004C

00

03

07FB

00000010

00003D10

L_OC

00003CC0

00003CC4

00003CC8

00003CD0

00003CD8

00003CE0

00003CE8

00003CE8

00003CEE

00003CF4

00003CFA

00003D00

00003D06

00003D0C

00003D10

00003D10

00003D10

00003D18

00003D20

00003D28

00003D30

00003D38

00003D40

00003D40

00003D40

00003D44

00003D46

00003D47

00003D48

00003D50

00003D54

00003D58

00003D5C

00003D60

00003D68

00003D70

00003D78

00003D80 00003D80

00003D86

00003D8C

00003D92

00003D98

00003D9E

00003DA4

00003DA8

00003DA8

00003DA8

00003DB0 00003DB8

00003DC0

00003DC8

gap 2871+X76 DS 0F **LGF** R1, V2ADDR load v2 source

v22, 0(R1)use v22 to test decoder R1, V3ADDR load v3 source v23, 0(R1)use v23 to test decoder

test instruction (dest is a source) save v1 output

return

xl16 expected result

DC 0F 2879+RE76 2880 +DROP **R5**

V22, V1076

R11

V22, V22, V23, 3

A(16) A(RE75)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

V22, V1075

V22, V22, V23, 3

FD

FD

0F

R11

0F

R5

VRR_C VMLE, 3

USING *, R5

OFD

A(X76)

H' 76'

X' 00'

HL1'3'

A(16)

FD

FD

XL16

A(RE76)

CL8' VMLE'

A(RE76+16)

A(RE76+32)

XL16

DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

VMLE

VST

BR

DC

DC

DC

DC

DS

DC

DC

DC DC

DC

DC

DC

DC

DC

DS

DS

DS

VL

LGF

VL

VMLE

VST

BR

DROP

DC XL16' 000000000000000 F6141E28323C4920'

m4

gap

2881 result

2882 DC XL16' FF02030405060750 090A0B0C0D0E0F7F' v22883 DC XL16' 000000000000000 0101010F0101010F' $\mathbf{v3}$

		99-multiply					70 041 7070	13: 08: 01	rage	
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
0003DD0	0101010F 0101010F									
				2884	LIDD C	WAT O				
OOOODDO				2885		VMLE, 3				
0003DD8		OUUCOOO		2886+	DS	OFD * DF	hara fan kast data and d			
0003DD8	00002E10	00003DD8		2887+	USING		base for test data and t	est routif	ne	
0003DD8 0003DDC	00003E18			2888+T77 2889+	DC DC	A(X77) H' 77'	address of test routine			
0003DDE	004D 00			2890+	DC DC	N' 00'	test number			
0003DDE 0003DDF	03			2891+	DC	HL1'3'	m4			
0003DE0	E5D4D3C5 40404040			2892+	DC	CL8' VMLE'	instruction name			
0003DE8	00003E50			2893+	DC	A(RE77+16)	address of v2 source			
0003DEC	00003E60			2894+	DC	A(RE77+32)	address of v3 source			
0003DF0	00000010			2895+	DC	A(16)	result length			
0003DF4	00003E40			2896+REA77	DC	A(RE77)	result address			
0003DF8	00000000 00000000			2897+	DS	FD				
0003E00	00000000 00000000			2898+V1077	DS	XL16	gap V1 output			
0003E08	0000000 00000000									
0003E10	0000000 00000000			2899+	DS	FD	gap			
				2900+*						
0003E18				2901+X77	DS	OF				
0003E18	E310 5010 0014		0000010	2902+	LGF	R1, V2ADDR	load v2 source			
0003E1E	E761 0000 0806		00000000	2903+	VL	v22, 0(R1)	use v22 to test decoder			
0003E24	E310 5014 0014		0000014	2904+	LGF	R1, V3ADDR	load v3 source			
0003E2A	E771 0000 0806		00000000	2905+	VL_	v23, 0(R1)	use v23 to test decoder			
0003E30	E766 7000 3EA4			2906+	VMLE	V22, V22, V23, 3	test instruction (dest	is a source	ce)	
0003E36	E760 5028 080E		00003E00	2907+	VST	V22, V1077	save v1 output			
0003E3C	07FB			2908+	BR	R11	return			
0003E40				2909+RE77	DC	OF	xl16 expected result			
0003E40	0000191E ASCONEEE			2910+	DROP	R5	ODEEE 001C945060616771	magul+		
0003E40 0003E48	0009131E A8C3DFFE			2911	DC	ALIO UUU9131EA8C	C3DFFE 091C345060616771'	resul t		
0003E48	091C3450 60616771			2912	DC	VI 16' 000A0P0C0D0	DEOF7F FF02030405060750'	v2		
	090A0B0C 0D0E0F7F FF020304 05060750			2912	DC	ALIO USUAUBUCUDU	JEUF/F FFU2U3U4U3U6U/3U	VZ		
	0101010F 0101010F			2913	DC	XI 16' 0101010F010	01010F 000000000000000A'	v3		
	00000000 0000000A			2010	ЪС	ALIO OTOTOTOTO	710101 0000000000000000	VO		
				2914 2915 *						
						ctor Multiply Log				
				2917 *	- vec	ctor multiply Log	grear oud			
				2918 * Byte						
				2919 By CC	VRR C	VMLO , 0				
0003E70				2920+	DS DS	OFD OFD				
0003E70		00003E70		2921+	USING		base for test data and t	est routi	ne	
	00003EB0	00000_		2922+T78	DC	A(X78)	address of test routine		0	
0003E74	004E			2923+	DC	H' 78'	test number			
0003E76	00			2924+	DC	X' 00'				
0003E77	00			2925+	DC	HL1' 0'	m 4			
0003E78	E5D4D3D6 40404040			2926+	DC	CL8' VML0'	instruction name			
0003E80	00003EE8			2927+	DC	A(RE78+16)	address of v2 source			
0003E84	00003EF8			2928+	DC	A(RE78+32)	address of v3 source			
0003E88	00000010			2929+	DC	A(16)	result length			
0003E8C	00003ED8			2930+REA78	DC	A(RE78)	result address			
	0000000 00000000			2931+	DS	FD	gap V1 output			
				0000 TI40=0	D.C.					
0003E98	0000000 00000000			2932+V1078	DS	XL16	V1 output			
0003E98 0003EA0				2932+V1078 2933+	DS DS	XL16 FD	V1 output gap			

005	10.4	ω. Δ1	D	-
ひとう	13: (08: 01	Page	t

1903E08 2316 5010 0014 00000010 2936+ LGF R1, Y2ADDR load v2 source 1903E08 276 1000 0006 000000011 2938+ LGF R1, Y3ADDR load v3 source 1903E08 276 1000 00000000 2936+ LGF R1, Y3ADDR load v3 source 1903E08 276 1000 0000000000000000000000000000000	ASMA Ver.	0. 7. 0 zvector	r-e7-09-mul ti ply	7				26 Jul 2025	13: 08: 01	Page	64
1903 1903	LOC	OBJECT CODI	E ADDR1	ADDR2	STMI						
19003EPG 271 0000 8006 0000000000000000000000000	00003EB0				2935+X78						
1003ECE 2771 0000 806 0000000 2959+ VI. VII. VII. VII. VII. VII. VIII.	00003EB0 00003EB6					\mathbf{VL}					
1003ECE 760 5028 808C 00003E8 2940 VML VST	00003EBC 00003EC2										
1903EDB 1903	00003EC8 00003ECE	E766 7000 OEA5	5		2940+ 2941+	VML0 VST	V22, V22, V23, 0 V22, V1078	test instruction (dest		ce)	
0003500 00000000 0000007424 2945 DC XL16' 0000000000000071 00000000000000000000	00003ED4 00003ED8	07FB			2943+RE78	DC	OF				
D0035F8 FF000000 D000000FA D0000000 D0000000 D0000000000000	00003ED8							00271 00000000000F424'	result		
1003F08 1003	00003EE8	FF000000 00000	0019		2946	DC	XL16' FF000000000	00019 3800000000000FA'	v2		
1949 1970	00003EF8 00003F00	FF000000 00000	0019			DC	XL16' FF000000000	00019 3800000000000FA'	v3		
1003F08 00003F08 2951 + USING * R5 base for test data and test routine 2003F0C 2003F0C 2953 + DC 4(X79) test number 2003F0C 2003F0C 2954 + DC 4' 00' 2955 + DC HI.1' 0' m4 2003F0C 2955 + DC 4(RE79+16) address of v3 source 2003F0C 2003F0C 2958 + DC 4(RE79+18) address of v3 source 2003F0C 2959 + DC 4(RE79+32) address of v3 source 2003F0C 2000000 2955 + DC 4(RE79+32) address of v3 source 2003F0C 20000000 2960-REA79 DC 4(RE79+32) address of v3 source 2003F0C 20000000 2961 + DS FD 20000000 2961 + DS FD 200000000 2961 + DS FD 200000000 2961 + DS FD 200000000 2963 + DS FD 200000000 2963 + DS 2964 + DS 2	በበበበ3ድበይ				2949						
1003FQC 004F	00003F08		00003F08		2951+	USING	*, R 5			ne	
1003F0F 00	00003F0C	004F			2953+	DC	H' 79'				
DOOSF10 E5D4D3B6 4040404 2956+ DC CL8 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	00003F0E							m4			
D003F1C D0003F90 2958+	00003F10	E5D4D3D6 40404	1040		2956 +	DC	CL8' VML0'	instruction name			
D003F24 O0003F70 O000000 O0000000 O00000000	00003F1C	00003F90			2958 +	DC	A(RE79+32)	address of v3 source			
D003F30 D000000 D000000 D000000 D000000 D0003F30 D000000 D000000 D000000 D0003F30 D000000 D000000 D000000 D000000 D000000 D000000 D000000 D000000 D0000000 D00000000	00003F24	00003F70	0000		2960+REA79	DC	A(RE79)	result address			
DOOSF40 DOOO0000 DOOO0000 DOOO0000 DOOO0000 DOOO0000 DOOO0000 DOOO0000 DOOO0000 DOOO00000 DOOO000000 DOOO000000 DOOO000000 DOOO000000 DOOO000000 DOOO000000 DOOO0000000 DOOO0000000000	00003F30	00000000 00000	0000					V1 output			
D003F48	00003F38 00003F40					DS	FD	gap			
D003F4E E761 0000 0806 D0000000 2967+	00003F48	F310 5010 0014	1	00000010				load v2 source			
0003F5A E771 0000 0806 00000000 2969+	00003F4E	E761 0000 0800	3	00000000	2967+	VL	v22, 0(R1)	use v22 to test decoder			
0003F66 E760 5028 080E	00003F5A	E771 0000 0800	3		2969 +	VL	v23, 0(R1)				
2972+ BR R11 return 2973+RE79 DC OF xl 16 expected result 2973+RE79 DC OF xl 16 expected result 2974+ DR0P R5 2974+ DR0P R5 2975 DC XL 16 0004001000241900 0064384000B6FA09 result 2975 DC XL 16 FF02030405060750 090A0B780C0D0EFD v2 2976 DC XL 16 FF02030405060750 090A0B780C0D0EFD v2 2976 DC XL 16 FF02030405060750 090A0B780C0D0EFD v3 2977 DC XL 16 FF02030405060750 090A0B780D0E0FFD v3 2978 2979 VRR_C VML0, 0 2980+ DS OFD 0003FA0 00003FA0 00003FA0 2981+ USING *, R5 base for test data and test routine 2978 29	00003F60			00003E30					is a sour	ce)	
DROP R5 DROP R5 DC XL16' 0004001000241900 DC XL16' 0004001000241900 DC DC XL16' FF02030405060750 DC DC DC DC DC DC DC D	00003F6C			00000100	2972+	BR	R11	return			
0003F78	00003F70 00003F70 00003F70	00040010 00241	1900		2974+	DROP	R5	•	result		
0003F88	00003F78 00003F80	00643840 00B6I	FA09								
0003F98	00003F88 00003F90	090A0B78 0C0D0	DEFD								
0003FA0	00003F98				2978						
0003FA0 00003FA0 2981+ USING *, R5 base for test data and test routine	00003FA0										
	00003FA0 00003FA0	00003FE0	00003FA0		2981+	USING	*, R5			ne	

Dec Dec	ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					26 Jul 2025	13: 08: 01	Page	66
00004000 00000000 00000020 00000000 00000000	LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
0000408B FF000004 05000ETD 3036	000040A0							0320 000A0708000DFC03'	result		
	000040B0	FF020304 05060750			3036	DC	XL16' FF0203040506	0750 090A0B780C0D0EFD'	v2		
00004000	000040C0	FF000000 0000000A			3037	DC	XL16' FF00000000000	000A 0101010F010101FF'	v3		
00004000						od.					
0000400H0	000040D0				3040 3041+	VRR_C DS	OFD				
00004096 00	000040D0		000040D0		3043+T82	DC	A(X82)	address of test routine	test routi	1e	
00040108 E5040306 4044040 3047+ DC CL8 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	000040D6	00			3045+	DC	X' 00'				
0004016	000040D8	E5D4D3D6 40404040			3047+	DC	CL8' VML0'	instruction name			
000040EC 00004138 0000000 00000000 00000000 000000	000040E4	00004158			3049+	DC	A(RE82+32)	address of v3 source			
00004100 0000000	000040EC 000040F0	00004138 00000000 00000000			3051+REA82 3052+	DC DS	A(RE82) FD	result address			
00004110	00004100	0000000 00000000						V1 output			
00004110 E310 5010 0014 00000010 3057+ LGF R1, V2ADDR load v2 source 00004116 E761 0000 806 00000000 3058+ VL v22, 0(R1) use v22 to test decoder 00004122 E771 0000 806 0000000 3060+ VL v23, 0(R1) use v23 to test decoder 00004128 E766 7000 185 3061+ VML0 v22, V22, V23, 1 test instruction (dest is a source) 00004134 07FB 3063+ BR R1 return 00004138 3064+RE82 DC OF x116 expected result 0004138 00004138 3066+ DC XL16'0000000000000071 0000000000000000000000		0000000 00000000			3055+*			gap			
0000411C E310 5014 0014 0000014 3059+ LGF R1, V3ADDR load v3 source 0000412E E766 7000 1EA5 3060+ VL v23, O(R1) use v23 to test decoder 0000412E E766 7000 1EA5 3061+ VMO V22, V22, V23, 1 test instruction (dest is a source) 00004134 077B 3063+ BR R11 return 00004138 00000100 3064+RE82 DC 0F x116 expected result 00004138 0000000 0000271 3066 DC XL16'0000000000000271 000000000F15CC24' result 00004148 FFFF0000 0000000 0000019 3067 DC XL16'FFFF00000000000000000F15CC24' result 00004168 FFFF0000 00000019 3068 DC XL16'FFFF000000000000019 003800038000EFA' v3 00004168 00380003 8000EFA 3070+ VRR_C VML0, 1 NA 00004168 00004168 3072+ USING *, R5 base for test data and test routine 00004160 0053 <td>00004110</td> <td></td> <td></td> <td></td> <td>3057+</td> <td>LGF</td> <td>R1, V2ADDR</td> <td></td> <td></td> <td></td> <td></td>	00004110				3057+	LGF	R1, V2ADDR				
0000412E E760 5028 080E 000040F8 3062+ 3063+ 3063+ 3063+ 3063+ 3063+ 3063+ 3064+RE82 VST V22, V1082 save v1 output return 00004138 00004138 3064+RE82 DC OF x116 expected result 00004138 0000000 00000271 3066 DC XL16 000000000000000000000000000000000000	0000411C 00004122	E310 5014 0014 E771 0000 0806		0000014	3059+ 3060+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source			
00004138	0000412E	E760 5028 080E		000040F8	3062+	VST	V22, V1082	save v1 output	is a sour	ce)	
00004138 00000000 00000271 3066 DC XL16'000000000000000011 000000000000000000	00004138	U/FB			3064+RE82	DC	OF				
00004150	00004138 00004140	00000000 DF15CC24			3066	DC	XL16' 0000000000000				
00004160 00380003 8000EFA 3069 3070 VRR_C VML0, 1 00004168 3071+ DS 0FD 00004168 000041A8 3073+T83 DC A(X83) address of test routine 0000416C 0053 3074+ DC H'83' test number 0000416F 00 3075+ DC X'00' 0000416F 01 3076+ DC HL1'1' m4 00004170 E5D4D3D6 40404040 3077+ DC CL8'VML0' instruction name 00004170 E5D4D3D6 4004040 3078+ DC A(RE83+16) address of v2 source 00004170 000041F0 3079+ DC A(RE83+32) address of v3 source 00004180 00000010 3080+ DC A(16) result length 00004184 000041D0 3081+REA83 DC A(RE83) result address	00004150	00380000 1000EEFA									
3070 VRR_C VML0, 1						DC	ALIO FFFFUUUUUUUUU	JU19 UUS8UUUS8UUUEEFA	VS		
00004168 00004168 3072+ USING *, R5 base for test data and test routine 00004168 000041A8 3073+T83 DC A(X83) address of test routine 0000416C 0053 3074+ DC H' 83' test number 0000416E 00 3075+ DC X' 00' 0000416F 01 3076+ DC HL1' 1' m4 00004170 E5D4D3D6 40404040 3077+ DC CL8' VML0' instruction name 00004178 000041E0 3078+ DC A(RE83+16) address of v2 source 00004180 0000010 3080+ DC A(16) result length 00004184 000041D0 3081+REA83 DC A(RE83) result address	00004100				3070						
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00004168	000041A8	00004168		3072+	USING	*, R 5		test routi	ne	
00004170 E5D4D3D6 40404040 3077+ DC CL8' VML0' instruction name 00004178 000041E0 3078+ DC A(RE83+16) address of v2 source 0000417C 000041F0 3079+ DC A(RE83+32) address of v3 source 00004180 00000010 3080+ DC A(16) result length 00004184 000041D0 3081+REA83 DC A(RE83) result address	0000416C 0000416E	0053 00			3074+ 3075+	DC DC	H' 83' X' 00'	test number			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00004170	E5D4D3D6 40404040			3077+	DC	CL8' VML0'	instruction name			
00004184 000041D0 3081+REA83 DC A(RE83) result address	0000417C	000041F0			3079+	DC	A(RE83+32)	address of v3 source			
	00004184	000041D0			3081+REA83	DC	A(RE83)				

LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
004190	00000000 00000000			3083+V1083	DS	XL16	V1 output		
004198 0041A0	00000000 00000000 0000000 00000000			3084+	DS	FD	gan		
UUTIAU	0000000 0000000			3085+*	DЭ	T D	gap		
0041A8	T010 7010 0011		00000010	3086+X83	DS	OF			
0041A8 0041AE	E310 5010 0014 E761 0000 0806		00000010 00000000	3087+ 3088+	LGF	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
0041AE 0041B4	E310 5014 0014		0000000	3089+	VL LGF	R1, V3ADDR	load v3 source		
0041BA	E771 0000 0806		00000000	3090+	VL	v23, 0(R1)	use v23 to test decoder		
0041C0	E766 7000 1EA5		00004100	3091+	VMLO	V22, V22, V23, 1	test instruction (dest	is a source)	
0041C6 0041CC	E760 5028 080E 07FB		00004190	3092+ 3093+	VST BR	V22, V1083 R11	save v1 output return		
0041CC 0041D0	071·B			3094+RE83	DC	OF	xl16 expected result		
0041D0				3095+	DROP	R5		_	
0041D0	00091810 00357900			3096	DC	XL16' 000918100035'	7900 0083884000EFA309'	resul t	
0041D8 0041E0	00838840 00EFA309 FF020304 05060750			3097	DC	XI 16' FF0203040506	0750 090A0B780C0D0EFD'	v2	
0041E8	090A0B78 OCODOEFD			0007	ьс	ALIO 110200010000	ordo ddonobrodedboll b	₹ ₽	
0041F0	FF020304 05060750			3098	DC	XL16' FF0203040506	0750 090A0B780D0E0FFD'	v3	
0041F8	090A0B78 OD0E0FFD			2000					
				3099 3100	VRR C	VML0 , 1			
004200				3101+	DS	OFD			
004200	00004040	00004200		3102+	USING		base for test data and	test routine	
004200 004204	00004240 0054			3103+T84 3104+	DC DC	A(X84) H' 84'	address of test routine test number		
004204	0034			3105+	DC	X' 00'	test number		
004207	01			3106+	DC	HL1' 1'	m4		
004208	E5D4D3D6 40404040			3107+	DC	CL8' VML0'	instruction name		
004210 004214	00004278 00004288			3108+ 3109+	DC DC	A(RE84+16) A(RE84+32)	address of v2 source address of v3 source		
004218	00000010			3110+	DC	A(16)	result length		
	00004268			3111+REA84	DC	A(RE84)	result address		
004220 004228	00000000 00000000 0000000 00000000			3112+ 3113+V1084	DS DS	FD XL16	gap V1 output		
004230	0000000 0000000			3113+11004	טע	ALIU	VI Output		
004238	00000000 00000000			3114+	DS	FD	gap		
004949				3115+*	DC	OE.			
004240 004240	E310 5010 0014		00000010	3116+X84 3117+	DS LGF	OF R1, V2ADDR	load v2 source		
004246	E761 0000 0806		00000000	3118+	VL	v22, O(R1)	use v22 to test decoder		
00424C	E310 5014 0014		00000014	3119+	LGF	R1, V3ADDR	load v3 source		
004252 004258	E771 0000 0806 E766 7000 1EA5		0000000	3120+ 3121+	VL VMLO	v23, 0(R1) V22, V22, V23, 1	use v23 to test decoder test instruction (dest	is a source)	
00425E	E760 7000 TEAS E760 5028 080E		00004228	3122+	VNLO	V22, V1084	save v1 output	is a source)	
004264	07FB		0000 1000	3123+	BR	R11	return		
004268				3124+RE84	DC	OF	xl16 expected result		
004268 004268	00030A08 00171480			3125+ 3126	DROP DC	R5 XL16' 00030A080017	1480 003C08200077CA06'	resul t	
004200	003C0820 0077CA06			0120	ЪС	ALIU UUUUUAUUUU17	1100 000000000011CA00	1 CSu1 C	
004278	FF020304 05060750			3127	DC	XL16' FF0203040506	0750 090A0B780C0D0EFD'	v2	
004280	090A0B78 0C0D0EFD			2120	DC.	VI 16! EE0101000000	0990 0405059C060707EE!	***	
004288 004290	FF010102 02030328 0405053C 060707FE			3128	DC	ALIO FFUIUIUZUZUZU	0328 0405053C060707FE'	v3	
	TIOUTU OUT OUT OIL			3129					
				3130	VDD C	VMLO, 1			

00004328	0101010F	010101FF	
			3159
			3160 * Word
			3161
00004330			3162+
00004330		00004330	3163+

ADDR1

00004298

ADDR2

00000010

0000000

00000014

00000000

000042C0

00000000

0000014

00000000

STM

3131+

3132+

3134+

3135 +

3136+

3137+

3138+

3139 +

3140+

3142 +

3144+

3147+

3148+

3149+

3150+

3151+

3152+

3153+

3155 +

3156

3157

3158

3169+

3170+

3171+

3173 +

3179 +

3180+

3181 +

3172+REA86

3174+V1086

3154+RE85

3145+*

3146+X85

3141+REA85

3143+V1085

3133+T85

OFD

A(X85)

H' 85'

X' 00'

HL1'1'

A(16)

FD

FD

 $\mathbf{0F}$

R11

0F

R5

VRR_C VMLO, 2

OFD

FD

 $\mathbf{0F}$

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

XL16

A(RE85)

CL8' VML0'

A(RE85+16)

A(RE85+32)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)V22, V22, V23, 1

V22, V1085

USING *, R5

DS

DC

DC

DC

DC

DC

DC

DC

DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

VMLO

VST

BR

DC

DC

DC

DS

DS

DS

LGF

VL

LGF

VL

DROP

ASMA Ver. 0.7.0 zvector-e7-09-multiply

OBJECT CODE

E5D4D3D6 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 1EA5

E760 5028 080E

00000000 00004920

000C2408 001DEB03

FF020304 05060750

090A0B78 OCODOEFD

FF000000 0000000A

E5D4D3D6 40404040

0000000 00000000

0000000 00000000

0000000 00000000

E761 0000 0806

E771 0000 0806

07FB

00004370

000043A8

000043B8

00000010

00004398

0000437C E310 5014 0014

0056

00

02

000042D8

00004310

00004320

0000010

00004300

0055

00

01

L_OC

00004298

00004298

00004298

0000429C

0000429E

0000429F

000042A0

000042A8

000042AC

000042B0

000042B4

000042B8

000042C0

000042C8 000042D0

000042D8

000042D8

000042DE

000042E4

000042EA

000042F0

000042F6

000042FC

00004300

00004300

00004300

00004308

00004310

00004318

00004320

00004330

00004334

00004336

00004337

00004338

00004340

00004344 00004348

0000434C

00004350

00004358

00004360

00004376

00004382

3163+	USING	*, R 5
3164+T86	DC	A(X86)
3165+	DC	H' 86'
3166+	DC	X' 00'
3167+	DC	HL1' 2'
3168+	DC.	CLS' VM

DC	IILI ~	111.1
DC	CL8' VML0'	instruction name
DC	A(RE86+16)	address of v2 source
DC	A(RE86+32)	address of v3 source
DC	A(16)	result length
DC	A(RE86)	result address
DS	FD	gap
DS	XL16	Ĭ1 output

m4

gap

load v2 source

load v3 source

use v22 to test decoder

use v23 to test decoder

m4

gap

return

00004368	0000000 00000000		3175+
			3176+*
00004370			3177+X86
00004370	F310 5010 0014	0000010	3178⊥

ASMA Ver.	0. 7. 0 zvector- e7-0)9- mul ti pl y					26 Jul 2025	13: 08: 01 P	age	69
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00004388 0000438E	E766 7000 2EA5 E760 5028 080E		00004358	3182+ 3183+	VML0 VST	V22, V22, V23, 2 V22, V1086	test instruction (dest save v1 output	is a source)	
00004394 00004398	07FB		00001000	3184+ 3185+RE86	BR DC	R11 OF	return xl16 expected result			
00004398 00004398	00000002 71000000			3186+ 3187	DROP DC	R5 XL16' 000000027100	0000 0DF0123F4FEDCC24'	result		
000043A0 000043A8 000043B0	ODF0123F 4FEDCC24 FFFFFFFF 00019000 00000038 EEEEEEFA			3188	DC	XL16' FFFFFFFF0001	9000 00000038EEEEEFA'	v2		
000043B0 000043B8 000043C0	FFFFFFF 00019000 00000038 0EEEEEFA			3189	DC	XL16' FFFFFFFF0001	9000 000000380EEEEFA'	v3		
00004050				3190 3191		VML0, 2				
000043C8 000043C8	00004400	000043C8		3192+ 3193+	DS USING		base for test data and	test routine		
000043C8 000043CC	00004408 0057			3194+T87 3195+	DC DC	A(X87) H' 87'	address of test routine test number			
000043CE 000043CF 000043D0	00 02 E5D4D3D6 40404040			3196+ 3197+ 3198+	DC DC DC	X' 00' HL1' 2' CL8' VML0'	m4 instruction name			
000043D8 000043DC	00004440 00004450			3199+ 3200+	DC DC	A(RE87+16) A(RE87+32)	address of v2 source address of v3 source			
000043E0 000043E4 000043E8	00000010 00004430 00000000 00000000			3201+ 3202+REA87 3203+	DC DC DS	A(16) A(RE87) FD	result length result address gan			
000043F0 000043F8	0000000 0000000 0000000 0000000			3204+V1087	DS	XL16	gap V1 output			
00004400	0000000 00000000			3205+ 3206+*	DS	FD	gap			
00004408 00004408 0000440E	E310 5010 0014 E761 0000 0806		00000010 00000000	3207+X87 3208+ 3209+	DS LGF VL	OF R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
00004414 0000441A	E310 5014 0014 E771 0000 0806		00000014 00000000	3210+ 3211+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
00004420 00004426 0000442C	E766 7000 2EA5 E760 5028 080E 07FB		000043F0	3212+ 3213+ 3214+	VML0 VST	V22, V22, V23, 2 V22, V1087	test instruction (dest save v1 output return	is a source)	
0000442C 00004430 00004430	U/FB			3215+RE87 3216+	BR DC DROP	R11 OF R5	xl16 expected result			
00004430 00004438	00193C6D 77F57900 00AA6E58 98D42101			3217	DC	XL16' 00193C6D77F5	7900 00AA6E5898D42101'	result		
00004440 00004448	FF020304 05060750 090A0B0C 0D0E0F7F			3218	DC DC		0750 090A0B0C0D0E0F7F'	v2		
00004450 00004458	FF020304 05060750 090A0B78 0D0E0F7F			3219 3220	DC	AL10 FFU2U3U4U3U6	0750 090A0B780D0E0F7F'	v 3		
00004460				3221 3222+	DS _	VMLO, 2 OFD				
00004460 00004460	000044A0	00004460		3223+ 3224+T88	USI NG DC	A(X88)	base for test data and address of test routine	test routine		
00004464 00004466 00004467	0058 00 02			3225+ 3226+ 3227+	DC DC DC	H' 88' X' 00' HL1' 2'	test number m4			
00004468 00004470	E5D4D3D6 40404040 000044D8			3228+ 3229+	DC DC	CL8' VML0' A(RE88+16)	instruction name address of v2 source			
00004474	000044E8			3230+	DC	A(RE88+32)	address of v3 source			

XL16' FF02030405060750 090A0B0C0D0E0F7F'

XL16' FF0000000000000 0101010F0101010F'

v2

 $\mathbf{v3}$

L₀C

00004478

0000447C

00004480

00004488

00004490

00004498

000044A0

000044A0

000044A6

000044AC

000044B2

000044B8

000044BE

000044C4

000044C8

000044C8

000044C8

000044D0 000044D8

000044E0

000044E8

000044F0

000044F8

000044F8

000044F8

000044FC

000044FE

000044FF

00004500

00004508

0000450C 00004510

00004514

00004518

00004520

00004528

00004530

00004538

00004538

0000453E

00004544

0000454A

00004550

00004556

0000455C

00004560

00004560

00004560

00004568 00004570

00004578

00004580

00000010

000044C8

07FB

00004538

00004570

00004580

0000010

00004560

07FB

FF020304 05060750

090A0B0C 0D0E0F7F

FF000000 0000000A

3278

3279

DC

DC

0059

00

ASMA Vor	0. 7. 0 zvector- e7-	NO multinly	,				26 Jul 2025 13: 08: 01 Page 71
		2 0					20 Jul 2023 13. 08. 01 Tage 71
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00004588	0101010F 0101010F						
				3280	_		
				3281 * Double		VMT O 2	
00004590				3282 3283+	VKK_C DS	VMLO, 3 OFD	
00004590		00004590		3284+	USING		base for test data and test routine
00004590	000045D0			3285+T90	DC	A(X90)	address of test routine
00004594 00004596	005A 00			3286+ 3287+	DC DC	H' 90' X' 00'	test number
00004597	03			3288+	DC DC	HL1'3'	m4
00004598	E5D4D3D6 40404040			3289+	DC	CL8' VML0'	instruction name
000045A0	00004608			3290+	DC	A(RE90+16)	address of v2 source
000045A4 000045A8	00004618 00000010			3291+ 3292+	DC DC	A(RE90+32) A(16)	address of v3 source
000045AC	0000010 000045F8			3293+REA90	DC	A(RE90)	result length result address
000045B0	0000000 00000000			3294+	DS	FD	gap
000045B8	00000000 00000000			3295+V1090	DS	XL16	V1 output
000045C0 000045C8	00000000 00000000 0000000 00000000			3296+	DS	FD	ran .
00004500	00000000 00000000			3297+*	DS	10	gap
000045D0				3298+X90	DS	0F	
000045D0	E310 5010 0014		00000010	3299+	LGF	R1, V2ADDR	load v2 source
000045D6 000045DC	E761 0000 0806 E310 5014 0014		00000000 0000014	3300+ 3301+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source
000045E2	E771 0000 0806		00000000	3302+	VL	v23, 0(R1)	use v23 to test decoder
000045E8	E766 7000 3EA5			3303+	VMLO	V22, V22, V23, 3	test instruction (dest is a source)
000045EE 000045F4	E760 5028 080E 07FB		000045B8	3304+ 3305+	VST BR	V22, V1090 R11	save v1 output
000045F4 000045F8	U/FD			3306+RE90	DC	OF	return xl16 expected result
000045F8				3307+	DROP	R 5	
000045F8	00000000 00000C77			3308	DC	XL16' 000000000000	0C77 96789F9F4FEDCC24' result
00004600 00004608	96789F9F 4FEDCC24 FFFFFFF 00019000			3309	DC	XI 16' FFFFFFFF0001	9000 00000038EEEEEEFA' v2
00004608	00000038 EEEEEEFA			3303	ьс	ALIO TITTITITOUUI	JOOU GOOGGEEEEEFA VE
00004618	FFFFFFF 00019000			3310	DC	XL16' FFFFFFFF0001	9000 000000380EEEEFA' v3
00004620	00000038 OEEEEFA			9911			
				3311 3312	VRR C	VML0, 3	
00004628				3313+	DS	OFD	
00004628	00004000	00004628		3314+	USING		base for test data and test routine
00004628 0000462C	00004668 005B			3315+T91 3316+	DC DC	A(X91) H' 91'	address of test routine test number
0000462E	0000			3317+	DC	X' 00'	cest number
0000462F	03			3318+	DC	HL1' 3'	m4
00004630 00004638	E5D4D3D6 40404040			3319+ 3320+	DC DC	CL8' VML0'	instruction name address of v2 source
00004638 0000463C	000046A0 000046B0			3321+	DC DC	A(RE91+16) A(RE91+32)	address of v2 source address of v3 source
00004640	0000010			3322+	DC	A(16)	result length
00004644	00004690			3323+REA91	DC	A(RE91)	result address
00004648 00004650	00000000 00000000 0000000 00000000			3324+ 3325+V1091	DS DS	FD XL16	gap V1 output
00004658	0000000 0000000			00%0 F 1 1 U U I	טע	ALIU	VI oucput
00004660	00000000 00000000			3326+	DS	FD	gap
00004668				3327+* 3328+X91	DS	0F	
00004668	E310 5010 0014		0000010	3329+	LGF	R1, V2ADDR	load v2 source
3000100			0000010				

base for test data and test routine

address of test routine

test number

m4

L₀C

ASMA Ver. 0.7.0 zvector-e7-09-multiply

ADDR1

000046C0

00004758

ADDR2

00000000

00000014

0000000

00004650

STM

3330+

3331+

3332+

3333+

3334+

3335 +

3337+

3338

3339

3340

3341 3342

3343+

3344+

3346+

3347+

3348+

3349+

3350 +

3351+

3352+

3354+

3356+

3359+

3360+

3361+

3362+

3363+

3364+ 3365+

3367 +

3368

3369

3370

3371 3372

3373+

3374+

3376+

3377+

3378+

3375+T93

3366+RE92

00000010

0000000

00000014

0000000

000046E8

3357+*

3358+X92

3353+REA92

3355+V1092

3345+T92

3336+RE91

VL

LGF

VL

VST

BR

DC

DC

DC

DC

DS

DC

DC

DC

DC

DC

DC

DC

DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

VST

BR

DC

DC

DC

DC

DS

DC

DC

DC

DC

USING *, R5

A(X93)

H' 93'

X' 00'

HL1'3'

OBJECT CODE

E310 5014 0014

E771 0000 0806

E766 7000 3EA5

E760 5028 080E

0051B52F 8692B4F6

152B55D4 98D42101

FF020304 05060750

090A0B0C 0D0E0F7F

01020304 05060750

090A0B78 0D0E0F7F

E5D4D3D6 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 3EA5

E760 5028 080E

0024558D B838C862

B47CD8D5 FF5B4941 FF020304 05060750

090A0B0C 0D0E0F7F

00010102 02030328

0405053C 0607073F

00004798

005D

00

03

07FB

00004700

00004738

00004748

00000010

00004728

005C

00

03

000046D0

000046D4

000046D8

000046DC

000046E0

000046E8

000046F0

000046F8

00004700

00004700

00004706

0000470C

00004712

00004718

0000471E

00004724

00004728

00004728

00004728

00004730

00004738

00004740

00004748

00004750

00004758

00004758

00004758

0000475C

0000475E

0000475F

07FB

E310 5010 0014

E310 5014 0014

E771 0000 0806

E766 7000 3EA5

E760 5028 080E

0009131E A8C3DFFE

091C3450 60616771

FF020304 05060750

090A0B0C 0D0E0F7F 0000000 0000000A

0101010F 0101010F

E5D4D3D6 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 3EA5

E760 5028 080E

0000000 00000009

F6141E28 323C4920

07FB

00004830

00004868

00004878

0000010

00004858

005E

00

03

07FB

E761 0000 0806

00004798

00004798

0000479E

000047A4

000047AA

000047B0

000047B6

000047BC

000047C0

000047C0

000047C0

000047C8 000047D0

000047D8

000047E0

000047E8

000047F0

000047F0

000047F0

000047F4

000047F6

000047F7

000047F8

00004800

00004804

00004808

0000480C

00004810

00004818

00004820

00004828

00004830

00004830

00004836

0000483C

00004842

00004848

0000484E

00004854

00004858

00004858

00004858

00004860

ASMA Ver. 0.7.0 zvector-e7-09-multiply

3391+

3392+

3393 +

3394+

3395+

3397 +

3398

3399

3400

3411+

3412+

3414+

3416+

3420+

3421+

3422+

3423+

3424+

3425+

3427 +

3428

3426+RE94

00000010

0000000

00000014

00000000

00004818

3415+V1094

3396+RE93

STM

3379 +

3380 +

3381+

3382+

3384+

3383+REA93

ADDR2

00000010

0000000

0000014

00000000

00004780

000047F0

3388+X93 DS 3389 +3390+

R1, V2ADDR **LGF** VL v22, 0(R1)**LGF** VL

DC

DC

DC

DC

DC

DS

DS

DS

DC

DC

DC

DC

DROP

R1, V3ADDR v23, 0(R1)V22, V22, V23, 3 **VMLO** V22, V1093 **VST** BR

CL8' VML0'

A(RE93+16)

A(RE93+32)

A(16)

FD

FD

 $\mathbf{0F}$

R5

XL16

A(RE93)

R11 0F

return

xl16 expected result

XL16' FF02030405060750 090A0B0C0D0E0F7F'

XL16' 000000000000000 0101010F0101010F'

gap

3401 3402 VRR_C VMLO, 3 3403+ **OFD** DS USING *, R5 3404+

A(X94) 3405+T94 DC 3406+ DC H' 94' 3407+ DC X' 00' 3408+

DC HL1'3' CL8' VML0' 3409 +DC 3410+

DS

A(RE94+16) DC DC A(RE94+32)A(16) DC 3413+REA94 DC A(RE94)

DS FD DS **XL16**

FD

R5

gap

m4

3417+* 3418+X94 DS 0F **LGF** R1, V2ADDR 3419+

> v22, 0(R1)VL LGF R1, V3ADDR VL v23, 0(R1)**VMLO**

> > **VST**

BR

DC

DC

DROP

V22, V22, V23, 3 V22, V1094 **R11** 0F

use v23 to test decoder test instruction (dest is a source)

save v1 output return

xl16 expected result

XL16' 000000000000000 F6141E28323C4920'

result

ASMA Ver.	0. 7. 0 zvector- e7- 0	9- mul ti pl y					26 Jul 2025	13: 08: 01	Page	74
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00004868 00004870	090A0B0C 0D0E0F7F FF020304 05060750			3429	DC	XL16' 090A0B0C0D0E	OF7F FF02030405060750'	v2		
00004878 00004880	0101010F 0101010F 00000000 0000000A			3430	DC	XL16' 0101010F01010	D10F 000000000000000A'	v 3		
				3431						
				3433 * VME 3434 *		ctor Multiply Even				
				3435 * Byte 3436		VME, 0				
00004888 00004888		00004888		3437+ 3438+	DS USING	0FD * D5	base for test data and	tost mouti	no	
00004888	000048C8	00004000		3439+T95	DC	A(X95)	address of test routine	test Touti	iie	
0000488C	005F			3440+	DC	H' 95'	test number			
0000488E 0000488F	00 00			3441+ 3442+	DC DC	X' 00' HL1' 0'	A			
00004886	E5D4C540 40404040			3442+ 3443+	DC DC	CL8' VME'	m4 instruction name			
00004898	00004900			3444+	DC	A(RE95+16)	address of v2 source			
0000489C	00004910			3445+	DC	A(RE95+32)	address of v3 source			
000048A0 000048A4	00000010 000048F0			3446+ 3447+REA95	DC DC	A(16) A(RE95)	result length result address			
000048A4 000048A8	000048F0			3448+	DS DS	FD				
000048B0	0000000 00000000			3449+V1095	DS	XL16	gap V1 output			
000048B8	00000000 00000000			0.470	D.C.	TIP				
000048C0	00000000 00000000			3450+ 3451+*	DS	FD	gap			
000048C8 000048C8	E310 5010 0014		00000010	3452+X95 3453+	DS LGF	OF R1, V2ADDR	load v2 source			
000048CE	E761 0000 0806		00000010		VL	v22, 0(R1)	use v22 to test decoder			
000048D4	E310 5014 0014		0000014	3455+	LGF	R1, V3ADDR	load v3 source			
000048DA	E771 0000 0806		0000000		VL	v23, 0(R1)	use v23 to test decoder			
000048E0 000048E6	E766 7000 0EA6 E760 5028 080E		000048B0	3457+	VME VST	V22, V22, V23, 0 V22, V1095	test instruction (dest	is a sour	ce)	
000048EC	07FB		000046В0	3459+	BR	R11	save v1 output return			
000048F0	0.72			3460+RE95	DC	0F	xl16 expected result			
000048F0	00040000 0000000			3461+		R5				
000048F0 000048F8	00010000 00000000 0C400000 00000000			3462	DC	XL16' 0001000000000	0000 0C400000000000000'	resul t		
00004900	FF000000 00000019			3463	DC	XL16' FF00000000000	0019 3800000000000FA'	v2		
00004908 00004910	38000000 000000FA FF000000 00000019			3464	DC	XL16' FF00000000000	0019 3800000000000FA'	v3		
00004918	38000000 000000FA									
				3465	UDD C	WE O				
00004920				3466 3467+	VRR_C DS	VME, O OFD				
00004920		00004920		3468+	USI NG		base for test data and	test routi	ne	
00004920	00004960			3469+T96	DC	A(X96)	address of test routine			
00004924	0060			3470+	DC	H' 96'	test number			
00004926 00004927	00			3471+ 3472+	DC DC	X' 00' HL1' 0'	m4			
00004927	E5D4C540 40404040			3472+ 3473+	DC	CL8' VME'	instruction name			
00004930	00004998			3474+	DC	A(RE96+16)	address of v2 source			
00004934	000049A8			3475+	DC	A(RE96+32)	address of v3 source			
00004938 0000493C	00000010 00004988			3476+ 3477+REA96	DC DC	A(16) A(RE96)	result length result address			
00004930	00004988			3477+REA90 3478+	DS DS	FD	gap			
							O I			

ANDIVIN VCI.	0. 7. 0 zvector- e7- ()9-multiply					26 Jul 2025	13: 08: 01 Page	75
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
00004948 00004950	0000000 0000000 0000000 0000000			3479+V1096	DS	XL16	V1 output		
00004958	00000000 00000000			3480+ 3481+*	DS	FD	gap		
00004960				3482+X96	DS	0F			
00004960	E310 5010 0014		00000010	3483+	LGF	R1, V2ADDR	load v2 source		
00004966	E761 0000 0806		00000000	3484+	VL	v22, 0(R1)	use v22 to test decoder		
0000496C	E310 5014 0014		00000014	3485+	LGF	R1, V3ADDR	load v3 source		
00004972	E771 0000 0806		0000000	3486+	VL	v23, 0(R1)	use v23 to test decoder		
00004978	E766 7000 0EA6		00004040	3487+	VME	V22, V22, V23, 0	test instruction (dest	is a source)	
0000497E	E760 5028 080E 07FB		00004948	3488+	VST	V22, V1096	save v1 output		
00004984 00004988	U/FD			3489+ 3490+RE96	BR DC	R11 0F	return		
00004988				3491+	DROP	R5	xl16 expected result		
00004988	00010009 00190031			3492	DC		0031 00510079009C00D2'	resul t	
00004988	00510079 009C00D2			3432	ьс	AL10 0001000900190	0031 00310073009C00D2	1 esui t	
00004998	FF020304 05060750			3493	DC	XL16' FF02030405060	0750 090A0B780C0D0EFD'	v2	
000049A0	090A0B78 0C0D0EFD			0100	ъс	ALIO 1102000100000	7700 OOONOD7OOCODOLI D	₹ ≈	
000049A8	FF020304 05060750			3494	DC	XL16' FF02030405060	0750 090A0B780D0E0FFD'	v3	
000049B0	090A0B78			0101	20	11210 110700010000		,,,	
	000110210 02020112			3495					
				3496	VRR_C	VME, 0			
000049B8				3497+	DS _	OFD			
000049B8		000049B8		3498+	USING	*, R 5	base for test data and	test routine	
000049B8	000049F8			3499+T97	DC	A(X97)	address of test routine		
000049BC	0061			3500+	DC	H' 97'	test number		
000049BE	00			3501+	DC	X' 00'			
000049BF	00			3502+	DC	HL1'0'	m4		
000049C0	E5D4C540 40404040			3503+	DC		instruction name		
000049C8	00004A30			3504+	DC	A(RE97+16)	address of v2 source		
000049CC	00004A40			3505+	DC	A(RE97+32)	address of v3 source		
	00000010			3506+	DC	A(16)	result length		
000049D4	00004A20			3507+REA97	DC	A(RE97)	result address		
000049D8	00000000 00000000			3508+	DS	FD	gap V1 output		
000049E0	00000000 00000000			3509+V1097	DS	XL16	vi output		
000049E8 000049F0	00000000 00000000 00000000 00000000			3510+	DS	FD	dan		
000049F0	0000000 0000000			3510+ 3511+*	אמ	ΓD	gap		
000049F8				3512+X97	DS	0F			
000049F8	E210 5010 0014		00000010			O1	1 1 0		
	E.3.10 2010 0014			3513+	I CF	R1 V2ADDR	Load v2 source		
	E310 5010 0014 E761 0000 0806			3513+ 3514+	LGF VI.	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
000049FE	E761 0000 0806		0000000	3514+	VL	v22, 0(R1)	use v22 to test decoder		
000049FE 00004A04	E761 0000 0806 E310 5014 0014		00000000 0000014	3514+ 3515+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
000049FE	E761 0000 0806		0000000	3514+	VL LGF VL	v22, 0(R1) R1, V3ADDR v23, 0(R1)	use v22 to test decoder load v3 source use v23 to test decoder		
000049FE 00004A04 00004A0A	E761 0000 0806 E310 5014 0014 E771 0000 0806		00000000 0000014	3514+ 3515+ 3516+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
000049FE 00004A04 00004A0A 00004A10	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EA6		0000000 0000014 0000000	3514+ 3515+ 3516+ 3517+	VL LGF VL VME VST BR	v22, 0(R1) R1, V3ADDR v23, 0(R1) V22, V22, V23, 0 V22, V1097 R11	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest		
000049FE 00004A04 00004A0A 00004A10 00004A1C 00004A20	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EA6 E760 5028 080E		0000000 0000014 0000000	3514+ 3515+ 3516+ 3517+ 3518+	VL LGF VL VME VST BR DC	v22, 0(R1) R1, V3ADDR v23, 0(R1) V22, V22, V23, 0 V22, V1097 R11 OF	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output		
000049FE 00004A04 00004A0A 00004A10 00004A16 00004A1C 00004A20 00004A20	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EA6 E760 5028 080E 07FB		0000000 0000014 0000000	3514+ 3515+ 3516+ 3517+ 3518+ 3519+ 3520+RE97 3521+	VL LGF VL VME VST BR DC DROP	v22, 0(R1) R1, V3ADDR v23, 0(R1) V22, V22, V23, 0 V22, V1097 R11 OF R5	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return x116 expected result	is a source)	
000049FE 00004A04 00004A0A 00004A10 00004A16 00004A1C 00004A20 00004A20 00004A20	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EA6 E760 5028 080E 07FB		0000000 0000014 0000000	3514+ 3515+ 3516+ 3517+ 3518+ 3519+ 3520+RE97	VL LGF VL VME VST BR DC	v22, 0(R1) R1, V3ADDR v23, 0(R1) V22, V22, V23, 0 V22, V1097 R11 OF R5	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return		
000049FE 00004A04 00004A0A 00004A10 00004A16 00004A1C 00004A20 00004A20 00004A20	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EA6 E760 5028 080E 07FB		0000000 0000014 0000000	3514+ 3515+ 3516+ 3517+ 3518+ 3519+ 3520+RE97 3521+ 3522	VL LGF VL VME VST BR DC DROP DC	v22, 0(R1) R1, V3ADDR v23, 0(R1) V22, V22, V23, 0 V22, V1097 R11 OF R5 XL16' 00010003000A0	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return x116 expected result	is a source)	
000049FE 00004A04 00004A0A 00004A10 00004A16 00004A20 00004A20 00004A20 00004A20 00004A20	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EA6 E760 5028 080E 07FB 00010003 000A0015 00240037 00480062 FF020304 05060750		0000000 0000014 0000000	3514+ 3515+ 3516+ 3517+ 3518+ 3519+ 3520+RE97 3521+	VL LGF VL VME VST BR DC DROP	v22, 0(R1) R1, V3ADDR v23, 0(R1) V22, V22, V23, 0 V22, V1097 R11 OF R5 XL16' 00010003000A0	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return x116 expected result	is a source)	
000049FE 00004A0A 00004A10 00004A16 00004A1C 00004A20 00004A20 00004A20 00004A28 00004A30 00004A38	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EA6 E760 5028 080E 07FB 00010003 000A0015 00240037 00480062 FF020304 05060750 090A0B78 0C0D0EFD		0000000 0000014 0000000	3514+ 3515+ 3516+ 3517+ 3518+ 3519+ 3520+RE97 3521+ 3522	VL LGF VL VME VST BR DC DROP DC	v22, 0(R1) R1, V3ADDR v23, 0(R1) V22, V22, V23, 0 V22, V1097 R11 OF R5 XL16' 00010003000A0 XL16' FF02030405060	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return x116 expected result 0015 0024003700480062' 0750 090A0B780C0D0EFD'	is a source) result v2	
000049FE 00004A0A 00004A10 00004A16 00004A1C 00004A20 00004A20 00004A20 00004A20 00004A30 00004A38 00004A40	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EA6 E760 5028 080E 07FB 00010003 000A0015 00240037 00480062 FF020304 05060750 090A0B78 0C0D0EFD FF010102 02030328		0000000 0000014 0000000	3514+ 3515+ 3516+ 3517+ 3518+ 3519+ 3520+RE97 3521+ 3522	VL LGF VL VME VST BR DC DROP DC	v22, 0(R1) R1, V3ADDR v23, 0(R1) V22, V22, V23, 0 V22, V1097 R11 OF R5 XL16' 00010003000A0 XL16' FF02030405060	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return x116 expected result	is a source)	
000049FE 00004A0A 00004A10 00004A16 00004A1C 00004A20 00004A20 00004A20 00004A28 00004A30 00004A38	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EA6 E760 5028 080E 07FB 00010003 000A0015 00240037 00480062 FF020304 05060750 090A0B78 0C0D0EFD		0000000 0000014 0000000	3514+ 3515+ 3516+ 3517+ 3518+ 3519+ 3520+RE97 3521+ 3522 3523	VL LGF VL VME VST BR DC DROP DC	v22, 0(R1) R1, V3ADDR v23, 0(R1) V22, V22, V23, 0 V22, V1097 R11 OF R5 XL16' 00010003000A0 XL16' FF02030405060	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return x116 expected result 0015 0024003700480062' 0750 090A0B780C0D0EFD'	is a source) result v2	
000049FE 00004A0A 00004A10 00004A16 00004A1C 00004A20 00004A20 00004A20 00004A20 00004A30 00004A38 00004A40	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EA6 E760 5028 080E 07FB 00010003 000A0015 00240037 00480062 FF020304 05060750 090A0B78 0C0D0EFD FF010102 02030328		0000000 0000014 0000000	3514+ 3515+ 3516+ 3517+ 3518+ 3519+ 3520+RE97 3521+ 3522 3523	VL LGF VL VME VST BR DC DROP DC DC	v22, 0(R1) R1, V3ADDR v23, 0(R1) V22, V22, V23, 0 V22, V1097 R11 OF R5 XL16' 00010003000AC XL16' FF0203040506C XL16' FF0101020203C	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return x116 expected result 0015 0024003700480062' 0750 090A0B780C0D0EFD'	is a source) result v2	
000049FE 00004A0A 00004A10 00004A16 00004A1C 00004A20 00004A20 00004A20 00004A28 00004A30 00004A38	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EA6 E760 5028 080E 07FB 00010003 000A0015 00240037 00480062 FF020304 05060750 090A0B78 0C0D0EFD FF010102 02030328		0000000 0000014 0000000	3514+ 3515+ 3516+ 3517+ 3518+ 3519+ 3520+RE97 3521+ 3522 3523	VL LGF VL VME VST BR DC DROP DC	v22, 0(R1) R1, V3ADDR v23, 0(R1) V22, V22, V23, 0 V22, V1097 R11 OF R5 XL16' 00010003000AC XL16' FF0203040506C XL16' FF0101020203C	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return x116 expected result 0015 0024003700480062' 0750 090A0B780C0D0EFD'	is a source) result v2	

ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					26 Jul 2025	13: 08: 01	Page	76
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00004A50 00004A50		00004A50		3527+ 3528+	DS USING		base for test data and t	test routin	e	
00004A50 00004A54 00004A56	00004A90 0062 00			3529+T98 3530+ 3531+	DC DC DC	A(X98) H' 98' X' 00'	address of test routine test number			
00004A57 00004A58 00004A60	00 E5D4C540 40404040 00004AC8			3532+ 3533+ 3534+	DC DC DC	HL1' 0' CL8' VME' A(RE98+16)	m4 instruction name address of v2 source			
00004A64 00004A68 00004A6C	00004AD8 00000010 00004AB8			3535+ 3536+ 3537+REA98	DC DC DC	A(RE98+32) A(16) A(RE98)	address of v3 source result length result address			
00004A70 00004A78 00004A80	00000000 00000000 00000000 00000000 000000			3538+ 3539+V1098	DS DS	FD XL16	gap V1 output			
00004A88 00004A90	00000000 00000000			3540+ 3541+* 3542+X98	DS DS	FD OF	gap			
00004A90 00004A96 00004A9C	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	3543+ 3544+ 3545+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source			
00004AA2 00004AA8 00004AAE	E771 0000 0806 E766 7000 0EA6 E760 5028 080E		00000000 00004A78	3546+ 3547+ 3548+	VL VME VST	v23, 0(R1) V22, V22, V23, 0 V22, V1098	use v23 to test decoder test instruction (dest save v1 output	is a sourc	e)	
00004AB4 00004AB8 00004AB8	07FB			3549+ 3550+RE98 3551+	BR DC DROP	R11 OF R5	return xl 16 expected result			
00004AB8 00004AC0 00004AC8	00010000 00000000 0009000B 000C000E FF020304 05060750			3552 3553	DC DC	XL16' 000100000000	0000 0009000B000C000E' 0750 090A0B780C0D0EFD'	resul t v2		
00004AD0 00004AD8 00004AE0	090A0B78 0C0D0EFD FF000000 0000000A 0101010F 010101FF			3554	DC			v3		
OOOO4AEO	Oldidion oldidin			3555 3556 * Hal fwo: 3557		VME, 1				
00004AE8 00004AE8 00004AE8	00004B28	00004AE8		3558+ 3559+ 3560+T99	DS USING DC	OFD	base for test data and taddress of test routine	test routin	e	
00004AEC 00004AEE 00004AEF	0063 00 01			3561+ 3562+ 3563+	DC DC DC	H' 99' X' 00' HL1' 1'	test number			
00004AF0 00004AF8 00004AFC	E5D4C540 40404040 00004B60 00004B70			3564+ 3565+ 3566+	DC DC DC	CL8' VME' A(RE99+16) A(RE99+32)	instruction name address of v2 source address of v3 source			
00004R1C 00004B00 00004B04 00004B08	00000010 00004B50 00000000 00000000			3567+ 3568+REA99 3569+	DC DC DS	A(16) A(RE99) FD	result length result address			
00004B08 00004B10 00004B18 00004B20	0000000 0000000 00000000 0000000 0000000			3570+V1099 3571+	DS DS	XL16 FD	gap V1 output			
00004B28			0000010	3572+* 3573+X99	DS	0F	gap			
00004B28 00004B2E 00004B34	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	3576+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source			
00004B3A	E771 0000 0806		0000000	3577+	VL	v23, 0(R1)	use v23 to test decoder			

ASMA Ver. 0.7.0 zvector-e7-09-multiply

ADDR1

00004B80

00004C18

ADDR2

00004B10

STM

3578+

3579+

3580+

3582 +

3583

3584

3585

3586 3587

3588+

3589+ 3590+T100

3591 +

3592+

3593+

3594+

3595+

3596+

3597+

3599 +

3601+

3604+

3605+

3606+

3607+

3608 +

3609+

3610+

3612+

3613

3614

3615

3616 3617

3618+

3619+

3621+

3622+

3623+

3624+

3625 +

3626 +

3620+T101

3611+RE100

00000010

0000000

00000014

00000000

00004BA8

3602+* 3603+X100

3598+REA100

3600+V10100

3581+RE99

VME

VST

BR

DC

DC

DC

DC

DS

DC

DC

DC

DC

DC

DC

DC

DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VME

VST

BR

DC

DC

DC

DC

DS

DC

DC

DC

DC

DC

DC

DC

DROP

VL

DROP

V22, V22, V23, 1

V22, V1099

R11

0F

R5

VRR_C VME, 1

USING *, R5

OFD

A(X100)

H' 100'

HL1'1'

A(16)

FD

FD

0F

R11

0F

R5

VRR C VME, 1

USING *, R5

OFD

A(X101)

H' 101'

HL1'1'

CL8' VME'

A(RE101+16)

A(RE101+32)

X' 00'

XL16

CL8' VME'

A(RE100)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

V22, V10100

V22, V22, V23, 1

A(RE100+16)

A(RE100+32)

m4

test number

instruction name

address of v2 source

address of v3 source

m4

X' 00'

OBJECT CODE

00000001 00000000

00000C40 F8000000

FFFF0000 00000019

00380000 1000EEFA

FFFF0000 00000019

00380003 8000EEFA

E5D4C540 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 1EA6

E760 5028 080E

0000FC04 00193C24

0051B464 009D51B6

FF020304 05060750

090A0B78 OCODOEFD

FF020304 05060750

090A0B78 OD0E0FFD

E5D4C540 40404040

07FB

00004C58

00004C90

00004CA0

0065

00

01

00004BC0

00004BF8

00004C08

00000010

00004BE8

0064

00

01

E766 7000 1EA6

E760 5028 080E

07FB

L₀C

00004B40

00004B46

00004B4C

00004B50

00004B50

00004B50

00004B58

00004B60

00004B68

00004B70

00004B78

00004B80

00004B80

00004B80

00004B84

00004B86

00004B87

00004B88

00004B90

00004B94

00004B98

00004B9C

00004BA0

00004BA8 00004BB0

00004BB8

00004BC0

00004BC0

00004BC6

00004BCC

00004BD2

00004BD8

00004BDE

00004BE4

00004BE8

00004BE8

00004BE8

00004BF0

00004BF8

00004C00

00004C08

00004C10

00004C18

00004C18

00004C18

00004C1C

00004C1E

00004C1F

00004C20

00004C28

00004C2C

25	13:	08: 01	Page	

ASMA Ver.	0. 7. 0 zvector- e7-0	9- multiply					26 Jul 2025	13: 08: 01 Page 78	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00004C30	00000010			3627+	DC	A(16)	result length		
00004C34	00004C80			3628+REA101	DC	A(RE101)	result address		
00004C38 00004C40	00000000 00000000			3629+	DS DS	FD XL16	gap V1 output		
00004C40 00004C48	00000000 00000000 0000000 00000000			3630+V10101	אס	ALIO	vi output		
00004C48	0000000 0000000			3631+	DS	FD	gan		
00004030	0000000 00000000			3632+*	טע	ΓD	gap		
00004C58				3633+X101	DS	0F			
00004C58	E310 5010 0014		00000010	3634+	LGF	R1, V2ADDR	load v2 source		
00004C5E	E761 0000 0806		00000000	3635+	VL	v22, 0(R1)	use v22 to test decoder		
00004C64	E310 5014 0014		0000014	3636+	LGF	R1, V3ÀDDR	load v3 source		
00004C6A	E771 0000 0806		00000000	3637+	VL	v23, 0(R1)	use v23 to test decoder		
00004C70	E766 7000 1EA6			3638+	VME	V22, V22, V23, 1	test instruction (dest	is a source)	
00004C76	E760 5028 080E		00004C40	3639+	VST	V22, V10101	save v1 output		
00004C7C	07FB			3640+	BR	R11	return		
00004C80				3641+RE101	DC	OF	xl16 expected result		
00004C80 00004C80	0000FD02 000A1B12			3642+ 3643	DROP DC	R5	1B12 002455320048A25B'	resul t	
00004C80 00004C88	00245532 0048A25B			3043	DC	ALIO UUUUFDUZUUUA.	ID12 002455520046A25D	resurt	
00004C88	FF020304 05060750			3644	DC	XI 16' FF02030405060	0750 090A0B780C0D0EFD'	v2	
00004C98	090A0B78 OCODOEFD			0011	DC	ALIO 110200040000	O'OO OOONOD! OOCODOE! D	₹ ₩	
00004CA0	FF010102 02030328			3645	DC	XL16' FF01010202030	0328 0405053C060707FE'	v 3	
00004CA8	0405053C 060707FE								
				3646					
				3647		VME, 1			
00004CB0				3648+	DS	OFD			
00004CB0		00004CB0		3649+	USING		base for test data and		
00004CB0	00004CF0			3650+T102	DC	A(X102)	address of test routine		
00004CB4	0066			3651+	DC	H' 102'	test number		
00004CB6 00004CB7	00 01			3652+ 3653+	DC DC	X' 00' HL1' 1'	•••A		
00004CB7	E5D4C540 40404040			3654+	DC DC	CL8' VME'	m4 instruction name		
00004CB0	00004D28			3655+	DC	A(RE102+16)	address of v2 source		
00004CC4	00004D38			3656+	DC	A(RE102+32)	address of v3 source		
00004CC8	00000010			3657+	DC	A(16)	result length		
00004CCC	00004D18			3658+REA102	DC	A(RE102)	result address		
00004CD0	0000000 00000000			3659+	DS	FD	gap		
00004CD8	00000000 00000000			3660+V10102	DS	XL16	gap V1 output		
00004CE0	0000000 00000000								
00004CE8	00000000 00000000			3661+	DS	FD	gap		
00004650				3662+*	nc	0E			
00004CF0 00004CF0	E310 5010 0014		00000010	3663+X102 3664+	DS LGF	OF R1, V2ADDR	load v2 source		
00004CF0 00004CF6	E761 0000 0806		00000010	3665+	VL	v22, 0(R1)	use v22 to test decoder		
00004CFC	E310 5014 0014		0000000	3666+	LGF	R1, V3ADDR	load v3 source		
00004CFC	E771 0000 0806		00000014	3667+	VL	v23, 0(R1)	use v23 to test decoder		
00004D08	E766 7000 1EA6			3668+	VME	V22, V22, V23, 1	test instruction (dest	is a source)	
00004D0E	E760 5028 080E		00004CD8	3669+	VST	V22, V10102	save v1 output		
00004D14	07FB			3670+	BR	R11	return		
00004D18				3671+RE102	DC	OF	xl16 expected result		
00004D18				3672+	DROP	R5		•	
00004D18	0000FE00 00000000			3673	DC	XL16' 0000FE000000	0000 0009130A000C190D'	resul t	
00004D20	0009130A 000C190D			0074	DC.	VI 101 EE00000 405004	OTEO OOO LOBTOOCOROTER!	0	
00004D28	FF020304 05060750			3674	DC	AL10 FFUZU3U4U5U60	0750 090A0B780C0D0EFD'	v2	
00004D30 00004D38	090A0B78			3675	DC	YI 16' FENNANANANA	000A 0101010F010101FF'	v3	
00004030	TTOUUUU UUUUUUA			3073	DC	VEIO LLOOOOOOOOOO	OUDA UIUIUIUFUIUIUIFF	VJ	

ASMA Vor	0. 7. 0 zvector- e7- 0	9 ₋ multinly					26 Jul 2025 13: 08: 01 Page 79
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			20 Jul 2023 13. 08. 01 Tage 73
		AUUKI	ADDKZ	SIMI			
00004D40	0101010F 010101FF			3676			
				3677 * Word	IIDD G	TRE 0	
00004D48				3678 3679+	VRR_C DS	VME, 2 OFD	
00004D48	00004000	00004D48		3680+	USING	*, R 5	base for test data and test routine
00004D48 00004D4C	00004D88 0067			3681+T103 3682+	DC DC	A(X103) H' 103'	address of test routine test number
00004D4E	00			3683+	DC	X' 00'	
00004D4F 00004D50	02 E5D4C540 40404040			3684+ 3685+	DC DC	HL1'2' CL8'VME'	m4 instruction name
00004D58	00004DC0			3686+	DC	A(RE103+16)	address of v2 source
00004D5C 00004D60	00004DD0 00000010			3687+ 3688+	DC DC	A(RE103+32) A(16)	address of v3 source result length
00004D64	00004DB0			3689+REA103	DC	A(RE103)	result address
00004D68 00004D70	00000000 00000000 00000000 00000000			3690+ 3691+V10103	DS DS	FD XL16	gap V1 output
00004D78	0000000 00000000						
00004D80	0000000 00000000			3692+ 3693+*	DS	FD	gap
00004D88	E010 5010 0014		00000010	3694+X103	DS	OF	1 - 1 - 0
00004D88 00004D8E	E310 5010 0014 E761 0000 0806		00000010 00000000	3695+ 3696+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
00004D94	E310 5014 0014		00000014	3697+	LGF	R1, V3ADDR	load v3 source
00004D9A 00004DA0	E771 0000 0806 E766 7000 2EA6		0000000	3698+ 3699+	VL VME	v23, 0(R1) V22, V22, V23, 2	use v23 to test decoder test instruction (dest is a source)
00004DA6	E760 5028 080E		00004D70	3700+ 3701+	VST	V22, V10103	save v1 output
00004DAC 00004DB0	07FB			3701+ 3702+RE103	BR DC	R11 OF	return xl16 expected result
00004DB0 00004DB0	0000000 00000001			3703+ 3704	DROP DC	R5	0001 000000000000C40' result
00004DB8	0000000 00000C40				-		
00004DC0 00004DC8	FFFFFFF 00019000 00000038 EEEEEEFA			3705	DC	XL16' FFFFFFF0001	9000 00000038EEEEEFA' v2
00004DD0	FFFFFFF 00019000			3706	DC	XL16' FFFFFFFF0001	9000 000000380EEEEFA' v3
00004DD8	00000038 OEEEEEFA			3707			
				3708		VME, 2	
00004DE0 00004DE0		00004DE0		3709+ 3710+	DS USING	OFD *. R5	base for test data and test routine
00004DE0	00004E20	3333122		3711+T104	DC	A(X104)	address of test routine
00004DE4 00004DE6	0068 00			3712+ 3713+	DC DC	H' 104' X' 00'	test number
00004DE7	02			3714+	DC	HL1' 2'	m4
00004DE8 00004DF0	E5D4C540 40404040 00004E58			3715+ 3716+	DC DC	CL8' VME' A(RE104+16)	instruction name address of v2 source
00004DF4	00004E68			3717+	DC	A(RE104+32)	address of v3 source
00004DF8 00004DFC	00000010 00004E48			3718+ 3719+REA104	DC DC	A(16) A(RE104)	result length result address
00004E00	00000000 00000000			3720+	DS	FD	gap V1 output
00004E08 00004E10	00000000 00000000 0000000 00000000			3721+V10104	DS	XL16	vi output
00004E18	00000000 00000000			3722+ 3723+*	DS	FD	gap
00004E20				3724+X104	DS	0F	
00004E20	E310 5010 0014		00000010	3725+	LGF	R1, V2ADDR	load v2 source

ASMA Ver.	0. 7. 0 zvector-e7-	09-mul ti pl y					26 Jul 2025	13: 08: 01 I	Page	80
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00004E90	E701 0000 0000		0000000	0700.	X/T	00 0(D1)				
00004E26 00004E2C	E761 0000 0806 E310 5014 0014		00000000 0000014	3726+ 3727+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00004E32	E771 0000 0806		0000000	3728+	VL	v23, 0(R1)	use v23 to test decoder			
00004E38 00004E3E	E766 7000 2EA6 E760 5028 080E		00004E08	3729+ 3730+	VME VST	V22, V22, V23, 2 V22, V10104	test instruction (dest save v1 output	is a source	e)	
00004E44	07FB		00001100	3731+	BR	R11	return			
00004E48 00004E48				3732+RE104 3733+	DC DROP	OF R5	xl16 expected result			
00004E48	FFFF0004 0C191810			3734	DC		1810 0051B52F85A6B1A0'	resul t		
00004E50	0051B52F 85A6B1A0			0707	D.C.	WI 401 TD00000407004	272 202420222002222	0		
00004E58 00004E60	FF020304 05060750 090A0B0C 0D0E0F7F			3735	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	v2		
00004E68 00004E70	01020304 05060750 090A0B78 0D0E0F7F			3736	DC	XL16' 0102030405060	0750 090A0B780D0E0F7F'	v3		
				3737	LIDD C	The o				
00004E78				3738 3739+	VRR_C DS	VME, 2 OFD				
00004E78		00004E78		3740+	USING	*, R5	base for test data and		9	
00004E78 00004E7C	00004EB8 0069			3741+T105 3742+	DC DC	A(X105) H' 105'	address of test routine test number			
00004E7C	0003			3743+	DC	X' 00'	test number			
00004E7F	02			3744+	DC	HL1' 2'	m4			
00004E80 00004E88	E5D4C540 40404040 00004EF0			3745+ 3746+	DC DC	CL8' VME' A(RE105+16)	instruction name address of v2 source			
00004E8C	00004F00			3747+	DC	A(RE105+32)	address of v3 source			
00004E90 00004E94	00000010 00004EE0			3748+ 3749+REA105	DC DC	A(16) A(RE105)	result length result address			
00004E98	0000000 0000000			3750+	DS	FD	gap			
00004EA0 00004EA8	00000000 00000000 0000000 00000000			3751+V10105	DS	XL16	V1 output			
00004EA0	00000000 00000000			3752+ 3753+*	DS	FD	gap			
00004EB8				3754+X105	DS	0F				
00004EB8 00004EBE	E310 5010 0014 E761 0000 0806		00000010 00000000	3755+ 3756+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
00004EC4	E310 5014 0014		0000014	3757+	LGF	R1, V3ADDR	load v3 source			
00004ECA 00004ED0	E771 0000 0806 E766 7000 2EA6		0000000	3758+ 3759+	VL VME	v23, 0(R1) V22, V22, V23, 2	use v23 to test decoder test instruction (dest	is a soumo	~)	
00004ED0	E760 7000 ZEA0 E760 5028 080E		00004EA0	3760+	VIVIE	V22, V10105	save v1 output	is a source	=)	
00004EDC	07FB			3761+	BR	R11	return			
00004EE0 00004EE0				3762+RE105 3763+	DC DROP	OF R5	xl16 expected result			
00004EE0 00004EE8	FFFFFF01 030B0A08 0024558D B7CDD2D0			3764	DC		DA08 0024558DB7CDD2D0'	resul t		
00004EF0 00004EF8	FF020304 05060750 090A0B0C 0D0E0F7F			3765	DC		O750 O90A0B0C0D0E0F7F'	v2		
00004F00 00004F08	00010102 02030328 0405053C 0607073F			3766	DC	XL16' 0001010202030	0328 0405053C0607073F'	v3		
UUUU4FUO	1010030 00070735			3767 3768	VRR_C	VMF 2				
00004F10				3769+	DS _	OFD				
00004F10 00004F10	00004F50	00004F10		3770+ 3771+T106	USI NG DC	*, R5 A(X106)	base for test data and address of test routine		9	
00004F10	00004F30 006A			3772+	DC	H' 106'	test number			
00004F16	00			3773+	DC	X' 00'				
00004F17	02			3774+	DC	HL1' 2'	m4			

ASMA Ver. 0.7.0 zvector-e7-09-multiply

ADDR1

ADDR2

00000010

0000000

0000014

00000000

00004F38

0000010

00000000

00000014

0000000

00004FD0

STM

3775+

3776+

3777+

3778+

3780+

3782+

3785+

3786+

3787+

3788+

3789+

3790+

3791+

3793 +

3794

3795

3796

3797

3799

3800+

3792+RE106

3798 * Doubleword

3783+* 3784+X106

3779+REA106

3781+V10106

OBJECT CODE

E5D4C540 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 2EA6

E760 5028 080E

0000000 00000000

0009131E A8ADB1B4

FF020304 05060750

090A0B0C 0D0E0F7F

0000000 0000000A

0101010F 0101010F

07FB

006B

00005010

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 3EA6

E760 5028 080E

0000000 00000000

07FB

00

03

00004F88

00004F98

0000010

00004F78

L₀C

00004F18

00004F20

00004F24

00004F28

00004F2C

00004F30

00004F38

00004F40

00004F48

00004F50

00004F50

00004F56

00004F5C

00004F62

00004F68

00004F6E

00004F74

00004F78

00004F78

00004F78

00004F80

00004F88

00004F90

00004F98

00004FA0

00004FA8

00004FA8

00004FA8

00004FAC

00004FAE

00004FAF

00004FB0

00004FB8

00004FBC

00004FC0

00004FC4

00004FC8

00004FD0

00004FD8

00004FE0

00004FE8

00004FE8

00004FEE

00004FF4

00004FFA

00005000

00005006

0000500C

00005010

00005010

00005010

DC A(RE107+16) A(RE107+32) DC DC 3809+ A(16) 3810+REA107 A(RE107) DC DS 3811+ FD 3812+V10107 DS **XL16**

CL8' VME'

A(RE106)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

V22, V10106

V22, V22, V23, 2

A(16)

FD

FD

 $\mathbf{0F}$

R11

0F

R5

VRR_C VME, 3

USING *, R5

OFD

A(X107)

H' 107'

HL1'3'

CL8' VME'

X' 00'

XL16

A(RE106+16)

A(RE106+32)

DC

DC

DC

DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

VME

VST

BR

DC

DC

DC

DC

DS

DC

DC

DC

DC

DC

DROP

gap

m4

gap

3813+ DS FD 3814+* 3815+X107 DS $\mathbf{0F}$ **LGF** R1, V2ADDR 3816+ load v2 source 3817+ v22, 0(R1)use v22 to test decoder VL R1, V3ADDR 3818+ **LGF** load v3 source 3819+ VL v23, 0(R1)use v23 to test decoder V22, V22, V23, 3 3820+ **VME** test instruction (dest is a source) V22, V10107 save v1 output 3821+ **VST R11** 3822 +BR return 3823+RE107 DC 0F xl16 expected result **DROP R5** 3824+ XL16' 000000000000000 FFFCE00271000000' 3825 DC result

ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					26 Jul 2025	13: 08: 01	Page	82
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00005018 00005020	FFFCE002 71000000 FFFFFFF 00019000			3826	DC	XL16' FFFFFFFF00019	9000 00000038EEEEEFA'	v2		
00005028 00005030 00005038	00000038 EEEEEEFA FFFFFFFF 00019000 00000038 OEEEEEFA			3827	DC	XL16' FFFFFFFF00019	9000 000000380EEEEFA'	v3		
00005040 00005040		00005040		3828 3829 3830+ 3831+	DS USING		base for test data and t	test routin	e	
00005040 00005044 00005046	00005080 006C 00			3832+T108 3833+ 3834+	DC DC DC	A(X108) H' 108' X' 00'	address of test routine test number			
00005047 00005048	03 E5D4C540 40404040			3835+ 3836+	DC DC	HL1'3' CL8'VME'	m4 instruction name			
00005050 00005054 00005058	000050B8 000050C8 00000010			3837+ 3838+ 3839+	DC DC DC	A(RE108+16) A(RE108+32) A(16)	address of v2 source address of v3 source result length			
0000505C 00005060 00005068	000050A8 00000000 00000000 00000000 00000000			3840+REA108 3841+ 3842+V10108	DC DS DS	A(RE108) FD XL16	result address gap V1 output			
00005070 00005078	00000000 00000000 00000000 00000000			3843+ 3844+*	DS	FD	gap			
00005080 00005086 00005086 00005092	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		00000010 00000000 00000014 00000000	3845+X108 3846+ 3847+ 3848+ 3849+	DS LGF VL LGF VL	OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder	•	- >	
00005098 0000509E 000050A4 000050A8	E766 7000 3EA6 E760 5028 080E 07FB		00005068	3850+ 3851+ 3852+ 3853+RE108	VME VST BR DC	V22, V22, V23, 3 V22, V10108 R11 OF	test instruction (dest save v1 output return x116 expected result	is a source	e)	
000050A8 000050A8 000050B0	FFFF0004 0C192C46 69B556ED 77F57900			3854+ 3855	DROP DC	R5 XL16' FFFF00040C192	2C46 69B556ED77F57900'	resul t		
000050B8 000050C0	FF020304 05060750 090A0B0C 0D0E0F7F			3856	DC DC		0750 090A0B0C0D0E0F7F'	v2		
000050C8 000050D0	01020304 05060750 090A0B78 0D0E0F7F			3857 3858	DC	XL16 0102030405060	0750 090A0B780D0E0F7F'	v3		
000050D8		00005000		3859 3860+	DS	VME, 3 OFD	has for that data as I	hook west!		
000050D8 000050D8 000050DC	00005118 006D	000050D8		3861+ 3862+T109 3863+	USING DC DC	ж, ко А(X109) Н' 109'	base for test data and taddress of test routine test number	test routino	е	
000050DE 000050DF 000050E0	00 03 E5D4C540 40404040			3864+ 3865+ 3866+	DC DC DC	X' 00' HL1' 3' CL8' VME'	m4 instruction name			
000050E8 000050EC	00005150 00005160			3867+ 3868+	DC DC	A(RE109+16) A(RE109+32)	address of v2 source address of v3 source			
000050F0 000050F4 000050F8	00000010 00005140 00000000 00000000			3869+ 3870+REA109 3871+	DC DC DS	A(16) A(RE109) FD	result length result address gap			
00005100 00005108 00005110	00000000 00000000 00000000 00000000 000000			3872+V10109 3873+	DS DS	XL16 FD	gap V1 output gap			

ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					26 Jul 2025 13: 08: 01 Page 84
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0000520C 0000520E	006F 00			3923+ 3924+	DC DC	H' 111' X' 00'	test number
0000520F 00005210	03 E5D4C540 40404040			3925+ 3926+	DC DC	HL1'3' CL8'VME'	m4 instruction name
00005218 0000521C				3927+ 3928+	DC DC	A(RE111+16) A(RE111+32)	address of v2 source address of v3 source
00005220 00005224				3929+ 3930+REA111	DC DC	A(16) A(RE111)	result length result address
00005228 00005230 00005238	00000000 00000000 00000000 00000000 000000			3931+ 3932+V10111	DS DS	FD XL16	gap V1 output
00005240	00000000 00000000			3933+ 3934+*	DS	FD	gap
00005248	T040 7040 0044		00000010	3935+X111	DS	OF	
00005248 0000524E 00005254	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	3936+ 3937+ 3938+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source
0000525A	E771 0000 0806		00000000	3939+	VL	v23, 0(R1)	use v23 to test decoder
00005260 00005266	E766 7000 3EA6 E760 5028 080E		00005230	3940+ 3941+	VME VST	V22, V22, V23, 3 V22, V10111	test instruction (dest is a source) save v1 output
0000526C	07FB			3942+	BR	R11	return
00005270 00005270				3943+RE111 3944+	DC DROP	OF R5	xl16 expected result
00005270	0009131E A8C3DFFE			3945	DC		DFFE 091C345060616771' result
00005278 00005280	091C3450 60616771 090A0B0C 0D0E0F7F			3946	DC	XL16' 090A0B0C0D0E	0F7F FF02030405060750' v2
00005288 00005290 00005298	FF020304 05060750 0101010F 0101010F 00000000 0000000A			3947	DC	XL16' 0101010F0101	010F 00000000000000A' v3
				3948 3949 *			
				3950 * VMD	- Ve	ctor Multiply Odd	
				3952 * Byte 3953		VMD, 0	
000052A0				3954+	DS	OFD	
000052A0	00005950	000052A0		3955+	USING		base for test data and test routine
000052A0 000052A4	000052E0 0070			3956+T112 3957+	DC DC	A(X112) H' 112'	address of test routine test number
000052A4	00			3958+	DC	X' 00'	COSC MAINSON
000052A7	00			3959+	DC	HL1' 0'	m4
000052A8	E5D4D640 40404040			3960+	DC	CL8' VMO'	instruction name
000052B0 000052B4	00005318 00005328			3961+ 3962+	DC DC	A(RE112+16) A(RE112+32)	address of v2 source address of v3 source
000052B8	00000010			3962+ 3963+	DC DC	A(RE112+32) A(16)	result length
000052BC	00005308			3964+REA112	DC	A(RE112)	result address
000052C0	00000000 00000000			3965+	DS	FD	gap V1 output
000052C8	00000000 00000000			3966+V10112	DS	XL16	V1 output
000052D0 000052D8	00000000 00000000 0000000 00000000			3967+	DS	FD	gap
0000000				3968+*	2.5	_ 2	0"r
000052E0				3969+X112	DS	0F	
000052E0	E310 5010 0014		00000010	3970+	LGF	R1, V2ADDR	load v2 source
000052E6 000052EC	E761 0000 0806 E310 5014 0014		00000000 0000014	3971+ 3972+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source
000052F2	E771 0000 0806		00000014	3973+	VL	v23, 0(R1)	use v23 to test decoder
						, , ,	

A(RE114+16)

A(RE114+32)

address of v2 source

address of v3 source

DC

DC

4021+

4022+

000053E0

000053E4

00005448

 $\mathbf{v3}$

XL16' FF0000000000000 0101010F010101FF'

4071

FF000000 0000000A

000054F0

DC

	0. 7. 0 zvector-e7-0	9- mui ti pi y					26 Jul 2025 13:08:	01 Page	87
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00054F8	0101010F 010101FF								
				4072					
				4073 * Hal fwo					
				4074	VRR_C				
0005500				4075+	DS	OFD		_	
0005500	00007740	00005500		4076+	USING		base for test data and test ro	utine	
	00005540			4077+T116	DC	A(X116)	address of test routine		
	0074			4078+	DC	H' 116'	test number		
	00 01			4079+ 4080+	DC DC	X' 00' HL1' 1'	m4		
00005507 00005508	E5D4D640 40404040			4080+ 4081+	DC DC	CL8' VMD'	instruction name		
	00005578			4082+	DC	A(RE116+16)	address of v2 source		
	00005588			4083+	DC	A(RE116+10) A(RE116+32)	address of v2 source		
	00000010			4084+	DC	A(16)	result length		
	00005568			4085+REA116	DC	A(RE116)	result address		
	00000000 00000000			4086+	DS	FD			
	00000000 00000000			4087+V10116	DS	XL16	gap V1 output		
	0000000 00000000						•		
0005538	0000000 00000000			4088+	DS	FD	gap		
				4089+*					
0005540				4090+X116	DS	OF			
	E310 5010 0014		00000010	4091+	LGF	R1, V2ADDR	load v2 source		
	E761 0000 0806		00000000	4092+	VL	v22, 0(R1)	use v22 to test decoder		
	E310 5014 0014		00000014	4093+	LGF	R1, V3ADDR	load v3 source		
	E771 0000 0806		0000000	4094+	VL	v23, 0(R1)	use v23 to test decoder		
	E766 7000 1EA7		00005599	4095+	VMD	V22, V22, V23, 1	test instruction (dest is a s	ource)	
)000555E)0005564	E760 5028 080E 07FB		00005528	4096+ 4097+	VST BR	V22, V10116 R11	save v1 output return		
0005568	U/FB			4098+RE116	DC DC	OF	xl16 expected result		
0005568				4099+	DROP	R5	xi io expected result		
	0000000 00000271			4100	DC		0271 000000000121CC24' result		
	00000000 0121CC24			1100	DC	ALIO UUUUUUUUUU	icsuit		
	FFFF0000 00000019			4101	DC	XL16' FFFF000000000	0019 003800001000EEFA' v2		
	00380000 1000EEFA								
	FFFF0000 00000019			4102	DC	XL16' FFFF000000000	0019 003800038000EEFA' v3		
0005590	00380003 8000EEFA								
				4103					
				4104	VRR_C				
0005598				4105+	DS	OFD			
00005598	00007770	00005598		4106+	USING		base for test data and test ro	utine	
	000055D8			4107+T117		A(X117)	address of test routine		
	0075 00			4108+ 4109+	DC DC	H' 117'	test number		
	01			4109+ 4110+	DC DC	X' 00' HL1' 1'	m4		
	E5D4D640 40404040			4111+	DC	CL8' VMD'	instruction name		
	00005610			4112+	DC	A(RE117+16)	address of v2 source		
	00005620			4113+	DC	A(RE117+32)	address of v3 source		
	00000010			4114+	DC	A(16)	result length		
	00005600			4115+REA117	DC	A(RE117)	result address		
	0000000 00000000			4116+	DS	FD			
00055B8	0000000 00000000			4117+V10117	DS	XL16	gap V1 output		
00055C0							=		
000055C0 000055C8	0000000 00000000								
000055C0 000055C8				4118+	DS	FD	gap		
000055C0 000055C8 000055D0	0000000 00000000			4119+*			gap		
00055C0 00055C8 00055D0	0000000 00000000		00000010		DS	FD OF R1, V2ADDR	gap load v2 source		

DC

DC

DC

H' 119'

X' 00'

HL1' 1'

test number

m4

4168+

4169+

4170 +

000056CC

000056CE

000056CF

0077

00

4219+RE120

4220+ 4221 DC

DC

DROP

0F

R5

xl16 expected result

resul t

XL16' 0000000271000000 FF0123454FEDCC24'

000057C8

000057C8

000057C8

ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					26 Jul 2025	13: 08: 01	Page	90
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000057D0 000057D8 000057E0	FF012345 4FEDCC24 FFFFFFFF 00019000 00000038 EEEEEEFA			4222	DC	XL16' FFFFFFFF00019	0000 00000038EEEEEEFA'	v2		
000057E8 000057F0	FFFFFFF 00019000 00000038 0EEEEFA			4223	DC	XL16' FFFFFFFF00019	0000 000000380EEEEFA'	v3		
				4224 4225		VMD, 2				
000057F8				4226+	DS	OFD				
000057F8 000057F8 000057FC	00005838 0079	000057F8		4227+ 4228+T121 4229+	USI NG DC DC	A(X121) H' 121'	base for test data and address of test routine test number		ne	
000057FE 000057FF 00005800	00 02 E5D4D640 40404040			4230+ 4231+ 4232+	DC DC DC	X' 00' HL1' 2' CL8' VMO'	m4 instruction name			
00005808 0000580C	00005870 00005880			4233+ 4234+	DC DC	A(RE121+16) A(RE121+32)	address of v2 source address of v3 source			
00005810 00005814	00000010 00005860			4235+ 4236+REA121	DC DC	A(16) A(RE121)	result length result address			
00005818 00005820 00005828	00000000 00000000 00000000 00000000 000000			4237+ 4238+V10121	DS DS	FD XL16	gap V1 output			
00005830	0000000 0000000			4239+ 4240+*	DS	FD	gap			
00005838 00005838	E310 5010 0014		00000010	4241+X121 4242+	DS LGF	OF R1, V2ADDR	load v2 source			
0000583E	E761 0000 0806		00000000	4243+	VL	v22, O(R1)	use v22 to test decoder			
00005844 0000584A 00005850	E310 5014 0014 E771 0000 0806 E766 7000 2EA7		$00000014 \\ 00000000$	4244+ 4245+ 4246+	LGF VL VMD	R1, V3ADDR v23, O(R1) V22, V22, V23, 2	load v3 source use v23 to test decoder	is a soun	-a)	
00005856 0000585C	E760 7000 ZEA7 E760 5028 080E 07FB		00005820	4247+ 4248+	VST BR	V22, V10121 R11	test instruction (dest save v1 output return	is a sour	ce)	
00005860				4249+RE121	DC	0F	xl16 expected result			
00005860 00005860 00005868	00193C6D 77F57900 00AA6E58 98D42101			4250+ 4251	DROP DC	R5 XL16' 00193C6D77F57	7900 00AA6E5898D42101'	resul t		
00005870 00005878	FF020304 05060750 090A0B0C 0D0E0F7F			4252	DC		0750 090A0B0C0D0E0F7F'	v2		
00005880 00005888	FF020304 05060750 090A0B78 0D0E0F7F			4253 4254	DC	XL16 FF02030405060	0750 090A0B780D0E0F7F'	v3		
00005890				4254 4255 4256+	VRR_C DS	VMD, 2 OFD				
00005890 00005890	000058D0	00005890		4257+ 4258+T122	USI NG DC		base for test data and address of test routine		ne	
00005894 00005896	007A 00			4259+ 4260+	DC DC	H' 122' X' 00'	test number			
00005897	02			4261+	DC	HL1' 2'	m4			
00005898 000058A0 000058A4	E5D4D640 40404040 00005908 00005918			4262+ 4263+ 4264+	DC DC DC	CL8' VMD' A(RE122+16) A(RE122+32)	instruction name address of v2 source address of v3 source			
000058A8 000058AC	00000010 000058F8			4265+ 4266+REA122	DC DC	A(16) A(RE122)	result length result address			
000058B0 000058B8 000058C0	00000000 00000000 00000000 00000000 000000			4267+ 4268+V10122	DS DS	FD XL16	gap V1 output			
000058C8	00000000 00000000			4269+	DS	FD	gap			

ASWA ver.	0. 7. 0 zvector- e / - 0	9-muitipiy					26 Jul 2025	13: 08: 01 Page	91
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
000058D0				4270+* 4271+X122	DS	OF			
000058D0	E310 5010 0014		00000010	4271+X122 4272+	LGF	R1, V2ADDR	load v2 source		
000058D6	E761 0000 0806		00000000	4273+	VL	v22, 0(R1)	use v22 to test decoder		
000058DC	E310 5014 0014		0000014	4274+	LGF	R1, V3ADDR	load v3 source		
000058E2	E771 0000 0806		0000000	4275+	VL	v23, 0(R1)	use v23 to test decoder		
000058E8	E766 7000 2EA7			4276+	VMD	V22, V22, V23, 2	test instruction (dest	is a source)	
000058EE	E760 5028 080E		000058B8	4277+	VST	V22, V10122	save v1 output		
000058F4	07FB			4278+	BR	R11	return		
000058F8				4279+RE122	DC	OF DE	xl16 expected result		
000058F8	00011B20 00E71400			4280+	DROP	R5	1400 004ED01DEEED4041!	ma aul t	
000058F8 00005900	000A1B30 90F71480 004EB01D FF5B4941			4281	DC	XL16 UUUA1B3U9UF7	1480 004EB01DFF5B4941'	resul t	
00005908	FF020304 05060750			4282	DC	VI 16' FE0202040506	0750 090A0B0C0D0E0F7F'	v2	
00005910	090A0B0C 0D0E0F7F			4202	DC	AL10 FF02030403000	0730 090A0B0C0D0E0F7F	٧L	
00005918	FF010102 02030328			4283	DC	XI.16' FF01010202030	0328 0405053C0607073F'	v3	
00005910	0405053C 0607073F			1200	D 0	ALIO II UI UI UAUAUAU	0020 0100000000000000000000000000000000	, ,	
00000000	01000000 000.0.01			4284					
				4285	VRR C	VMD, 2			
00005928				4286+	DS _	OFD			
00005928		00005928		4287+	USING	*, R 5	base for test data and		
00005928	00005968			4288+T123	DC	A(X123)	address of test routine		
0000592C	007B			4289+	DC	H' 123'	test number		
0000592E	00			4290+	DC	X' 00'			
0000592F	02			4291+	DC	HL1' 2'	m4		
00005930	E5D4D640 40404040			4292+ 4293+	DC	CL8' VMD'	instruction name		
00005938 0000593C	000059A0 000059B0			4293+ 4294+	DC DC	A(RE123+16) A(RE123+32)	address of v2 source address of v3 source		
00005930	00003910			4295+	DC DC	A(16)	result length		
00005944	00005990			4296+REA123	DC	A(RE123)	result address		
00005948	00000000 00000000			4297+	DS	FD			
00005950	00000000 00000000			4298+V10123	DS	XL16	gap V1 output		
00005958	0000000 00000000						•		
00005960	00000000 00000000			4299+	DS	FD	gap		
				4300+*					
00005968	T040 F040 0044		00000010	4301+X123	DS	OF			
00005968	E310 5010 0014		00000010	4302+	LGF	R1, V2ADDR	load v2 source		
0000596E	E761 0000 0806		00000000	4303+	VL	v22, 0(R1)	use v22 to test decoder		
00005974 0000597A	E310 5014 0014 E771 0000 0806		$00000014 \\ 00000000$	4304+ 4305+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder		
0000597A 00005980	E771 0000 0806 E766 7000 2EA7		0000000	4305+ 4306+	VL VMD	V23, U(R1) V22, V22, V23, 2	test instruction (dest	is a source)	
00005986	E760 7000 2EA7 E760 5028 080E		00005950	4307+	VST	V22, V10123	save v1 output	13 a source)	
0000598C	07FB		3000000	4308+	BR	R11	return		
00005990				4309+RE123	DC	0F	xl 16 expected result		
00005990				4310+	DROP	R5	1		
00005990	00000000 323C4920			4311	DC	XL16' 00000000323C4	4920 000D1B2B60616771'	resul t	
00005998	000D1B2B 60616771								
000059A0	FF020304 05060750			4312	DC	XL16' FF0203040506	0750 090A0B0C0D0E0F7F'	v2	
000059A8	090A0B0C 0D0E0F7F			4010	DC	VI 101 EFOOOCOOO	0004 0101010101010101	0	
000059B0	FF000000 0000000A			4313	DC	YF10, LEONOOOOOOOO	000A 0101010F0101010F'	v 3	
000059B8	0101010F 0101010F			4314					
				4315 * Double	word				
				4316 Double		VMD, 3			
000059C0				4317+	DS DS	OFD			
000059C0		000059C0		4318+	USING		base for test data and	test routine	

ASMA Ver.	0. 7. 0 zvector- e7- 0	9- mul ti pl y					26 Jul 2025	13: 08: 01	Page	92
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000059C0 000059C4	00005A00 007C			4319+T124 4320+	DC DC	A(X124) H' 124'	address of test routine test number			
000059C6	00			4321+	DC	X' 00'	cese number			
000059C7	03			4322+	DC	HL1'3'	m4			
000059C8 000059D0	E5D4D640 40404040 00005A38			4323+ 4324+	DC DC	CL8' VMD' A(RE124+16)	instruction name address of v2 source			
000059D4	00005A38			4325+	DC	A(RE124+32)	address of v3 source			
000059D8	0000010			4326+	DC	A(16)	result length			
000059DC	00005A28			4327+REA124	DC	A(RE124)	result address			
000059E0 000059E8	00000000 00000000 0000000 00000000			4328+ 4329+V10124	DS DS	FD XL16	gap V1 output			
000059F0	0000000 00000000			1020 (10121			11 ouepue			
000059F8	00000000 00000000			4330+ 4331+*	DS	FD	gap			
00005A00	E210 5010 0014		00000010	4332+X124	DS	OF	load vo course			
00005A00 00005A06	E310 5010 0014 E761 0000 0806		00000010 00000000	4333+ 4334+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
00005A0C	E310 5014 0014		00000014	4335+	LGF	R1, V3ADDR	load v3 source			
00005A12	E771 0000 0806		0000000	4336+	VL	v23, 0(R1)	use v23 to test decoder			
00005A18 00005A1E	E766 7000 3EA7 E760 5028 080E		000059E8	4337+ 4338+	VMD VST	V22, V22, V23, 3 V22, V10124	test instruction (dest	is a sour	ce)	
00005A1E	07FB		000033E8	4339+	BR	R11	save v1 output return			
00005A28				4340+RE124	DC	OF	xl16 expected result			
00005A28	0000000 00000077			4341+	DROP	R5	0077 00700E0E4EEDCC941			
00005A28 00005A30	00000000 00000C77 96789F9F 4FEDCC24			4342	DC	YT10, 00000000000000	DC77 96789F9F4FEDCC24'	resul t		
00005A38 00005A40	FFFFFFF 00019000 00000038 EEEEEEFA			4343	DC	XL16' FFFFFFFF0001	9000 00000038EEEEEFA'	v2		
00005A48	FFFFFFF 00019000			4344	DC	XL16' FFFFFFFF00019	9000 000000380EEEEFA'	v3		
00005A50	00000038 OEEEEFA			4345 4346	VRR_C	VMO 3				
00005A58				4347+	DS _	OFD				
00005A58	00007400	00005A58		4348+	USING		base for test data and t	est routi	ne	
00005A58 00005A5C	00005A98 007D			4349+T125 4350+	DC DC	A(X125) H' 125'	address of test routine test number			
00005A5E	00			4351+	DC	X' 00'	cese number			
00005A5F	03			4352+	DC	HL1'3'	m4			
00005A60 00005A68	E5D4D640 40404040 00005AD0			4353+ 4354+	DC DC	CL8' VMD' A(RE125+16)	instruction name address of v2 source			
00005A68	00005AE0			4355+	DC DC	A(RE125+32)	address of v2 source			
00005A70	0000010			4356+	DC	A(16)	result length			
00005A74	00005AC0			4357+REA125	DC DS	A(RE125)	result address			
00005A78 00005A80	00000000 00000000 0000000 00000000			4358+ 4359+V10125	DS DS	FD XL16	gap V1 output			
00005A88	0000000 00000000						ouepue			
00005A90	00000000 00000000			4360+	DS	FD	gap			
00005A98				4361+* 4362+X125	DS	OF				
00005A98	E310 5010 0014		0000010	4363+	LGF	R1, V2ADDR	load v2 source			
00005A9E	E761 0000 0806		0000000	4364+	VL	v22, 0(R1)	use v22 to test decoder			
00005AA4 00005AAA	E310 5014 0014 E771 0000 0806		00000014 00000000	4365+ 4366+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
00005AAA	E771 0000 0800 E766 7000 3EA7		0000000	4367+	VL VMD	V23, U(K1) V22, V22, V23, 3	test instruction (dest	is a sour	ce)	
00005AB6	E760 5028 080E		00005A80	4368+	VST	V22, V10125	save v1 output			
00005ABC	07FB			4369+	BR	R11	return			

A(RE127)

FD

result address

gap

DC

DS

4417+REA127

4418+

00005BA4

00005BA8

00005BF0

wa ver.	0. 7. 0 zvector-e7	7-09-mul ti pl y					26 J	ul 2025 13: (J8: U1	Page	99
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
		0000016	0000001	4657 V22	EQU	22					
		0000017	00000001	4658 V23	EQU	23					
		00000018	00000001	4659 V24 4660 V25	EQU EQU	24 25					
		000001A	00000001	4661 V26	EQU	26					
		0000001B	00000001	4662 V27 4663 V28	EQU FOU	27 28					
		0000001D	00000001	4664 V29	EQU EQU EQU EQU EQU EQU EQU	22 23 24 25 26 27 28 29 30					
		0000001E	00000001	4665 V30 4666 V31	EQU EQU	30 31					
		0000011	0000001	4667		31					
				4668	END						

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCES												
EGI N	I	00000200	2	165	131	161	162	163										
LRO	F	00000200 0000053C	4	394	175	176	177	178										
ECNUM	Č	00000330	16	446	308	310	316	318										
TEST	4	00001073	64	460	257	310	310	310										
TESTS	F	00005CC0	4	4472	250													
IT	X	00003000	18	441	309	317												
DTEST	Ü	00001047 000003CE	10	294	255	317												
J	Ī	00000520	1	384	210	243	297											
JPSW	D	00000520	Q	382	384	240	231											
I LCONT	Ŭ	00000310 000003BE	1	284	304													
I LED	F	000003BE 00001000	1	423	286	295												
I LMSG	U	00001000 000003BA	4	278	268	293												
LIVDU LI DCW			1															
ILPSW	D	00000528	8	386	388													
ILTEST	I E	00000538	4	388	298	100	001											
0001	r r	00000280	8	194	198	199	201											
0002	r •	00000330	8	227	231	232	234											
AGE	1	00000000	24272	0	400	400	440											
	Ü	00000400	1	407	408	409	410											
4	U	00010000	1	409	~													
	U	00000007	1	464	315													
_	<u>U</u>	00100000	1	410														
G	I	00000458	4	344	209	242	327											
GCMD	C	000004A6	9	374	357	358												
GMSG	C	000004AF	95	375	351	372	349											
GMVC	I	000004A0	6	372	355													
GOK	I	0000046E	2	353	350													
GRET	Ι	0000048E	4	368	361	364												
GSAVE	F	00000494	4	371	347	368												
XTE7	U	00000384	1	252	271	289												
NAME	C	8000000	8	466	313													
GE	U	00001000	1	408														
T3	C	0000105D	18	444	309	310	311	317	318	319								
TLINE	C	00001008	16	429	436	326												
TLNG	U	000003F	1	436	325													
TM4	C	00001044	2	434	319													
TNAME	Č	00001033	8	432	313													
TNUM	Č	00001018	3	430	311													
1110111	Ŭ	00000000	ĭ	4614	125	175	178	198	200	201	202	207	231	233	234	235	240	
		300000	-	1011	259	260	285	286	324	325	328	344	347	349	351	353	368	
	U	0000001	1	4615	208	241	266	267	295	296	326	358	372	594	595	596	597	
	Č	2000001	-	-0-0	624	$\tilde{6}25$	626	627	654	655	656	657	684	685	686	687	716	
					717	718	719	746	747	748	749	776	777	778	779	806	807	
					808	809	837	838	839	840	867	868	869	870	897	898	899	
					900	927	928	929	930	958	959	960	961	988	989	990	991	
					1018	1019	1020	1021	1048	1049	1050	1051	1079	1080	1081	1082	1109	
					1110	1111	1112	1139	1140	1141	1142	1169	1170	1171	1172	1203	1204	
					1205	1206	1233	1234	1235	1236	1263	1264	1265	1266	1293	1294	1295	
					1296	1324	1325	1326	1327	1354	1355	1356	1357	1384	1385	1386	1387	
					1414	1415	1416	1417	1445	1446	1447	1448	1475	1476	1477	1478	1505	
					1506	1507	1508	1535	1536	1537	1538	1566	1567	1568	1569	1596	1597	
					1598	1599	1626	1627	1628	1629	1656	1657	1658	1659	1687	1688	1689	
					1690	1717	1718	1719	1720	1747	1748	1749	1750	1777	1778	1779	1780	
					1811	1812	1813	1814	1841	1842	1843	1844	1730 1871	1872	1873	1874	1901	
					1902 1994	1903	1904	1932 2023	1933	1934	1935	1962	1963 2055	1964 2056	1965 2083	1992	1993	
					1994	1995	2022	4025	2024	2025	2053	2054	<i>(</i> U)	<i>c</i> uan	4U03	2084	2085	

SMA Ver. 0.7.0	zvector	- e7- 09- mul t	i pl y									26 Jul	2025	13: 08:	01 Pa	ge 1	101
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENC	ES											
					2204 22 2296 22	97 2298	2325	2234 2326	2235 2327	2236 2328	2237 2355	2264 2356	2265 2357	2266 2358	2267 2385	2295 2386	
					2387 23 2482 25	9 2510	2511	2421 2512	2422 2540	2449 2541	2450 2542	2451 2543	2452 2570	2479 2571	2480 2572	2481 2573	
					2600 26 2692 26	3 2694	2603 2721	2630 2722	2631 2723	2632 2724	2633 2751	2661 2752	2662 2753	2663 2754	2664 2782	2691 2783	
					2784 27 2875 29	2903	2813 2904	2814 2905	2815 2936	2842 2937	2843 2938	2844 2939	2845 2966	2872 2967	2873 2968	2874 2969	
					2996 29 3088 30	3090	3117	3026 3118 3210	3027 3119 3211	3028 3120 3238	3029 3147	3057 3148 3240	3058 3149 3241	3059 3150 3268	3060 3178 3269	3087 3179	
					3180 31 3271 32 3389 33	99 3300		3302 3419	3329 3420	3330 3421	3239 3331 3422	3332 3453	3359 3454	3360 3455	3361 3456	3270 3362 3483	
					3484 34 3576 35	3486		3514 3606	3515 3607	3516 3634	3543 3635	3544 3636	3545 3637	3546 3664	3574 3665	3575 3666	
					3667 36 3785 37	95 3696		3698 3816	3725 3817	3726 3818	3727 3819	3728 3846	3755 3847	3756 3848	3757 3849	3758 3876	
					3877 38 3972 39	78 3879	3906	3907 4002	3908 4003	3909 4030	3936 4031	3937 4032	3938 4033	3939 4060	3970 4061	3971 4062	
					4063 40 4181 41	91 4092 32 4183	4093 4184	4094 4212	4121 4213	4122 4214	4123 4215	4124 4242	4151 4243	4152 4244	4153 4245	4154 4272	
					4273 42 4365 43			4303 4395	4304 4396	4305 4423	4333 4424	4334 4425	4335 4426	4336 4453	4363 4454	4364 4455	
10	U	0000000A	1	4624		72 173		000	000	700	750	700	010	0.40	070	000	
11	U	000000B	1	4625		64 600 64 994 60 1390	1024	660 1054 1451	690 1085 1481	722 1115 1511	752 1145 1541	782 1175 1572	812 1209 1602	843 1239 1632	873 1269 1662	903 1299 1693	
					1723 17 2119 21	53 1783	1817	1847 2240	1877 2270	1907 2301	1938 2331	1968 2361	1998 2391	2028 2425	2059 2455	2089 2485	
					2515 25 2908 29	16 2576	2606 3002	2636 3032	2667 3063	2697 3093	2727 3123	2757 3153	2788 3184	2818 3214	2848 3244	2878 3274	
					3305 33 3701 37	3365		3425 3822	3459 3852	3489 3882	3519 3912	3549 3942	3580 3976	3610 4006	3640 4036	3670 4066	
12	U	000000C	1	4626	4097 41		4187	4218	4248	4278	4308	4339	4369	4399	4429	4459	
13 14	U U	0000000D 000000E	1 1	4627 4628													
15 2	U U	0000000F 00000002	1 1	4629 4616	209 2	04 331 12 307 57 363		315 369	316	324	327	328	345	347	353	354	
3 4	U U	00000003 00000004	1	4617 4618						0.5.5	0.55	0.2.2	0.0.5	0.55	0.55		
5	U	0000005	1	4619	701 7	54 257 24 731	305 754	330 761	579 784	602 791	609 814	632 822	639 845	662 852	669 875	692 882	
					905 9 1094 11 1301 13		943 1147 1339	966 1154 1362	973 1177 1369	996 1188 1392	1003 1211 1399	1026 1218 1422	1033 1241 1430	1056 1248 1453	1064 1271 1460	1087 1278 1483	
					1490 15 1695 17	13 1520	1543	1551 1755	1574 1762	1581 1785	1604 1796	1611 1819	1634 1826	1641 1849	1664 1856	1672 1879	
					1886 19 2091 20	9 1917	1940 2128	1947 2151	1970 2159	1977 2182	2000 2189	2007 2212	2030 2219	2038 2242	2061 2249	2068 2272	
					2280 23 2487 24	3 2310		2340 2548	2363 2555	2370 2578	2393 2585	2404 2608	2427 2615	2434 2638	2457 2646	2464 2669	
					2676 26 2880 28	99 2706	2729	2736 2944	2759 2951	2767 2974	2790 2981	2797 3004	2820 3011	2827 3034	2850 3042	2857 3065	

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
STADOL	1112	VILLUL	<i>LL</i> MIII	DELIN	3072 3276 3468 3672	3095 3284 3491 3680	3102 3307 3498 3703	3125 3314 3521 3710	3132 3337 3528 3733	3155 3344 3551 3740	3163 3367 3559 3763	3186 3374 3582 3770	3193 3397 3589 3793	3216 3404 3612 3801	3223 3427 3619 3824	3246 3438 3642 3831	3253 3461 3649 3854	
					3861 4068	3884 4076	3891 4099	3914 4106	3921 4129	3944 4136	3955 4159	3978 4166	3985 4189	4008 4197	4015 4220	4038 4227	4045 4250)
					4257 4461	4280	4287	4310	4318	4341	4348	4371	4378	4401	4408	4431	4438	
	U U	00000006 00000007	1 1	4620 4621														
	U II	00000008 00000009	1	4622 4623	161 162	165 169	166 170	167 172	169									
1	F	00001120	$\overset{1}{4}$	601	585	586	588	172										
10	F	00001678	4	874	858	859	861											
2100 2101	F F	00004BE8 00004C80	4 4	3611 3641	3595 3625	3596 3626	3598 3628											
102	F	00004C80 00004D18	4	3671	3655	3656	3658											
103	F	00004DB0	4	3702	3686	3687	3689											
104	F	00004E48	4	3732	3716	3717	3719											
105 106	r F	00004EE0 00004F78	4	3762 3792	3746 3776	3747 3777	3749 3779											
107	F	00004178	4	3823	3807	3808	3810											
108	F	000050A8	4	3853	3837	3838	3840											
109	F	00005140	4	3883	3867	3868	3870											
11 110	r F	00001710 000051D8	4	904 3913	888 3897	889 3898	891 3900											
111	F	00005270	4	3943	3927	3928	3930											
112	<u>F</u>	00005308	4	3977	3961	3962	3964											
113	F	000053A0	4	4007	3991	3992	3994											
114 115	r F	00005438 000054D0	4	4037 4067	4021 4051	4022 4052	4024 4054											
116	F	00005568	4	4098	4082	4083	4085											
117	<u>F</u>	00005600	4	4128	4112	4113	4115											
118 119	F	00005698	4	4158 4188	$\begin{array}{c} 4142 \\ 4172 \end{array}$	4143 4173	4145											
119 12	F F	00005730 000017A8	4	934	918	919	4175 921											
120	F	000057C8	$\overline{4}$	4219	4203	4204	4206											
121	F	00005860	4	4249	4233	4234	4236											
122 123	F F	000058F8 00005990	4 4	4279 4309	4263 4293	4264 4294	4266 4296											
124	F	00005390 00005A28	4	4340	4293	4325	4230											
125	F	00005AC0	4	4370	4354	4355	4357											
126	F	00005B58	4	4400	4384	4385	4387											
127 128	r F	00005BF0 00005C88	4	4430 4460	4414 4444	4415 4445	4417 4447											
13	F	00003638	4	965	949	950	952											
14	$ar{\mathbf{F}}$	000018D8	4	995	979	980	982											
15	F	00001970	4	1025	1009	1010	1012											
116 117	r F	00001A08 00001AA0	4	1055 1086	1039 1070	1040 1071	1042 1073											
118	F	00001AA0	4	1116	1100	1101	1103											
19	F	00001BD0	4	1146	1130	1131	1133											
2	F	000011B8	4	631	615	616	618											
220 221	F F	00001C68 00001D00	4 4	1176 1210	1160 1194	1161 1195	1163 1197											
22 22	F	00001D00 00001D98	4		1224	1225	1227											

SYMBOL	ТҮРЕ	VALUE	i pl y LENGTH	DEFN	REFERENCES	26 Jul 2025 13: 08: 01 Page	
			LENGIII				
23	F	00001E30	4			257	
24	F	00001EC8 00001F60	4	1300 1331		1287 1318	
25 26	F	00001F60 00001FF8	4 4	1361		1348	
27	F	00002090	4	1391		1378	
28	$ar{\mathbf{F}}$	00002128	$\overline{4}$	1421		408	
29	<u>F</u>	000021C0	4	1452		1439	
3	F	00001250	4	661	645 646	648	
30 31	r F	00002258 000022F0	4 4	1482 1512		1469 1499	
32	F F	00002210	4	1512		1499 1529	
33	F	00002333	4	1573		1560	
34	$ar{\mathbf{F}}$	000024B8	$ar{4}$	1603		1590	
35	F	00002550	4	1633	1617 1618	1620	
36	<u>F</u>	000025E8	4	1663		1650	
37	F F	00002680	4	1694		1681 1711	
38 39	r F	00002718 000027B0	4	1724 1754		1711 1741	
.39 4	F	000027B0 000012E8	4	691	675 676	678	
40	F	00001220	$\dot{4}$	1784		1771	
41	F	000028E0	4	1818	1802 1803	1805	
42	\mathbf{F}	00002978	4	1848		1835	
43	F	00002A10	4	1878		1865	
44	F	00002AA8	4	1908		1895	
45 46	r F	00002B40 00002BD8	4 4	1939 1969		1926 1956	
47	F	00002BB8	4	1999		1986	
48	F	00002D08	$\dot{4}$	2029		2016	
49	$ar{\mathbf{F}}$	00002DA0	$ar{f 4}$	2060		2047	
5	F	00001380	4	723	707 708	710	
50	F	00002E38	4	2090		2077	
51	F F	00002ED0	4	2120		2107	
52 53	r F	00002F68 00003000	4	2150 2181		2137 2168	
54	F	00003000	4	2211		2198	
55	F	00003130	4	2241		2228	
56	F	000031C8	$\tilde{4}$	2271	2255 2256	2258	
57	F	00003260	4	2302	2286 2287	2289	
158	F	000032F8	4	2332		2319	
59 '6	F F	00003390	4	2362		2349 - 740	
66 60	r F	00001418 00003428	4	753 2392	737 738 2376 2377	740 2379	
61	F	00003428 000034C0	4	2426		2413	
662	F	00003558	4	2456		2443	
63	F	000035F0	4	2486	2470 2471	2473	
64	<u>F</u>	00003688	4	2516		2503	
165	F	00003720	4	2547		2534	
166 167	F	000037B8	4	2577		2564 2504	
167 168	r F	00003850 000038E8	4	2607 2637		2594 2624	
.08 .69	F	00003980	4	2668		2655	
	F	00003300 000014B0	4	783	767 768	770	
70	F	00003A18	$ar{4}$	2698	2682 2683	2685	
71	<u>F</u>	00003AB0	4	2728		2715	
172	F	00003B48	4	2758	2742 2743	2745	

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERENCES				
74	F	00003C78	4	2819	2803 2804	2806			
75	F	00003D10	4	2849	2833 2834	2836			
76	F	00003DA8	4	2879	2863 2864	2866			
77	F	00003E40	4	2909	2893 2894	2896			
78	F	00003ED8	4	2943	2927 2928	2930			
79	F	00003F70	4	2973	2957 2958	2960			
8	r F	00001548	4	813	797 798	800			
80	F	00004008	4	3003	2987 2988	2990			
81	F	000040A0	4	3033	3017 3018	3020			
82	r E	00004138	4	3064	3048 3049	3051			
83	r F	000041D0	4	3094	3078 3079	3081			
84	F	00004268	4	3124	3108 3109	3111			
85 86	r F	00004300 00004398	4	3154 3185	3138 3139 3169 3170	3141			
86 87	F		4	3215		3172 3202			
88	F	00004430 000044C8	4 4	3215 3245	3199 3200 3229 3230	3232			
89	r F	00004468	4	3245 3275	3259 3260	3262			
9	F	00004560 000015E0	4	844	828 829	831			
90	F.	000015E0 000045F8	4	3306	3290 3291	3293			
91	F	00004518	4	3336	3320 3321	3323			
92	F	00004030	4	3366	3350 3351	3353			
93	F	00004728 000047C0	4	3396	3380 3381	3383			
94	F	00004760	4	3426	3410 3411	3413			
95	F	000048F0	4	3460	3444 3445	3447			
96	F	00004988	4	3490	3474 3475	3477			
97	F	00004A20	$\dot{\tilde{4}}$	3520	3504 3505	3507			
98	F	00004AB8	$\overline{4}$	3550	3534 3535	3537			
99	F	00004B50	$\overline{4}$	3581	3565 3566	3568			
Å1	Ā	000010D4	$\overline{4}$	588					
A10	Ā	0000162C	4	861					
A100	Ā	00004B9C	$\bar{4}$	3598					
A101	A	00004C34	4	3628					
A102	A	00004CCC	4	3658					
A103	A	00004D64	4	3689					
A104	A	00004DFC	4	3719					
A105	A	00004E94	4	3749					
A106	A	00004F2C	4	3779					
A107	A	00004FC4	4	3810					
A108	A	0000505C	4	3840					
A109	A	000050F4	4	3870					
A11	A	000016C4	4	891					
A110	A	0000518C	4	3900					
A111	A	00005224	4	3930					
A112	A	000052BC	4	3964					
A113	A	00005354	4	3994					
A114	A	000053EC	4	4024					
A115	A	00005484	4	4054					
A116	A	0000551C	4	4085					
A117	A	000055B4	4	4115					
A118	A	0000564C	4	4145					
A119	Ą	000056E4	4	4175					
A12	Ą	0000175C	4	921					
A120	A	0000577C	4	4206					
A121	A	00005814 000058AC	4	4236 4266					
A122	A		4						

REALE A 000059DC 4 4327 REALE A 000059DC 4 4327 REALE A 0000574 4 4357 REALE A 0000574 4 4357 REALE A 0000574 4 4417 REALE A 000058B4 4 4417 REALE A 000058B4 4 4417 REALE A 000058B4 4 4417 REALE A 000018BC 4 982 REALE A 00005BC 4 4447 REALE A 000018BC 4 982 REALE A 000018BC 4 982 REALE A 000018BC 4 1073 REALE A 000018BC 4 1073 REALE A 000018BC 4 1073 REALE A 000018BC 4 1103 REALE A 000018BC 4 1103 REALE A 000018BC 4 1103 REALE A 00001BBC 4 1103 REALE A 00001BBC 4 1133 REALE A 00001BBC 4 1133 REALE A 00001BBC 4 1127 REALE A 00001BBC 4 1127 REALE A 00001BBC 4 1127 REALE A 00001BBC 4 1257 REALE A 00001BC 4 1338 REALE A 00001BC 4 1338 REALE A 00001BC 4 1338 REALE A 00001BC 4 1338 REALE A 00001BC 4 1338 REALE A 00001BC 4 1378 REALE A 00001BC 4 1378 REALE A 00001BC 4 1378 REALE A 00001BC 4 1439 REALE A 00002C 4 1408 REALE A 00002C 4 1500 REALE A 00002C 4 1500 REALE A 00002C 4 1500 REALE A 00002C 4 1500 REALE A 00002C 4 1500 REALE A 00002C 4 1865 REALE A 00002C	SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES		
EA125 A 00005874 4 4387 EA126 A 0000580C 1 4387 EA127 A 0000580A 1 4417 EA13 A 0000580A 1 4417 EA13 A 00001584 1 457 EA14 A 000018C 4 982 EA15 A 000018C 4 982 EA16 A 000018C 4 1012 EA17 A 000018C 4 1013 EA18 A 000018C 4 1013 EA18 A 000018C 4 1013 EA18 A 000018C 4 1013 EA18 A 000018C 4 1103 EA19 A 000018C 4 1103 EA19 A 000018C 4 1103 EA19 A 000018C 4 1103 EA19 A 000018C 4 1103 EA19 A 000018C 4 1103 EA19 A 000018C 4 1103 EA19 A 000018C 4 1103 EA19 A 000018C 4 1103 EA18 A 000018C 4 1103 EA19 A 000018C 4 1103 EA19 A 000018C 4 1103 EA19 A 000018C 4 1103 EA22 A 000018C 4 1103 EA23 A 000018C 4 1348 EA24 A 000018C 4 1348 EA25 A 000018C 4 1348 EA26 A 000018C 4 1348 EA27 A 00002C 4 1469 EA33 A 00002C 4 1469 EA33 A 00002C 4 1469 EA34 A 00002SC 4 1590 EA35 A 00002SC 4 1590 EA36 A 00002SC 4 1590 EA37 A 00002SC 4 1590 EA38 A 00002SC 4 1590 EA39 A 00002SC 4 159								
REA126 A 00005BCC 4 4387 REA127 A 00005BCC 4 44417 REA128 A 00005CGC 4 44417 REA128 A 00005CGC 4 44417 REA128 A 00005CGC 4 4442 REA13 A 000018CG 4 482 REA14 A 000018C 4 1012 REA14 A 000018C 4 1012 REA15 A 000018C 4 1042 REA16 A 000018C 4 1042 REA17 A 000018C 4 1043 REA17 A 000018C 4 1103 REA18 A 000018C 4 1103 REA19 A 000018C 4 1183 REA2 A 000018C 4 1183 REA22 A 000018C 4 1183 REA22 A 000018C 4 1183 REA23 A 000018C 4 1227 REA24 A 000018C 4 1227 REA25 A 000018C 4 1287 REA26 A 000018C 4 1348 REA27 A 000018C 4 1348 REA28 A 000018C 4 1408 REA28 A 000018C 4 1408 REA29 A 000018C 4 1408 REA28 A 00002CC 4 1408 REA28 A 00002CC 4 1469 REA33 A 00002CC 4 1469 REA33 A 00002CC 4 1469 REA33 A 00002CC 4 1489 REA33 A 00002CC 4 1689 REA34 A 00002CC 4 1741 REA34 A 00002CC 4 1741 REA35 A 00002CC 4 1680 REA36 A 00002CC 4 1741 REA36 A 00002CC 4 1680 REA37 A 00002CC 4 1680 REA38 A 00002CC 4 1741 REA38 A 00002CC 4 1741 REA38 A 00002CC 4 1741 REA38 A 00002CC 4 1741 REA38 A 00002CC 4 1741 REA38 A 00002CC 4 1741 REA38 A 00002CC 4 1741 REA38 A 00002CC 4 1741 REA38 A 00002CC 4 1741 REA38 A 00002CC 4 1741 REA38 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1741 REA44 A 00002CC 4 1741 REA44 A 00002CC 4 1741 REA44 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00002CC 4 1885 REA39 A 00								
EAL127 A 00005EA4 4 4417 EAL128 A 00005C3C 4 44447 EAL128 A 000017F4 4 852 EAL13 A 000017F4 4 102 EAL13 A 000017F4 4 102 EAL14 A 000018C 4 102 EAL15 A 000018C 4 1073 EAL17 A 000018C 4 1073 EAL17 A 000018C 4 1103 EAL18 A 000018C 4 1103 EAL18 A 000018C 4 1103 EAL18 A 000018C 4 1103 EAL18 A 000018C 4 1103 EAL19 A 000018C 4		A		4				
EALER A 00005C3C 4 4447 ERAT3 A 000017F4 4 952 ERAT4 A 000018F4 4 982 ERAT4 A 000018F4 4 1042 ERAT5 A 000018F4 4 1073 ERAT6 A 000018F4 4 1073 ERAT7 A 000018F4 4 1103 ERAT7 A 000018F4 4 1103 ERAT8 A 000018F4 4 1103 ERAT8 A 000011F4 4 1133 ERAT8 A 000011F6 4 1165 ERAT9 A 000011F6 4 1167 ERAT9 A 000011F4 4 1257 ERAT9 A 000011F4 4 1257 ERAT9 A 000011F4 4 1318 ERAT8 A 000011F4 4 1318 ERAT8 A 000011F4 4 1318 ERAT8 A 000011F4 4 1318 ERAT8 A 000011F4 4 1318 ERAT8 A 000011F4 4 1318 ERAT8 A 000011F4 4 1318 ERAT8 A 000011F4 4 1318 ERAT8 A 000011F4 4 1318 ERAT8 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 157 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 1318 ERAT9 A 000011F4 4 148 ERAT9 A 000011F4 4 158 ERAT9	REA126	A		4				
EA13 A 00001784 4 952 EA16 A 00001824 4 1012 EA16 A 00001824 4 1012 EA17 A 00001824 4 1073 EA18 A 00001824 4 1103 EA18 A 00001824 4 1133 EA19 A 00001824 4 1133 EA19 A 00001824 4 1133 EA19 A 00001824 4 1127 EA19 A 00001824 4 1127 EA19 A 00001824 4 1127 EA19 A 00001824 4 1127 EA19 A 00001824 4 1287 EA19 A 00001824 4 1287 EA19 A 00001824 4 1388 EA19 A 00001824 4 1388 EA19 A 00001824 4 1439 EA19 A 00001825 A 1539 EA19 A 1539 EA19 A 00001825 A 1539 EA19 A 1539 EA19 A 1539 EA19 A 1539 EA19 A 1539 EA19 A 1539 EA19 A 1539 EA19 A 1539 EA19 A 1539 EA19 A 1539 EA19 A 1539 EA19 A 1539 EA19 A 1539 EA19 A 1539 EA19 A 1539 EA19	REA127	A		4	4417			
EE144 A 0000188C 4 982 EE1415 A 0000198C 4 1012 EE1416 A 0000198C 4 1042 EE1417 A 0000198C 4 1042 EE1418 A 0000188C 4 1103 EE1418 A 0000188C 4 1103 EE1418 A 00001884 4 1103 EE1418 A 00001884 4 1133 EE142 A 0000118C 4 618 EE242 A 000011C 4 1163 EE242 A 00001C 4 1163 EE242 A 00001C 4 1163 EE242 A 00001F 4 1227 EE242 A 00001F 4 1227 EE242 A 00001F 4 1287 EE242 A 00001F 4 1318 EE242 A 00001F 4 1318 EE242 A 00001F 4 1318 EE242 A 00001F 4 1318 EE242 A 00001F 4 1378 EE242 A 00001F 4 1378 EE242 A 000020 4 1408 EE242 A 000020 4 1408 EE242 A 000020 4 1409 EE243 A 000020 4 1499 EE330 A 0000220 4 1499 EE331 A 0000220 4 1599 EE333 A 000020 4 1699 EE334 A 000020 4 1699 EE335 A 000020 4 1699 EE336 A 000020 4 1699 EE337 A 000020 4 1711 EE343 A 000020 4 1820 EE338 A 000020 4 1820 EE338 A 000020 4 1820 EE338 A 000020 4 1820 EE339 A 000020 4 1	REA128	A		4				
REAL	REA13	A	000017F4	4	952			
EEL15 A 00001924 4 1012 EEL16 A 00001934 4 1012 EEL17 A 00001185 4 1073 EEL17 A 00001185 4 1073 EEL17 A 00001185 4 1073 EEL17 A 00001185 4 1133 EEL17 A 00001186 4 1133 EEL17 A 00001186 4 1183 EEL17 A 00001186 4 1187 EEL17 A 00001186 4 1187 EEL17 A 00001186 4 1187 EEL17 A 00001186 4 1287 EEL17 A 00001186 4 1318 EEL17 A 00001186 4 1318 EEL17 A 00001186 4 1318 EEL17 A 00001186 4 1488 EEL17 A 00001186 4 1489 EEL17 A 00001186 4 1885 EEL17 A 00001186 4 1885 EEL17 A 00001186 4 1885 EEL17 A 00001186 4 1885 EEL17 A 00001186 4 1885 EEL17 A 00001186 4 1886 EEL17	REA14	A	0000188C	4	982			
REA16 A 000018C 4 1042 REA18 A 00001AC 4 1103 REA18 A 00001AC 4 1103 REA18 A 00001AC 4 1103 REA19 A 00001BC 4 1103 REA19 A 00001BC 4 163 REA20 A 00001BC 4 163 REA21 A 00001BC 4 163 REA21 A 00001BC 4 1187 REA22 A 00001BC 4 1287 REA22 A 00001BC 4 1287 REA23 A 00001BC 4 1287 REA24 A 00001BC 4 1348 REA26 A 00001BC 4 1348 REA26 A 00001BC 4 1348 REA26 A 00001BC 4 1348 REA26 A 00001BC 4 1348 REA27 A 00002BC 4 1469 REA28 A 00002BC 4 1469 REA31 A 00002BC 4 1469 REA31 A 00002BC 4 1489 REA32 A 00002BC 4 1529 REA33 A 00002BC 4 1529 REA34 A 00002BC 4 1529 REA34 A 00002BC 4 1580 REA35 A 00002BC 4 1580 REA36 A 00002BC 4 1580 REA37 A 00002BC 4 1580 REA38 A 00002BC 4 1580 REA39 A 00002BC 4 1580 REA39 A 00002BC 4 1580 REA39 A 00002BC 4 1580 REA39 A 00002BC 4 1580 REA39 A 00002BC 4 1580 REA39 A 00002BC 4 1580 REA39 A 00002BC 4 1580 REA39 A 00002BC 4 1580 REA39 A 00002BC 4 1580 REA39 A 00002BC 4 1580 REA39 A 00002BC 4 1580 REA39 A 00002BC 4 1580 REA39 A 00002BC 4 1835 REA39 A 00002BC 4 1836 REA39 A 00002BC 4 1711 RE	REA15	A	00001924	4	1012			
EEA17 A 00001A54 4 1073 EEA18 A 00001BC 4 1103 EEA19 A 00001BC 4 1183 EEA19 A 00001BC 4 183 EEA21 A 00001BC 4 188 EEA21 A 00001BC 4 1187 EEA22 A 00001BC 4 1287 EEA22 A 00001BC 4 1287 EEA23 A 00001BC 4 1287 EEA24 A 00001BC 4 1287 EEA25 A 00001BC 4 1318 EEA26 A 00001BC 4 1318 EEA26 A 00001BC 4 1318 EEA26 A 00001BC 4 1318 EEA26 A 00001BC 4 1318 EEA26 A 00001BC 4 1348 EEA26 A 00001BC 4 1488 EEA28 A 00002BC 4 1489 EEA30 A 00002BC 4 1489 EEA30 A 00002BC 4 1489 EEA31 A 00002BC 4 1489 EEA31 A 00002BC 4 1489 EEA31 A 00002BC 4 1489 EEA31 A 00002BC 4 1680 EEA31 A 00002BC 4 1680 EEA31 A 00002BC 4 1680 EEA31 A 00002BC 4 1680 EEA31 A 00002BC 4 1680 EEA31 A 00002BC 4 1680 EEA31 A 00002BC 4 1680 EEA31 A 00002BC 4 1680 EEA31 A 00002BC 4 1680 EEA31 A 00002BC 4 1680 EEA34 A 00002BC 4 1680 EEA35 A 00002BC 4 1680 EEA36 A 00002BC 4 1680 EEA37 A 00002BC 4 1680 EEA38 A 00002BC 4 1680 EEA38 A 00002BC 4 1680 EEA38 A 00002BC 4 1680 EEA38 A 00002BC 4 1680 EEA38 A 00002BC 4 1880 EEA39 A 00002BC 4 1885 EEA44 A 00002BC 4 1885 EEA44 A 00002BC 4 1885 EEA44 A 00002BC 4 1885 EEA44 A 00002BC 4 1885 EEA45 A 00002BC 4 1885 EEA46 A 00002BC 4 1885 EEA47 A 00002BC 4 1885 EEA47 A 00002BC 4 1885 EEA47 A 00002BC 4 1885 EEA46 A 00002BC 4 1885 EEA47 A 00002BC 4 1885 EEA47 A 00002BC 4 1885 EEA47 A 00002BC 4 1885 EEA48 A 00002BC 4 1885 EEA48 A 00002BC 4 1885 EEA46 A 00002BC 4 1885 EEA47 A 00002BC 4 1885 EEA47 A 00002BC 4 1885 EEA47 A 00002BC 4 1885 EEA48 A 00002BC 4 1885 EEA48 A 00002BC 4 1885 EEA58 A 00002BC 4 2288 EEA58 A 00002BC 4 2288 EEA58 A 00002BC 4 4 2288 EEA58 A 00002BC 4 4 2288 EEA58 A 00002BC 4 4 2288 EEA58 A 00002BC 4 4 2288 EEA58 A 00002BC 4 4 2288 EEA58 A 00002BC 4 4 2288 EEA58 A 00002BC 4 4 2288 EEA58 A 00002BC 4 4 2288 EEA58 A 00002BC 4 4 2288 EEA58 A 00002BC 4 4 2288 EEA58 A 00002BC 4 4 2288 EEA58 A 00002BC 4 4 2288	REA16	A	000019BC	4	1042			
REA18 A 00001AEC 4 1103 REA19 A 00001BAC 4 1133 REA20 A 00001BC 4 1618 REA21 A 00001C1 4 1163 REA22 A 00001C1 4 1163 REA22 A 00001C1 4 1163 REA22 A 00001C1 4 1227 REA22 A 00001C1 4 1227 REA22 A 00001C1 4 1227 REA24 A 00001C1 4 1257 REA25 A 00001C1 4 1348 REA26 A 00001EC 4 1348 REA26 A 00001EC 4 1348 REA27 A 00002C0 4 1408 REA28 A 00002C0 4 1408 REA29 A 00002C0 4 1408 REA29 A 00002C0 4 1689 REA31 A 00002C0 4 1689 REA31 A 00002C0 4 1520 REA33 A 00002C0 4 1520 REA34 A 00002C0 4 1520 REA33 A 00002C0 4 1520 REA34 A 00002C0 4 1520 REA33 A 00002C0 4 1520 REA33 A 00002C0 4 1520 REA34 A 00002C0 4 1520 REA35 A 00002C0 4 1680 REA36 A 00002C0 4 1520 REA37 A 00002C0 4 1680 REA38 A 00002C0 4 1520 REA38 A 00002C0 4 1520 REA39 A 16000C0 4 1520 REA39 A 16000C0 4 1520 REA31 A 00002C0 4 1680 REA34 A 00002C0 4 1680 REA35 A 00002C0 4 1680 REA36 A 00002C0 4 1680 REA37 A 0000C0C0 4 1680 REA38 A 0000C0C0 4 1680 REA39 A 0000C0C0 4 1680 REA39 A 0000C0C0 4 1680 REA39 A 0000C0C0 4 1680 REA39 A 0000C0C0 4 1680 REA39 A 0000C0C0 4 1680 REA39 A 0000C0C0 4 1680 REA41 A 0000C0C0 4 1771 REA41 A 0000C0C0 4 1771 REA41 A 0000C0C0 4 1771 REA41 A 0000C0C0 4 1771 REA41 A 0000C0C0 4 1771 REA41 A 0000C0C0 4 1771 REA41 A 0000C0C0 4 1835 REA44 A 0000C0C0 4 1835 REA44 A 0000C0C0 4 1835 REA44 A 0000C0C0C0 4 1835 REA45 A 0000C0C0C0 4 1835 REA45 A 0000C0C0C0 4 1835 REA46 A 0000C0C0C0 4 1835 REA47 A 0000C0C0C0 4 1835 REA47 A 0000C0C0C0 4 1835 REA48 A 0000C0C0C0 4 1835 REA48 A 0000C0C0C0 4 1835 REA48 A 0000C0C0C0 4 1835 REA48 A 0000C0C0C0 4 1835 REA48 A 0000C0C0C0 4 1835 REA48 A 0000C0C0C0 4 1835 REA48 A 0000C0C0C0 4 1835 REA48 A 0000C0C0C0 4 1835 REA48 A 0000C0C0C0 4 1835 REA48 A 0000C0C0C0 4 1835 REA48 A 0000C0C0C0 4 1835 REA48 A 0000C0C0C0 4 1835 REA48 A 0000C0C0C0 4 1835 REA48 A 0000C0C0C0 4 1835 REA48 A 000C0C0C0C0 4 1835 REA5	REA17			4	1073			
REA19 A 00001854 4 1133 REA20 A 0000110C 4 618 REA20 A 00001C1C 4 1163 REA21 A 00001C1C 4 1163 REA21 A 00001D4C 4 1197 REA22 A 00001D4C 4 1227 REA22 A 00001D4C 4 1227 REA24 A 00001D4C 4 1227 REA25 A 00001F14 4 1318 REA26 A 00001F14 4 1318 REA26 A 00001F1C 4 1348 REA27 A 00002044 4 1378 REA28 A 00001C1 4 1408 REA28 A 00002174 4 1439 REA29 A 00002174 4 1439 REA29 A 00002174 4 1439 REA30 A 0000220C 4 1469 REA31 A 0000220C 4 1469 REA31 A 0000220C 4 1469 REA31 A 0000250C 4 1590 REA32 A 0000250C 4 1590 REA33 A 0000250C 4 1590 REA33 A 0000250C 4 1590 REA34 A 0000250C 4 1680 REA35 A 0000250C 4 1681 REA36 A 0000250C 4 1681 REA37 A 0000250C 4 1681 REA38 A 0000250C 4 1681 REA38 A 0000250C 4 1681 REA39 A 0000250C 4 1681 REA38 A 0000250C 4 1681 REA38 A 0000250C 4 1681 REA38 A 0000250C 4 1681 REA38 A 0000250C 4 1681 REA38 A 0000250C 4 1681 REA38 A 0000250C 4 1681 REA38 A 0000250C 4 1681 REA38 A 0000250C 4 1681 REA38 A 0000250C 4 1681 REA38 A 0000250C 4 1711 REA58 A	REA18			4	1103			
REAZ A 0000116C 4 618 REAZ1 A 00001C1C 4 1163 REAZ1 A 00001C1C 4 1197 REAZ2 A 00001D4C 4 1227 REAZ3 A 00001D4C 4 1227 REAZ3 A 00001D4C 4 1227 REAZ4 A 00001EC 4 1287 REAZ5 A 00001EC 4 1287 REAZ5 A 00001EC 4 1348 REAZ6 A 00001EC 4 1348 REAZ7 A 00002D6C 4 1448 REAZ7 A 00002D6C 4 1449 REAZ8 A 00002D6C 4 1449 REAZ8 A 00002D6C 4 1499 REAZ3 A 00001Z04 4 1499 REAZ3 A 00002Z0C 4 1499 REAZ3 A 00002Z0C 4 1499 REAZ3 A 00002Z0C 4 1550 REAZ4 A 00002Z0C 4 1550 REAZ4 A 00002Z0C 4 1560 REAZ4 A 00002Z0C 4 1565 REAZ4 A 00002Z0C 4 1585 REAZ4 A 00002Z0C 4 1585 REAZ4 A 00002Z0C 4 1585 REAZ4 A 00002Z0C 4 1585 REAZ4 A 00002Z0C 4 1585 REAZ4 A 00002Z0C 4 1585 REAZ4 A 00002Z0C 4 1585 REAZ4 A 00002Z0C 4 1585 REAZ4 A 00002Z0C 4 1586 REAZ4 A 00002Z0C 4 1586 REAZ4 A 00002Z0C 4 1586 REAZ4 A 00002Z0C 4 1586 REAZ4 A 00002Z0C 4 1586 REAZ4 A 00002Z0C 4 1586 REAZ4 A 00002Z0C 4 1586 REAZ4 A 00002Z0C 4 1586 REAZ4 A 00002Z0C 4 1586 REAZ4 A 00002Z0C 4 1586 REAZ4 A 00002Z0C 4 1586 REAZ4 A 0000	REA19				1133			
REA20 A 00001C1C 4 1163 REA21 A 00001C1C 4 1163 REA22 A 00001DE4 4 1127 REA22 A 00001DE4 4 1227 REA24 A 00001E7C 4 1287 REA25 A 00001E7C 4 1287 REA25 A 00001E7C 4 1287 REA26 A 00001E7C 4 1318 REA26 A 00001E7C 4 1348 REA27 A 00002DE4 4 1378 REA28 A 00002DE4 4 1438 REA28 A 00002DE7 4 1439 REA29 A 00001274 4 1439 REA29 A 00001274 4 1439 REA33 A 00001274 4 1439 REA33 A 00001274 4 1439 REA33 A 0000120C 4 1499 REA33 A 000023C 4 1529 REA34 A 000023C 4 1529 REA33 A 000023C 4 1529 REA34 A 000025D 4 1560 REA35 A 000025D 4 1650 REA36 A 000025D 4 1650 REA37 A 000025D 4 1650 REA38 A 000025D 4 1650 REA38 A 000025D 4 1650 REA39 A 000025C 4 1711 REA40 A 00002FC 4 1711 REA41	REA2				618			
REA21 A 00001CB4 4 1197 REA22 A 00001D4C 4 1227 REA23 A 00001D4C 4 1227 REA24 A 00001E7C 4 1287 REA25 A 00001F14 4 1318 REA26 A 00001F14 4 1318 REA27 A 00002F14 4 1348 REA28 A 00002F14 4 1348 REA28 A 00002F14 4 1348 REA29 A 00002F14 4 1439 REA3 A 00002F14 4 1439 REA3 A 00002F14 4 1439 REA31 A 00002CC 4 1469 REA31 A 00002S04 4 1699 REA31 A 00002S04 4 1599 REA32 A 00002S04 4 1650 REA33 A 00002S04 4 1650 REA33 A 00002S04 4 1650 REA33 A 00002S04 4 1650 REA34 A 00002S04 4 1650 REA35 A 00002S04 4 1650 REA36 A 00002S04 4 1650 REA37 A 00002S04 4 1650 REA38 A 00002S04 4 1650 REA38 A 00002S04 4 1650 REA38 A 00002S04 4 1680 REA39 A 00002S04 4 1680 REA39 A 00002S04 4 1681 REA38 A 00002FC 4 1711 REA39 A 00002FC 4 1711 REA39 A 00002FC 4 1711 REA39 A 00002FC 4 1711 REA39 A 00002FC 4 1711 REA39 A 00002FC 4 1711 REA39 A 00002FC 4 1711 REA41 A 00002FC 4 1855 REA36 A 00002FC 4 1895 REA37 A 00002FC 4 1895 REA48 A 00002FC 4 1895 REA49 A 00002FC 4 1895 REA44 A 00002FC 4 1895 REA44 A 00002FC 4 1895 REA44 A 00002FC 4 1895 REA44 A 00002FC 4 1895 REA44 A 00002FC 4 1895 REA44 A 00002FC 4 1895 REA45 A 00002FC 4 1895 REA46 A 00002FC 4 1895 REA47 A 00002FC 4 1895 REA48 A 00002FC 4 1895 REA48 A 00002FC 4 1895 REA48 A 00002FC 4 1986 REA49 A 00002FC 4 1986 REA44 A 00002FC 4 1986 REA45 A 00002FB 4 1986 REA45 A 00002FB 4 1986 REA46 A 00002FB 4 1986 REA47 A 00002FB 4 1986 REA48 A 00002FB 4 1986 REA48 A 00002FB 4 1986 REA48 A 00002FB 4 1986 REA48 A 00002FB 4 1986 REA48 A 00002FB 4 1986 REA48 A 00002FB 4 1986 REA48 A 00002FB 4 1986 REA58 A 00003FB 4 11986 REA58 A 00	REA20				1163			
REA22 A 00001P4C 4 1227 REA24 A 00001E7C 4 1287 REA25 A 00001E7C 4 1287 REA26 A 00001F14 4 1318 REA26 A 00001F14 4 1318 REA27 A 00002F14 4 1378 REA27 A 00002P44 4 1378 REA28 A 00002P44 4 1439 REA29 A 00002P44 4 1439 REA30 A 00002P44 4 1439 REA31 A 00002P44 4 1449 REA31 A 00002P44 4 1449 REA32 A 00002P44 4 1449 REA32 A 00002P44 4 1529 REA33 A 00002P44 4 1529 REA33 A 00002P44 4 1529 REA34 A 00002P46 4 1590 REA35 A 00002P46 4 1590 REA36 A 00002P54 4 1680 REA37 A 00002P54 4 1680 REA38 A 00002P54 4 1680 REA38 A 00002P54 4 1680 REA39 A 00002P64 4 1711 REA41 A 00002P64 4 1711 REA41 A 00002P64 4 1711 REA44 A 00002P64 4 1711 REA44 A 00002P64 4 1711 REA44 A 00002P64 4 1711 REA44 A 00002P64 4 1711 REA44 A 00002P64 4 1711 REA44 A 00002P64 4 1711 REA44 A 00002P64 4 1711 REA44 A 00002P64 4 1885 REA38 A 00002P64 4 1805 REA48 A 00002P64 4 1805 REA48 A 00002P64 4 1805 REA49 A 00002P64 4 1805 REA49 A 00002P64 4 1805 REA49 A 00002P64 4 1805 REA49 A 00002P64 4 1805 REA49 A 00002P64 4 1805 REA49 A 00002P64 4 1805 REA49 A 00002P64 4 1926 REA49 A 00002P64 4 1926 REA49 A 00002P64 4 1926 REA49 A 00002P64 4 1986 REA59 A 00002P64 4 1986 REA59 A 00002P64 4 1986 REA59 A 00003P64 4 2198 REA58 A 00003P64 4 2198 REA58 A 00003P64 4 2198 REA58 A 00003P64 4 2288 REA59 A 00003P64 4 2288 REA59 A 00003P64 4 2288 REA59 A 00003P64 4 2319	PFA21			_	1197			
REA23 A 00001DE4 4 1257 REA25 A 00001F14 4 1318 REA26 A 00001F14 4 1318 REA27 A 00002014 4 1378 REA27 A 00002004 4 1378 REA28 A 00001204 4 1439 REA29 A 00002174 4 1439 REA29 A 00002204 4 1469 REA30 A 00002204 4 1469 REA31 A 00002234 4 1499 REA31 A 00002334 4 1560 REA32 A 0000234 4 1560 REA33 A 0000246 4 1560 REA34 A 0000246 4 1620 REA35 A 0000250 4 1681 REA35 A 0000250 4 1681 REA36 A 0000250 4 1681 REA37 A 0000283 4 1881 REA38 A 0000283 4 1681 REA38 A 0000274 4 1741 REA38 A 0000276 4 1741 REA40 A 0000276 4 1741 REA40 A 0000276 4 1741 REA40 A 0000276 4 1741 REA40 A 0000276 4 1741 REA40 A 0000276 4 1741 REA40 A 0000276 4 1741 REA41 A 0000280 4 1865 REA41 A 0000280 4 1865 REA43 A 0000280 4 1986 REA44 A 0000276 4 1741 REA40 A 0000276 4 1741 REA40 A 0000280 4 1885 REA41 A 0000280 4 1885 REA43 A 0000280 4 1885 REA44 A 0000280 4 1885 REA44 A 0000280 4 1885 REA44 A 0000280 4 1885 REA44 A 0000280 4 1885 REA44 A 0000280 4 1885 REA44 A 0000280 4 1885 REA44 A 0000280 4 1885 REA44 A 0000280 4 1885 REA44 A 0000280 4 1885 REA45 A 0000280 4 1986 REA46 A 0000280 4 1986 REA47 A 0000280 4 1986 REA48 A 0000280 4 1986 REA48 A 0000280 4 1986 REA48 A 0000280 4 1986 REA48 A 0000280 4 1986 REA48 A 0000280 4 1986 REA48 A 0000280 4 1986 REA48 A 0000280 4 1986 REA48 A 0000280 4 1986 REA48 A 0000280 4 1986 REA48 A 0000280 4 1986 REA48 A 0000280 4 1986 REA48 A 0000280 4 1986 REA48 A 0000280 4 1986 REA54 A 0000280 4 1986 REA55 A 00003017 4 2258 REA55 A 00003017 4 2258 REA56 A 00003017 4 2258 REA57 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258 REA58 A 00003017 4 2258	REA22				1227			
REA24 A 00001F14 4 1318 REA25 A 00001F14 4 1318 REA26 A 00001F14 4 1318 REA27 A 00002004 4 1378 REA28 A 00002004 4 1408 REA29 A 00002174 4 1439 REA30 A 00002104 4 648 REA31 A 0000220C 4 1469 REA31 A 0000220C 4 1469 REA31 A 0000231 4 1560 REA31 A 0000231 4 1560 REA33 A 0000230 4 1559 REA33 A 0000250 4 1650 REA33 A 0000250 4 1650 REA34 A 0000250 4 1650 REA35 A 0000250 4 1650 REA35 A 0000250 4 1650 REA35 A 0000250 4 1681 REA38 A 000026C 4 1711 REA39 A 0000276 4 1741 REA41 A 0000284 4 1805 REA41 A 000029C 4 1865 REA41 A 0000284 4 1926 REA41 A 0000284 4 1926 REA41 A 000029C 4 1885 REA44 A 0000250 4 1956 REA44 A 0000250 4 1956 REA47 A 0000250 4 1986 REA41 A 0000250 4 1986 REA41 A 0000250 4 1865 REA41 A 0000250 4 1865 REA41 A 0000250 4 1865 REA41 A 0000250 4 1865 REA41 A 0000250 4 1865 REA41 A 0000250 4 1865 REA41 A 0000250 4 1865 REA43 A 0000250 4 1865 REA44 A 0000250 4 1865 REA44 A 0000250 4 1885 REA44 A 0000250 4 1865 REA45 A 0000250 4 1986 REA45 A 0000250 4 1986 REA45 A 0000250 4 2016 REA51 A 0000250 4 2017 REA51 A 0000250 4 2198 REA53 A 00002FE 4 2198 REA54 A 00003017 4 2258 REA55 A 0000317 4 2258 REA55 A 000032C 4 2219	PFΔ93				1957			
REA25 A 00001F14 4 1318 REA26 A 00001FAC 4 1348 REA27 A 00002D0C 4 1408 REA28 A 00002D0C 4 1408 REA29 A 00002174 4 1439 REA30 A 000022A4 4 1499 REA31 A 000022A4 4 1499 REA32 A 000022A4 4 1499 REA32 A 000023B4 4 1560 REA33 A 000023B4 4 1560 REA34 A 000025B4 4 1630 REA36 A 000025B4 4 1681 REA38 A 000028A4 4 1681 REA38 A 000028A4 4 1681 REA38 A 000028A4 4 1681 REA39 A 000028A4 4 1681 REA39 A 000028A4 4 1681 REA39 A 000028A4 4 1681 REA40 A 000028C 4 1711 REA40 A 0000276C 4 1771 REA40 A 0000276C 4 1771 REA40 A 000028C 4 1685 REA41 A 000028C 4 1771 REA40 A 0000276C 4 1775 REA40 A 0000276C 4 1775 REA40 A 0000276C 4 1775 REA40 A 0000276C 4 1775 REA40 A 0000276C 4 1775 REA40 A 0000276C 4 1775 REA40 A 0000276C 4 1775 REA40 A 0000276C 4 1775 REA40 A 0000276C 4 1775 REA41 A 000028C 4 1895 REA44 A 000028C 4 1895 REA44 A 000028C 4 1895 REA44 A 000028C 4 1895 REA44 A 000028C 4 1895 REA44 A 000028C 4 1895 REA44 A 000028C 4 1976 REA44 A 000028C 4 1976 REA44 A 000028C 4 1986 REA45 A 000028C 4 1986 REA46 A 000028C 4 1986 REA47 A 000028C 4 1986 REA48 A 000028C 4 1986 REA48 A 000028C 4 1986 REA49 A 000028C 4 1986 REA49 A 000028C 4 1986 REA49 A 000028C 4 1986 REA50 A 000028C 4 1986 REA50 A 000028C 4 1986 REA50 A 000028C 4 1986 REA50 A 000028C 4 1986 REA50 A 000028C 4 1986 REA50 A 000028C 4 1988 REA50 A 000028C 4 1988 REA50 A 00003C 4 1288 REA50 A 00003C 4 1289 REA50 A 00003C 4 1289 REA50 A 000003C 4 1289 REA50 A 00003C 4 1289 REA50 A 00003C 4 1289 REA50 A 00	CA2J				1997			
REA26 A 00001FAC 4 1348 REA27 A 00002014 4 1408 REA28 A 00002017 4 1439 REA28 A 00002174 4 1439 REA3 A 0000220C 4 1469 REA31 A 0000220C 4 1469 REA31 A 0000223C 4 1529 REA33 A 0000233C 4 1529 REA33 A 0000230C 4 1590 REA34 A 0000230C 4 1590 REA35 A 00002504 4 1560 REA35 A 0000259C 4 1650 REA35 A 0000259C 4 1650 REA36 A 0000259C 4 1650 REA37 A 0000259C 4 1650 REA38 A 0000259C 4 1680 REA39 A 0000276C 4 1711 REA39 A 0000276C 4 1711 REA39 A 0000276C 4 1711 REA44 A 0000129C 4 678 REA44 A 0000129C 4 1835 REA44 A 0000129C 4 1805 REA41 A 0000228C 4 1835 REA44 A 0000228C 4 1885 REA44 A 000022C 4 1885 REA44 A 000022C 4 1885 REA44 A 00002CR 4 1885 REA44 A 00002CR 4 1885 REA44 A 00002CR 4 1885 REA44 A 00002CR 4 1956 REA45 A 00002CR 4 1956 REA46 A 00002CR 4 1956 REA47 A 00002CR 4 1986 REA48 A 00002CR 4 1986 REA48 A 00002CR 4 1986 REA48 A 00002CR 4 1986 REA48 A 00002CR 4 2016 REA53 A 00002CR 4 2016 REA53 A 00002CR 4 2017 REA51 A 00002CR 4 2017 REA51 A 00002CR 4 2017 REA51 A 00002CR 4 2017 REA53 A 00002CR 4 2017 REA53 A 00002CR 4 2017 REA55 A 00003CR 4 2018 REA56 A 00003CR 4 2188 REA58 A 00003CR 4 2228 REA56 A 00003CR 4 2288 REA568 A 00003CR 4 2288	CA24 CA25				1210			
REA27 A 0000200C 4 1408 REA28 A 00002174 4 1439 REA30 A 00002174 4 1439 REA30 A 0000220C 4 1469 REA31 A 0000220C 4 1469 REA32 A 0000233C 4 1529 REA32 A 00002314 4 1560 REA33 A 00002314 4 1560 REA34 A 0000230 4 1560 REA34 A 0000250 4 1650 REA35 A 0000250 4 1650 REA36 A 0000250 4 1650 REA37 A 0000250 4 1681 REA38 A 0000250 4 1681 REA39 A 0000250 4 1681 REA39 A 0000250 4 1711 REA40 A 0000276 4 1771 REA41 A 0000276 4 1771 REA41 A 0000276 4 1771 REA41 A 0000280 4 1805 REA42 A 000029C 4 1835 REA43 A 000029C 4 1835 REA44 A 000029C 4 1835 REA44 A 000028C 4 1885 REA44 A 000028C 4 1885 REA44 A 000029C 4 1885 REA44 A 000029C 4 1885 REA45 A 000029C 4 1885 REA46 A 000028C 4 1885 REA47 A 000028C 4 1886 REA48 A 000028C 4 1886 REA48 A 000028C 4 1886 REA48 A 000028C 4 1886 REA48 A 000028C 4 1886 REA48 A 000028C 4 1886 REA48 A 000028C 4 1886 REA48 A 000028C 4 1886 REA48 A 000028C 4 1886 REA48 A 00002BC 4 1986 REA48 A 00002BC 4 2016 REA48 A 00002BC 4 2016 REA53 A 00002BC 4 2017 REA51 A 00002BC 4 2017 REA51 A 00002BC 4 2017 REA51 A 00002BC 4 2017 REA53 A 000002BC 4 2017 REA53 A 00002BC 4 2137 REA55 A 00003CT 4 2228 REA55 A 00003CT 4 2228 REA55 A 00003CT 4 2228 REA55 A 00003CT 4 2228 REA55 A 00003CT 4 2228 REA55 A 00003CT 4 2228 REA55 A 00003CT 4 2228 REA55 A 00003CT 4 2258 REA56 A 00003CT 4 2258 REA56 A 00003CT 4 2258 REA56 A 00003CT 4 2258 REA56 A 00003CT 4 2258 REA56 A 00003	CA2J CA2C				1010			
EEA28 A 000020DC 4 1408 EEA29 A 00002174 4 1439 EEA3 A 00001204 4 648 EEA31 A 0000220C 4 1469 EEA31 A 00002244 4 1499 EEA32 A 0000233C 4 1599 EEA33 A 00002314 4 1560 EEA33 A 00002314 4 1560 EEA34 A 0000246C 4 1590 EEA35 A 00002504 4 1650 EEA36 A 00002504 4 1650 EEA36 A 00002504 4 1681 EEA37 A 00002634 4 1681 EEA38 A 000026C 4 1711 EEA41 A 0000276 4 1771 EEA41 A 0000276 4 1771 EEA41 A 0000276 4 1771 EEA41 A 00002894 4 1805 EEA44 A 000029C 4 1835 EEA44 A 000029C 4 1835 EEA44 A 000029C 4 1865 EEA44 A 000029C 4 1865 EEA44 A 000028C 4 1986 EEA44 A 000028C 4 1986 EEA44 A 000028C 4 1986 EEA44 A 00002BC 4 2016 EEA44 A 00002BC 4 2016 EEA55 A 00003B4 4 2047 EEA50 A 00002BC 4 2016 EEA53 A 00002BC 4 2016 EEA53 A 00002BC 4 2016 EEA53 A 00002BC 4 2016 EEA55 A 00002BC 4 2017 EEA55 A 00002BC 4 2016 EEA55 A 00003B4 4 2167 EEA55 A 00003B4 4 2168 EEA56 A 00003B4 4 2218 EEA56 A 00003B4 4 2228 EEA58 A 00003B4 4 2228 EEA58 A 00003B4 4 2228 EEA58 A 00003B4 4 2228 EEA58 A 00003B4 4 2228 EEA58 A 00003B4 4 2228 EEA58 A 00003BA 4 2228 EEA58 A 00003BA 4 2228 EEA58 A 00003BA 4 2228 EEA58 A 00003BA 4 2228 EEA58 A 00003BA 4 2228 EEA58 A 00003BA 4 2228 EEA58 A 00003BA 4 2228 EEA58 A 00003BA 4 2228 EEA58 A 00003BA 4 2228 EEA58 A 00003BA 4 2228 EEA58 A 00003BA 4 2228 EEA58 A 00003BA 4 2228 EEA58 A 00003BA 4 2228 EEA58 A 00003BA 4 2228 EEA58 A 00003BA 4 2239	IEA&U DEAO?	_			1040			
REA29 A 00002174 4 1439 REA30 A 00001204 4 648 REA30 A 000022CC 4 1469 REA31 A 000022CC 4 1469 REA32 A 000023C 4 1529 REA33 A 000023D4 4 1560 REA34 A 000025D4 4 1650 REA34 A 000025D4 4 1620 REA36 A 000025D4 4 1650 REA37 A 000025C 4 1650 REA38 A 000025C 4 1711 REA39 A 00002CC 4 1711 REA40 A 000027C 4 1741 REA41 A 000027C 4 1771 REA41 A 000027C 4 1835 REA42 A 000025C 4 1885 REA44 A 000025C 4 1885 REA44 A 00002CC 4 1885 REA44 A 00002CC 4 1885 REA45 A 00002CC 4 1885 REA46 A 00002CC 4 1885 REA41 A 00002CC 4 1885 REA41 A 00002CC 4 1885 REA42 A 00002CC 4 1885 REA43 A 00002CC 4 1885 REA44 A 00002CC 4 1885 REA44 A 00002CC 4 1885 REA44 A 00002CC 4 1885 REA45 A 00002CC 4 1885 REA46 A 00002CC 4 1885 REA47 A 00002CC 4 1885 REA47 A 00002CC 4 1885 REA48 A 00002CC 4 1885 REA47 A 00002CC 4 1885 REA48 A 00002CC 4 1885 REA48 A 00002CC 4 1885 REA47 A 00002CC 4 1885 REA48 A 00002CC 4 1885 REA48 A 00002CC 4 1885 REA47 A 00002CC 4 1885 REA48 A 00002CC 4 1886 REA48 A 00002CC 4 1886 REA48 A 00002CC 4 1886 REA48 A 00002CC 4 1886 REA48 A 00002CC 4 1886 REA48 A 00002CC 4 1886 REA48 A 00002CC 4 1886 REA48 A 00002CC 4 1886 REA48 A 00002CC 4 1886 REA48 A 00002CCC 4 1886 REA56 A 00002TC 4 2218 REA55 A 00002TC 4 2218 REA55 A 00002TC 4 2228 REA55 A 00002TC 4 2258 REA568 A 00003CC 4 2288 REA568 A 00003CC 4 2288 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289 REA568 A 00003CCC 4 2289	EA& / EA 9 0				13/8			
REA3 A 00001204 4 648 REA30 A 0000220C 4 1469 REA31 A 00002234 4 1499 REA32 A 0000233C 4 1529 REA33 A 000023B4 4 1560 REA33 A 0000246C 4 1590 REA35 A 0000250C 4 1650 REA37 A 0000259C 4 1650 REA37 A 0000250C 4 1711 REA38 A 000026C 4 1711 REA38 A 00002764 4 1741 REA40 A 0000276C 4 1741 REA41 A 0000276C 4 1771 REA41 A 00002894 4 1805 REA41 A 000029C 4 1835 REA44 A 000029C 4 1835 REA44 A 000029C 4 1835 REA44 A 000029C 4 1835 REA44 A 000029C 4 1865 REA45 A 000029C 4 1895 REA46 A 000029C 4 1895 REA46 A 000029C 4 1895 REA47 A 000028BC 4 1986 REA48 A 000028BC 4 1986 REA49 A 00002BC 4 1986 REA49 A 00002EBC 4 2016 REA51 A 00002EBC 4 2016 REA53 A 00002EB4 4 2016 REA53 A 00002EB4 4 2016 REA54 A 00002EB4 4 2016 REA55 A 00001334 4 710 REA55 A 00002EB4 4 2107 REA55 A 00002EB4 4 2107 REA55 A 00002EB4 4 2107 REA55 A 00002EB4 4 2107 REA55 A 00002EB4 4 2107 REA55 A 00003E4 4 2188 REA55 A 00003E4 4 2188 REA55 A 00003E4 4 2188 REA55 A 00003E4 4 2288 REA56 A 00003E4 4 2289	EAZO EAGO	A		=	1408			
REA30 A 0000220C 4 1469 REA31 A 0000233C 4 1529 REA32 A 000023D4 4 1560 REA33 A 0000246C 4 1590 REA34 A 00002504 4 1620 REA35 A 00002504 4 1680 REA36 A 0000250C 4 1650 REA37 A 000026C 4 1711 REA39 A 000026C 4 1711 REA39 A 0000276C 4 1741 REA39 A 0000129C 4 678 REA40 A 0000129C 4 1771 REA40 A 00002834 4 1805 REA41 A 00002834 4 1805 REA41 A 0000283C 4 1835 REA42 A 0000283C 4 1835 REA44 A 0000283C 4 1835 REA44 A 0000283C 4 1835 REA44 A 0000284C 4 1865 REA44 A 000029C 4 1865 REA44 A 000029C 4 1865 REA44 A 000028C 4 1895 REA44 A 000028C 4 1986 REA46 A 000038C 4 1986 REA46 A 000038C 4 1986 REA56 A 00001334 4 2016 REA56 A 00001334 4 2016 REA56 A 00002EC 4 2077 REA56 A 00002EC 4 2187 REA56 A 00002EC 4 2187 REA56 A 00002EC 4 2076 REA57 A 00003C4 4 2188 REA57 A 00003C4 4 2288 REA58 A 00003C4 4 2288 REA58 A 00003C4 4 2288 REA57 A 00003C4 4 2288 REA58 A 00003C4 4 2288	EAZ9	A			1439			
REA31 A 00002234 4 1499 REA32 A 00002316 4 1529 REA33 A 00002314 4 1560 REA34 A 0000246C 4 1590 REA35 A 00002504 4 1620 REA36 A 00002504 4 1681 REA37 A 000026C 4 1711 REA38 A 000026C 4 1711 REA38 A 0000276C 4 1711 REA39 A 0000276C 4 1711 REA40 A 0000276C 4 1711 REA41 A 0000276C 4 1771 REA41 A 00002894 4 1805 REA41 A 00002894 4 1805 REA41 A 0000280C 4 1835 REA42 A 000029C 4 1835 REA43 A 0000286C 4 1895 REA44 A 0000286C 4 1895 REA45 A 0000286C 4 1895 REA46 A 0000286C 4 1895 REA47 A 0000286C 4 1956 REA48 A 0000286C 4 1956 REA48 A 0000286C 4 1956 REA49 A 00002CC 4 2016 REA50 A 00002EC 4 2017 REA50 A 00002EC 4 2016 REA50 A 00002EC 4 2017 REA51 A 00002EC 4 2017 REA52 A 00002EC 4 2137 REA53 A 00002EC 4 2137 REA55 A 00003EC 4 2198 REA56 A 0000317C 4 2228 REA57 A 000032AC 4 2319	CEA3				648			
REA32 A 0000233C 4 1529 REA33 A 000023B4 4 1560 REA34 A 000024BC 4 1590 REA36 A 0000259C 4 1650 REA37 A 0000259C 4 1650 REA37 A 000025C 4 1650 REA38 A 000025C 4 1711 REA39 A 000026C 4 1711 REA39 A 000027C 4 1771 REA44 A 0000129C 4 678 REA41 A 000027FC 4 1771 REA41 A 0000289C 4 1835 REA42 A 000029C 4 1835 REA42 A 000029C 4 1835 REA43 A 000029C 4 1835 REA44 A 000029C 4 1835 REA44 A 000028C 4 1895 REA44 A 000028C 4 1895 REA44 A 000028C 4 1895 REA45 A 000028C 4 1895 REA46 A 000028C 4 1895 REA46 A 000028C 4 1895 REA47 A 000028C 4 1895 REA48 A 00002BC 4 1956 REA48 A 00002BC 4 1956 REA49 A 00002BC 4 1956 REA48 A 00002CC 4 1956 REA49 A 00002CC 4 2016 REA50 A 00002CC 4 2017 REA50 A 00002CC 4 2017 REA50 A 00002BC 4 2017 REA51 A 00002CC 4 2017 REA52 A 00002FC 4 2137 REA53 A 00002FC 4 2137 REA55 A 00003CC 4 2198 REA55 A 00003CC 4 2198 REA55 A 00003CC 4 2198 REA55 A 00003CC 4 2198 REA55 A 00003CC 4 2288 REA55 A 00003CC 4 2289 REA55 A 00003CC 4 2289 REA55 A 00003CC 4 2289 REA55 A 00003CC 4 2289 REA55 A 00003CC 4 2289 REA55 A 00003CC 4 2289 REA55 A 00003CC 4 2289 REA55 A 00003CC 4 2289 REA56 A 00003CC 4 2238 REA56 A 00003CC 4 2238 REA57 A 00003CC 4 2238	EA3U				1469			
REA33 A 000023B4 4 1560 REA35 A 0000246C 4 1590 REA36 A 0000259C 4 1650 REA37 A 0000259C 4 1681 REA38 A 000026C 4 1711 REA39 A 0000276C 4 1711 REA39 A 0000276C 4 1771 REA4 A 000027FC 4 1771 REA4 A 000027FC 4 1771 REA41 A 00002894 4 1805 REA41 A 0000280C 4 1805 REA42 A 000029C 4 1835 REA42 A 000028C 4 1885 REA44 A 000028C 4 1895 REA45 A 000028C 4 1895 REA46 A 000028C 4 1895 REA47 A 000028C 4 1895 REA48 A 000028C 4 1996 REA48 A 000028C 4 1996 REA49 A 000028C 4 1996 REA47 A 00002CEC 4 1996 REA48 A 00002CEC 4 2016 REA49 A 00002CEC 4 2016 REA49 A 00002EC 4 2017 REA50 A 00002EC 4 2017 REA51 A 00002EC 4 2016 REA52 A 00002EC 4 2016 REA53 A 00002EC 4 2016 REA54 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2198 REA55 A 00002EC 4 2198 REA55 A 00002EC 4 2198 REA55 A 00003E4 4 2198 REA55 A 00003E4 4 2198 REA55 A 00003E4 4 2198 REA55 A 00003E4 4 2198 REA55 A 00003E4 4 2198 REA55 A 00003E4 4 2288 REA56 A 00003E4 4 2288 REA57 A 0000317C 4 2258 REA57 A 000032L4 4 2289 REA58 A 00003EA 4 2288 REA57 A 00003EA 4 2288 REA57 A 00003E4 4 2288 REA58 A 00003EA 4 2288 REA58 A 00003EA 4 2288 REA55 A 00003EA 4 2288 REA56 A 00003EA 4 2288 REA57 A 00003EA 4 2288 REA58 A 00003EA 4 2289 REA58 A 00003EA 4 2289 REA58 A 00003EA 4 2289 REA58 A 00003EA 4 2289 REA58 A 00003EA 4 2289 REA58 A 00003EA 4 2289	EA31				1499			
REA34 A 0000246C 4 1590 REA35 A 0000250C 4 1650 REA36 A 0000259C 4 1650 REA37 A 00002634 4 1681 REA38 A 000026C 4 1711 REA39 A 00002764 4 1741 REA39 A 0000129C 4 678 REA40 A 000027FC 4 1771 REA41 A 00002894 4 1805 REA41 A 0000292C 4 1835 REA42 A 0000292C 4 1835 REA43 A 000029C 4 1835 REA44 A 000028C 4 1895 REA45 A 00002AF4 4 1926 REA46 A 00002RFC 4 1996 REA46 A 00002CC 4 1996 REA47 A 00002CC 4 1986 REA48 A 00002CC 4 1986 REA47 A 00002CC 4 1986 REA48 A 00002CC 4 1986 REA49 A 00002CC 4 1986 REA49 A 00002CC 4 1986 REA49 A 00002CC 4 1986 REA49 A 00002CC 4 2016 REA49 A 00002CC 4 2016 REA49 A 00002CC 4 2016 REA55 A 00001334 4 710 REA55 A 00001334 4 710 REA51 A 00002EC 4 2017 REA51 A 00002EC 4 2107 REA51 A 00002CC 4 2137 REA55 A 00003CC 4 2198 REA56 A 00002FIC 4 2137 REA57 A 00003CC 4 2198 REA56 A 00003CC 4 2198 REA57 A 0000317C 4 2258 REA57 A 0000317C 4 2258 REA57 A 00003214 4 2228 REA57 A 00003214 4 2228 REA58 A 0000317C 4 2258 REA57 A 00003214 4 2289 REA58 A 0000317C 4 2258 REA58 A 0000317C 4 2258 REA57 A 00003214 4 2289 REA58 A 0000317C 4 2258 REA58 A 0000317C 4 2258 REA58 A 000032AC 4 2319	REA32	A			1529			
REA35 A 00002504 4 1620 REA37 A 0000250C 4 1650 REA37 A 000026CC 4 1711 REA38 A 00002764 4 1711 REA39 A 00002764 4 1741 REA4 A 0000129C 4 678 REA41 A 000027FC 4 1771 REA41 A 00002894 4 1805 REA42 A 000029C 4 1835 REA43 A 000029C 4 1835 REA43 A 000029C 4 1865 REA44 A 000028C 4 1865 REA44 A 000028C 4 1865 REA45 A 000028C 4 1895 REA46 A 000028C 4 1895 REA46 A 000028C 4 1986 REA47 A 00002CC 4 1986 REA47 A 00002CC 4 1986 REA48 A 00002CC 4 1986 REA49 A 00002CC 4 2016 REA49 A 00002CC 4 2016 REA50 A 00002EC 4 2016 REA50 A 00002EC 4 2017 REA51 A 00002CC 4 2018 REA55 A 00002CC 4 2017 REA55 A 00003CC 4 2018 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2017 REA55 A 00002EC 4 2016 REA55 A 00003EC 4 228 REA55 A 00003EC 4 228 REA55 A 00003EC 4 228 REA56 A 00003EC 4 228 REA57 A 000032L4 4 2289 REA55 A 000032L4 4 2289 REA55 A 000032L4 4 2289 REA55 A 00003EC 4 2319	EA33	A		_	1560			
REA36 A 0000259C 4 1650 REA37 A 00002634 4 1681 REA38 A 000026CC 4 1711 REA39 A 00002764 4 1741 REA39 A 00002764 4 1771 REA40 A 0000276C 4 1771 REA41 A 000028FC 4 1771 REA41 A 000028P4 4 1805 REA42 A 0000292C 4 1835 REA42 A 000029C 4 1835 REA43 A 000029C 4 1885 REA43 A 000028C 4 1895 REA46 A 00002AF4 4 1926 REA46 A 00002AF4 4 1926 REA46 A 00002BC 4 1956 REA47 A 00002CC 4 1986 REA47 A 00002CC 4 1986 REA48 A 00002CC 4 1986 REA49 A 00002CC 4 1986 REA49 A 00002BC 4 2016 REA50 A 00002BC 4 2017 REA51 A 00002BC 4 2017 REA52 A 00002F1C 4 2107 REA53 A 00002BC 4 2107 REA51 A 00002EC 4 2007 REA51 A 00002BC 4 2107 REA52 A 00002F1C 4 2107 REA53 A 00002BC 4 2108 REA54 A 00002BC 4 2108 REA55 A 00002F1C 4 2107 REA55 A 00003BC 4 2108 REA56 A 00003BC 4 2108 REA57 A 00003BC 4 2288 REA56 A 00003BC 4 2288 REA57 A 00003BC 4 2288 REA57 A 00003BC 4 2288 REA57 A 00003BC 4 2288 REA57 A 00003BC 4 2288 REA55 A 00003BC 4 2288 REA56 A 00003BC 4 2288 REA57 A 00003BC 4 2288 REA557 A 00003BC 4 2288	REA34	A			1590			
REA37 A 00002634 4 1681 REA38 A 00002764 4 1741 REA39 A 00002764 4 1771 REA4 A 0000129C 4 678 REA41 A 000027FC 4 1777 REA41 A 00002894 4 1805 REA42 A 000029C 4 1835 REA44 A 000029C 4 1835 REA44 A 000028C 4 1885 REA45 A 000028C 4 1895 REA45 A 000028F4 4 1996 REA46 A 000028C 4 1996 REA46 A 00002CA 4 1996 REA47 A 00002CC 4 1996 REA48 A 00002CBC 4 1996 REA48 A 00002CBC 4 2016 REA48 A 00002CBC 4 2016 REA50 A 00002DEC 4 2017 REA51 A 00002EB4 4 2047 REA51 A 00002EB4 4 2107 REA51 A 00002EB4 4 2107 REA53 A 00002FB4 4 2107 REA55 A 00003DEC 4 2107 REA55 A 00003DEC 4 2108 REA56 A 00002CB4 4 2108 REA56 A 00002CB4 4 2108 REA57 A 00002CB4 4 2168 REA56 A 00003DEC 4 2168 REA56 A 00003DEC 4 2288 REA56 A 00003TC 4 2288 REA56 A 00003CAC 4 2289 REA57 A 00003CAC 4 2219	REA35	A		4	1620			
REA38 A 000026CC 4 1711 REA39 A 00002764 4 1741 REA4 A 0000129C 4 678 REA40 A 000028FC 4 1771 REA41 A 00002894 4 1805 REA41 A 00002894 4 1805 REA42 A 000029CC 4 1835 REA43 A 000029CC 4 1885 REA44 A 00002A5C 4 1895 REA44 A 00002A5C 4 1895 REA45 A 00002AF4 4 1926 REA46 A 00002BC 4 1956 REA47 A 00002CBC 4 1986 REA48 A 00002CBC 4 2016 REA49 A 00002D5 4 2016 REA50 A 00002D5 4 2017 REA51 A 00002EC 4 2017 REA51 A 00002EC 4 2017 REA51 A 00002EC 4 2077 REA51 A 00002F1C 4 2137 REA53 A 00002F1C 4 2137 REA53 A 00003F1 4 2188 REA54 A 00003F1 4 2188 REA55 A 00003F1 4 2188 REA56 A 00003T7 4 2288 REA56 A 00003T7 4 2288 REA57 A 00003214 4 2289 REA57 A 000032AC 4 2319	REA36	A		_	1650			
REA39 A 00002764 4 1741 REA41 A 0000129C 4 678 REA40 A 000027FC 4 1771 REA41 A 00002894 4 1805 REA42 A 000029C 4 1885 REA43 A 000029C 4 1885 REA44 A 0000245C 4 1895 REA44 A 00002A5C 4 1895 REA45 A 00002BC 4 1926 REA46 A 00002BC 4 1956 REA46 A 00002CC 4 1986 REA47 A 00002CC 4 1986 REA48 A 00002CC 4 1986 REA48 A 00002CC 4 1986 REA49 A 00002DE 4 2016 REA50 A 00001334 4 710 REA51 A 00002EC 4 2077 REA51 A 00002EC 4 2077 REA51 A 00002EC 4 2197 REA52 A 00002FB 4 2137 REA53 A 00002FB 4 2137 REA53 A 00002FB 4 2137 REA55 A 0000304C 4 2198 REA56 A 0000304C 4 2198 REA56 A 0000317C 4 2258 REA56 A 0000317C 4 2258 REA57 A 000032AC 4 2289 REA57 A 000032AC 4 2319		A						
REA4 A 0000129C 4 678 REA40 A 000027FC 4 1771 REA41 A 00002894 4 1805 REA42 A 000029C 4 1835 REA43 A 000029C 4 1865 REA44 A 00002A5C 4 1895 REA45 A 00002A5C 4 1956 REA46 A 00002BC 4 1956 REA46 A 00002C24 4 1986 REA47 A 00002C24 4 1986 REA47 A 00002C24 4 1986 REA48 A 00002CBC 4 2016 REA49 A 00002BC 4 2016 REA50 A 00002BC 4 207 REA51 A 00002BC 4 207 REA53 A 00002FC 4 207 REA51 A 00002FC 4 2137 REA55 A 00002FC 4 2137 REA55 A 00002FC 4 2137 REA55 A 00002FC 4 2138 REA56 A 00002FC 4 2138 REA56 A 00003FC 4 2198 REA57 A 00003CC 4 2198 REA56 A 00003TC 4 2258 REA56 A 00003TC 4 2258 REA57 A 000032C 4 2289 REA57 A 000032C 4 2319		A		4	1711			
REA4 A 0000129C 4 678 REA40 A 000027FC 4 1771 REA41 A 00002894 4 1805 REA42 A 000029C 4 1835 REA43 A 000029C 4 1865 REA44 A 00002A5C 4 1895 REA45 A 00002A5C 4 1956 REA46 A 00002BC 4 1956 REA46 A 00002C24 4 1986 REA47 A 00002C24 4 1986 REA47 A 00002C24 4 1986 REA48 A 00002CBC 4 2016 REA49 A 00002BC 4 2016 REA50 A 00002BC 4 207 REA51 A 00002BC 4 207 REA53 A 00002FC 4 207 REA51 A 00002FC 4 2137 REA55 A 00002FC 4 2137 REA55 A 00002FC 4 2137 REA55 A 00002FC 4 2138 REA56 A 00002FC 4 2138 REA56 A 00003FC 4 2198 REA57 A 00003CC 4 2198 REA56 A 00003TC 4 2258 REA56 A 00003TC 4 2258 REA57 A 000032C 4 2289 REA57 A 000032C 4 2319	REA39	A	00002764	4	1741			
REA40 A 000027FC 4 1771 REA41 A 00002894 4 1805 REA42 A 0000292C 4 1835 REA43 A 000029C4 4 1865 REA44 A 00002A5C 4 1895 REA45 A 00002AF4 4 1926 REA46 A 00002BSC 4 1956 REA47 A 00002CBC 4 1986 REA47 A 00002CBC 4 2016 REA48 A 00002CBC 4 2016 REA49 A 00002CBC 4 2016 REA5 A 00001334 4 710 REA5 A 00002EC 4 2077 REA5 A 00002EC 4 2137 REA51 A 00002EB4 4 2168 REA52 A 00002F1C 4 2137 REA53 A 00002FB4 4 2168 REA53 A 00003CH 4 2188 REA55 A 00003CH 4 2188 REA56 A 00003CH 4 228 REA57 A 00003CH 4 228 REA57 A 00003CH 4 228 REA57 A 00003CH 4 228 REA57 A 00003CH 4 228 REA57 A 00003CH 4 228 REA57 A 00003CH 4 228 REA57 A 00003CH 4 228 REA57 A 00003CH 4 228 REA57 A 00003CH 4 228 REA57 A 00003CH 4 228 REA58 A 00003CH 4 2288 REA57 A 00003CH 4 2288 REA57 A 00003CH 4 2288 REA57 A 00003CH 4 2288		A	0000129C	4	678			
REA41 A 00002894 4 1805 REA42 A 000029CC 4 1885 REA43 A 000029CC 4 1895 REA44 A 00002A5C 4 1895 REA45 A 00002AF4 4 1926 REA46 A 00002B8C 4 1956 REA47 A 00002C24 4 1986 REA47 A 00002CBC 4 2016 REA48 A 00002CBC 4 2016 REA49 A 00002D5 4 2016 REA5 A 00001334 4 710 REA5 A 00002EC 4 2077 REA5 A 00002EC 4 2077 REA5 A 00002EC 4 2077 REA51 A 00002EC 4 2077 REA52 A 00002F1C 4 2137 REA52 A 00002F1C 4 2137 REA53 A 00002F1C 4 2137 REA53 A 00002F1C 4 2188 REA55 A 000030CC 4 2198 REA55 A 000030CC 4 2198 REA55 A 000030CC 4 228 REA56 A 0000317C 4 2258 REA57 A 000032AC 4 2319 REA57 A 000032AC 4 2319	REA40	A	000027FC	4	1771			
REA42 A 000029CC 4 1835 REA43 A 000029C4 4 1865 REA44 A 00002A5C 4 1895 REA45 A 00002AF4 4 1926 REA46 A 00002B8C 4 1956 REA47 A 00002C24 4 1986 REA47 A 00002CBC 4 2016 REA49 A 00002D54 4 2047 REA5 A 00001334 4 710 REA5 A 00002BC 4 2077 REA5 A 00002BC 4 2077 REA51 A 00002E84 4 2107 REA52 A 00002F1C 4 2137 REA52 A 00002F1C 4 2137 REA53 A 00002F1C 4 2137 REA53 A 00003CF1 4 2188 REA54 A 000030C 4 2198 REA55 A 000030C 4 2198 REA55 A 0000317C 4 2228 REA56 A 0000317C 4 2258 REA57 A 00003214 4 2289 REA57 A 000032AC 4 2319				4				
REA43					1835			
REA44 A 00002A5C 4 1895 REA45 A 00002BC 4 1956 REA47 A 00002CBC 4 1986 REA48 A 00002CBC 4 2016 REA49 A 00002D54 4 2047 REA50 A 00002DCC 4 2077 REA51 A 00002CC 4 2077 REA51 A 00002EC 4 2107 REA52 A 00002FC 4 2107 REA52 A 00002FC 4 2137 REA53 A 00002FC 4 2188 REA53 A 00002FC 4 2188 REA55 A 00002FC 4 2188 REA55 A 00003T1C 4 2188 REA55 A 00003T7C 4 2258 REA56 A 0000317C 4 2258 REA57 A 000032AC 4 2319					1865			
REA45 A 00002AF4 4 1926 REA46 A 00002B8C 4 1956 REA47 A 00002CBC 4 2016 REA49 A 00002D54 4 2047 REA5 A 00002D54 4 2047 REA5 A 00002BC 4 2077 REA5 A 00002BC 4 2077 REA5 A 00002BC 4 2077 REA51 A 00002EC 4 2107 REA52 A 00002F1C 4 2137 REA53 A 00002F1C 4 2137 REA53 A 00002F1C 4 2188 REA54 A 0000304C 4 2198 REA55 A 0000304C 4 2258 REA56 A 0000317C 4 2258 REA57 A 000032AC 4 2289 REA58 A 000032AC 4 2219	REA44				1895			
REA46 A 00002B8C 4 1956 REA47 A 00002C24 4 1986 REA48 A 00002CBC 4 2016 REA49 A 00002D54 4 2047 REA5 A 00001334 4 710 REA50 A 00002DEC 4 2077 REA51 A 00002E84 4 2107 REA52 A 00002F1C 4 2137 REA53 A 00002F1C 4 2137 REA53 A 00002F1C 4 2168 REA54 A 0000304C 4 2198 REA55 A 0000304C 4 2228 REA55 A 0000317C 4 2228 REA56 A 0000317C 4 2228 REA57 A 000032AC 4 2319								
REA47 A 00002C24 4 1986 REA48 A 00002CBC 4 2016 REA49 A 00002D54 4 2047 REA55 A 00001334 4 710 REA50 A 00002DEC 4 2077 REA51 A 00002E84 4 2107 REA52 A 00002F1C 4 2137 REA53 A 00002FB4 4 2168 REA54 A 0000304C 4 2198 REA55 A 000030E4 4 2228 REA56 A 0000317C 4 2258 REA57 A 00003214 4 2289 REA57 A 000032AC 4 2319					1956			
REA48 A 00002CBC 4 2016 REA49 A 00002D54 4 2047 REA5 A 00001334 4 710 REA50 A 00002DEC 4 2077 REA51 A 00002E84 4 2107 REA52 A 00002F1C 4 2137 REA53 A 00002FB4 4 2168 REA55 A 0000304C 4 2198 REA55 A 0000304C 4 2228 REA56 A 0000317C 4 2228 REA56 A 0000317C 4 2258 REA57 A 000032AC 4 2319					1986			
REA49 A 00002D54 4 2047 REA5 A 00001334 4 710 REA50 A 00002DEC 4 2077 REA51 A 00002E84 4 2107 REA52 A 00002F1C 4 2137 REA53 A 00002FB4 4 2168 REA54 A 0000304C 4 2198 REA55 A 000030E4 4 2228 REA56 A 0000317C 4 2258 REA57 A 00003214 4 2289 REA58 A 000032AC 4 2319				_				
REA5 A 00001334 4 710 REA50 A 00002DEC 4 2077 REA51 A 00002E84 4 2107 REA52 A 00002F1C 4 2137 REA53 A 00002FB4 4 2168 REA54 A 0000304C 4 2198 REA55 A 000030E4 4 2228 REA56 A 0000317C 4 2258 REA57 A 00003214 4 2289 REA58 A 000032AC 4 2319					2017			
REA50 A 00002DEC 4 2077 REA51 A 00002E84 4 2107 REA52 A 00002F1C 4 2137 REA53 A 00002FB4 4 2168 REA54 A 0000304C 4 2198 REA55 A 000030E4 4 2228 REA56 A 0000317C 4 2258 REA57 A 00003214 4 2289 REA58 A 000032AC 4 2319								
REA51 A 00002E84 4 2107 REA52 A 00002F1C 4 2137 REA53 A 00002FB4 4 2168 REA54 A 0000304C 4 2198 REA55 A 000030E4 4 2228 REA56 A 0000317C 4 2258 REA57 A 00003214 4 2289 REA58 A 000032AC 4 2319								
REA52 A 00002F1C 4 2137 REA53 A 00002FB4 4 2168 REA54 A 0000304C 4 2198 REA55 A 000030E4 4 2228 REA56 A 0000317C 4 2258 REA57 A 00003214 4 2289 REA58 A 000032AC 4 2319								
REA53 A 00002FB4 4 2168 REA54 A 0000304C 4 2198 REA55 A 000030E4 4 2228 REA56 A 0000317C 4 2258 REA57 A 00003214 4 2289 REA58 A 000032AC 4 2319					9197			
REA54 A 0000304C 4 2198 REA55 A 000030E4 4 2228 REA56 A 0000317C 4 2258 REA57 A 00003214 4 2289 REA58 A 000032AC 4 2319								
REA55 A 000030E4 4 2228 REA56 A 0000317C 4 2258 REA57 A 00003214 4 2289 REA58 A 000032AC 4 2319	EAJO EAKA							
REA56 A 0000317C 4 2258 REA57 A 00003214 4 2289 REA58 A 000032AC 4 2319								
REA57 A 00003214 4 2289 REA58 A 000032AC 4 2319								
REA58 A 000032AC 4 2319								
REA58 A 000032AC 4 2319								
REA59 A 00003344 4 2349					2319			

											Page	
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES						
E A6	A	000013CC	4	740								
EA60	A	000033DC	4	2379								
CA	A	00003474	4	2413								
EA62	A	0000350C	4	2443								
EAG1 EAG2 EAG4 EAG5 EAG6 EAG7 EAG8 EAG9	A	000035A4	4	2473								
E A64	A	0000363C	4	2503								
EA65	A	000036D4	4	2534								
EA66	A	0000376C	4	2564								
EA67	A	00003804	4	2594								
EA68	A	0000389C	4	2624								
EA69	A	00003934	4	2655								
EA7	A	00001464	4	770								
EA70	A	000039CC	4	2685								
EA71	A	00003A64	4	2715								
EA7 EA70 EA71 EA72 EA73 EA74 EA75 EA76 EA77 EA78 EA79	A	00003AFC	4	2745								
EA73	A	00003B94	4	2776								
EA74	A	00003C2C	4	2806								
EA75	A	00003CC4	4	2836								
EA76	A	00003D5C	4	2866								
EA77	A	00003DF4	4	2896								
EA78	A	00003E8C	4	2930								
LA/9	A	00003F24	4	2960								
LAO EAOO	A	000014FC	4	800								
LAOU GAO1	A	00003FBC	4	2990								
EA79 EA8 EA80 EA81 EA82 EA83 EA84 EA85	A	00004054 000040EC	4	3020								
CAO& CAQQ	A	000040EC	4	3051 3081								
LAOS Eaqa	A A	00004184 0000421C	4	3111								
6404 64 95	A .	0000421C 000042B4	4	3141								
EAQS FAQG	A A	000042B4	4	3172								
F Λ8 7	A A	0000434C 000043E4	4	3202								
EA88	A	00004321 0000447C	4	3232								
EA89	Ä	00004514	4	3262								
EA9	Ä	00001511	$\overline{4}$	831								
EA90	Ä	000045AC	$\overline{4}$	3293								
EA91	A	00004644	4	3323								
EA92	Ā	000046DC	4	3353								
EA93	Ä	00004774	$\overline{4}$	3383								
EA94	Ä	0000480C	4	3413								
EA95	Ā	000048A4	$ar{4}$	3447								
E A96	A	0000493C	$\bar{4}$	3477								
E A97	A	000049D4	4	3507								
EA98	A	00004A6C	4	3537								
EA99	A	00004B04	4	3568								
EADDR	A	000001C	4	470	266							
EG2LOW	U	00000DD	1	413								
EG2PATT	U	AABBCCDD	1	412								
ELEN	A	0000018	4	469								
PTDWSAV	D	00000448	8	337	324	328						
PTERROR	I	000003DC	4	304	279							
PTSAVE	<u>F</u>	00000440	4	334	304	331						
PTSVR5	<u>F</u>	00000444	4	335	305	330						
KL0001	U	0000004E	1	191	207							
KL0002 KT0001	U	0000004E	1 20	224 188	240 191	208						
	C	0000022A	ΩΛ	100	1 () 1	414141						

SYMBOL	ТҮРЕ	VALUE	LENGTH	DEEN	REFERENCES			
					KLI LIKEIVOLIS			
OLDPSW	U	00000140	0	127	4.477			
	A	000010B8	4	580	4475			
0	A	00001610 00004B80	4	853 3590	4484			
1 00 1 01	A. A	00004B80 00004C18	4 4	3620	4574 4575			
02	Δ	00004C18	4	3650	4576			
03	A	00004CB0 00004D48	4	3681	4577			
04	A	00004DE0	$\dot{4}$	3711	4578			
05	A	00004E78	4	3741	4579			
106	A	00004F10	4	3771	4580			
L 07	A	00004FA8	4	3802	4581			
08	A	00005040	4	3832	4582			
109	A	000050D8	4	3862	4583			
1	A	000016A8	4	883	4485			
10	A	00005170	4	3892	4584			
11	A.	00005208 000052A0	4	3922 3956	4585			
12 13	A A	000052A0 00005338	4	3986	4586 4587			
113	A	000053B0	4	4016	4588			
15	A	00005468	4	4046	4589			
16	A	00005500	4	4077	4590			
17	Ā	00005598	$\bar{4}$	4107	4591			
.18	A	00005630	4	4137	4592			
.19 .2	A	000056C8	4	4167	4593			
2	A	00001740	4	913	4486			
20	A	00005760	4	4198	4594			
21	A	000057F8	4	4228	4595			
22	A	00005890	4	4258	4596			
23	A	00005928 000059C0	4	4288 4319	4597 4598			
124 125	A. A	000059C0 00005A58	4 4	4319	4599			
26	Δ	00005A50	4	4379	4600			
27	A	00005B88	4	4409				
28	Ä	00005C20	$\overline{4}$	4439	4602			
3	Ā	000017D8	$ar{4}$	944	4487			
4	A	00001870	4	974	4488			
5	A	00001908	4	1004	4489			
.6	A	000019A0	4	1034	4490			
.7	A	00001A38	4	1065	4491			
18	A	00001AD0	4	1095	4492			
9	A	00001B68	4	1125	4493			
2 20	A	00001150 00001C00	4	610 1155	4476 4494			
21	Α Δ	00001C00 00001C98	4	1189	4494			
22	A	00001C98	4	1219	4496			
23	Ä	00001D30 00001DC8	4	1249	4497			
2 4	Ä	00001E60	$\dot{4}$	1279	4498			
5	A	00001EF8	4	1310	4499			
26	A	00001F90	4	1340	4500			
27	A	00002028	4	1370	4501			
28	A	000020C0	4	1400	4502			
29	A	00002158	4	1431	4503			
3	A	000011E8	4	640	4477			
80	A	000021F0	4	1461	4504			
81	A	00002288	4	1491	4505			

SYMBOL	TYPE	- e7- 09- mul t VALUE	LENGTH	DEFN	REFERENCES	26 Jul 2025 1	3. 00. UI	rage	108
	TIPE	VALUE	LENGIN	DEFN	REFERENCES				
33	A	000023B8	4		4507				
34	A	00002450	4	1582	4508				
35	A	000024E8	4	1612	4509				
36	A	00002580	4	1642	4510				
37	A	00002618	4	1673	4511				
38 39	A	000026B0 00002748	4 4	1703 1733	4512 4513				
1	A A	00002748	4	670	4478				
1 0	Ä	00001200 000027E0	4	1763	4514				
11	Ā	00002878	$\overline{4}$	1797	4515				
12	A	00002910	4	1827	4516				
13	A	000029A8	4	1857	4517				
14	A	00002A40	4	1887	4518				
15	A	00002AD8	4	1918	4519				
16	A	00002B70	4	1948	4520				
17	A	00002C08	4	1978	4521				
18 19	A A	00002CA0 00002D38	4	2008 2039	4522 4523				
))	A A	00002038	4	702	4479				
50	Ä	00001318 00002DD0	4	2069	4524				
51	A	00002E68	$\dot{4}$	2099	4525				
52	Ā	00002F00	$\overline{4}$	2129	4526				
53	A	00002F98	4	2160	4527				
54	A	00003030	4	2190	4528				
55	A	000030C8	4	2220	4529				
56	A	00003160	4	2250	4530				
57	A	000031F8	4	2281	4531				
58	A	00003290	4	2311	4532				
59 3	A A	00003328 000013B0	4	2341 732	4533 4480				
60	A	000013B0 000033C0	4	2371	4534				
30 31	Ä	00003360	4	2405	4535				
52 52	A	000034F0	$\dot{4}$	2435	4536				
33	Ā	00003588	$ar{4}$	2465	4537				
64	A	00003620	4	2495	4538				
35	A	000036B8	4	2526	4539				
36	A	00003750	4	2556	4540				
37	A	000037E8	4	2586	4541				
38	A	00003880	4	2616	4542				
39	A	00003918	4	2647 762	4543				
7 7 0	A A	00001448 000039B0	4	2677	4481 4544				
70 71	A A	000039B0 00003A48	4	2707	4544 4545				
72	A	00003A48	4	2737	4546				
73	A	00003RE0	4	2768	4547				
74	Ä	00003C10	$\overline{4}$	2798	4548				
75	A	00003CA8	4	2828	4549				
76	A	00003D40	4	2858	4550				
77	A	00003DD8	4	2888	4551				
78	A	00003E70	4	2922	4552				
79	A	00003F08	4	2952	4553				
3 30	A	000014E0	4	792 2982	4482				
80 81	A A	00003FA0 00004038	4 4	3012	4554 4555				
31 32	A A	00004038 000040D0	4	3012	4556				
33	A	00004000	4	3073	4557				

ASMA Ver. 0.7.0									26 Jul 2	U25 13	: 08: 01	Page	109
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCE	ES							
84	A	00004200	4	3103	4558								
185	A	00004298	4	3133	4559								
186	A	00004330	4	3164	4560								
187	A	000043C8	4	3194	4561 4569								
[88 [89	A	00004460 000044F8	4	3224 3254	4562 4563								
[9	A A	000044F8	4	823	4303 4483								
.90	Ä	00001378	4	3285	4564								
T91	A	00004628	4	3315	4565								
192	Ä	000046C0	$\hat{4}$	3345	4566								
193	A	00004758	4	3375	4567								
[94]	A	000047F0	4	3405	4568								
795	A	00004888	4	3439	4569								
Г96	A	00004920	4	3469	4570								
Г97	A	000049B8	4	3499	4571								
Г98	A	00004A50	4	3529	4572 4572								
F99	A	00004AE8	4	3560	4573								
FESTI NG FNUM	r u	00001004 00000004	4	424 462	260 259 30	17							
rsub	H A	00000004	2 4	462 461	259 30 263	, ,							
TTABLE	F	00005CC0	4	4474	203								
/0	Ü	00000000	1	4635									
/1	Ŭ	00000001	1	4636	262								
/10	Ü	000000A	1	4645									
/11	U	000000B	1	4646									
V12	U	000000C	1	4647									
V13	U	000000D	1	4648									
V14	U	000000E	1	4649									
V15	U	000000F	1	4650									
V16	U	00000010	1	4651									
V17	U	00000011	<u> </u>	4652									
V18 V19	U U	00000012 00000013	1	4653 4654									
/15 /1FUDGE	X	0000013	16	4034 453	262								
/101dL	X	00001054 000010E0	16	590	599								
/1010	X	00001638	16	863	872								
V10100	X	00004BA8	16	3600	3609								
/10101	X	00004C40	16	3630	3639								
/10102	X	00004CD8	16	3660	3669								
/10103	X	00004D70	16	3691	3700								
/10104	X	00004E08	16	3721	3730								
/10105	X	00004EA0	16	3751	3760								
/10106	X	00004F38	16	3781	3790								
10107	X	00004FD0	16	3812	3821								
/10108 /10109	X X	$00005068 \\ 00005100$	16 16	3842 3872	3851 3881								
710109 71011	X	00003100 000016D0	16	893	902								
10110	X	00001000	16	3902	3911								
10111	X	00005130	16	3932	3941								
10112	X	000052C8	16	3966	3975								
/10113	X	00005360	16	3996	4005								
/10114	X	000053F8	16	4026	4035								
/10115	X	00005490	16	4056	4065								
V10116	X	00005528	16	4087	4096								
10117	X	000055C0	16	4117	4126								
10118	X	00005658	16	4147	4156								

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFEREN	CES										
1054	X	00003058	16	2200	2209											
1055	X	000030F0	16	2230	2239											
1056	X	$00003188 \\ 00003220$	16 16	2260	2269											
1057	X			2291	2300											
1058	X	000032B8	16	2321	2330											
1059	X	00003350	16	2351	2360											
106	X	000013D8	16	742	751											
1060	X	000033E8	16	2381	2390											
1061	X	00003480	16	2415	2424											
1062	X	00003518	16	2445	2454											
1063	X	000035B0	16	2475	2484											
1064	X	00003648	16	2505	2514											
1065	X	000036E0	16	2536	2545											
1066	X	00003778	16	2566	2575											
1067	X	00003810	16	2596 2626	2605											
1068	X	000038A8	16	2626 2657	2635											
1069	X	00003940	16	2657	2666											
107	X	00001470	16	772	781											
1070	X	000039D8	16	2687	2696											
1071	X	00003A70	16	2717	2726											
1072	X	00003B08	16	2747	2756											
1073	X	00003BA0	16	2778	2787											
074	X	00003C38	16	2808	2817											
075	X	00003CD0	16	2838	2847											
076	X	00003D68	16	2868	2877											
1077	X	00003E00	16	2898	2907											
1078	X	00003E98	16	2932	2941											
1079	X	00003F30	16	2962	2971											
108	X	00001508	16	802	811											
1080	X	00003FC8	16	2992	3001											
1081	X	00004060	16	3022	3031											
1082	X	000040F8	16	3053	3062											
1083	X	00004190	16		3092											
1084	X	00004228	16	3113	3122											
085	X	000042C0	16	3143	3152											
1086	X	00004358	16	3174	3183											
1087	X	000043F0	16	3204	3213											
088	X	00004488	16	3234	3243											
1089	X	00004520	16	3264	3273											
109	X	000015A0	16	833	842											
1090	X	000045B8	16	3295	3304											
1091	X	00004650	16	3325	3334											
1092	X	000046E8	16	3355	3364											
093	X	00004780	16	3385	3394											
094	X	00004818	16	3415	3424											
1095	X	000048B0	16	3449	3458											
096	X	00004948	16	3479	3488											
1097	X	000049E0	16	3509	3518											
1098	X	00004A78	16	3539	3548											
1099	X	00004B10	16	3570	3579											
LOUTPUT	X	00000028	16	472	267											
2	Ü	00000002	1	4637												
20	U	00000014	1	4655												
21	U	00000015	1	4656		500 50		000	000	A = =	0.70	070	00-	000	000	~4~
22	U	00000016	1	4657	595	598 59	625	628	629	655	658	659	685	688	689	717

ASMA Ver. 0.7.0	zvector	- e7- 09- mul t	i pl y									26 Jul	2025	13: 08:	01 Pa	ge 112
SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	REFERENCE	5										
					842 869 989 999 1113 1114 1238 1264 1385 1385 1509 1516 1631 1656 1778 178 1905 1906 2027 2056 2175 2175 2299 2306 2424 2456 2571 2576 2695 2696 2817 2845	8 871 2 993 4 1140 4 1267 8 1389 1 1536 7 1660 1 1782 6 1933 4 2057 8 2179 0 2326 0 2453 4 2575 6 2722	872 1019 1143 1268 1415 1539 1661 1812 1936 2058 2205 2329 2454 2601 2725 2847	898 1022 1144 1294 1418 1540 1688 1815 1937 2084 2208 2330 2480 2604 2726 2873	901 1023 1170 1297 1419 1567 1691 1816 1963 2087 2209 2356 2483 2605 2752 2876	902 1049 1173 1298 1446 1570 1692 1842 1966 2088 2235 2359 2484 2631 2755 2877	928 1052 1174 1325 1449 1571 1718 1845 1967 2114 2238 2360 2510 2634 2756 2903	931 1053 1204 1328 1450 1597 1721 1846 1993 2117 2239 2386 2513 2635 2783 2906	932 1080 1207 1329 1476 1600 1722 1872 1996 2118 2265 2389 2514 2662 2786 2907	959 1083 1208 1355 1479 1601 1748 1875 1997 2144 2268 2390 2541 2665 2787 2937	962 1084 1234 1358 1480 1627 1751 1876 2023 2147 2269 2420 2544 2666 2813 2940	963 1110 1237 1359 1506 1630 1752 1902 2026 2148 2296 2423 2545 2692 2816 2941
Waa	**	0000017		4050	2967 2976 3091 3099 3213 3239 3360 3369 3487 3489 3609 3639 3756 3759 3880 388 4005 403 4152 4159 4276 4279 4398 4429	2971 2 3118 3 3242 3 3364 3 3514 6 3638 3 3760 3 3907 4 034 4 156 4 4303 4 4427	2997 3121 3243 3390 3517 3639 3786 3910 4035 4182 4306 4428	3000 3122 3269 3393 3518 3665 3789 3911 4061 4185 4307 4454	3001 3148 3272 3394 3544 3668 3790 3937 4064 4186 4334 4457	3027 3151 3273 3420 3547 3669 3817 3940 4065 4213 4337 4458	3030 3152 3300 3423 3548 3696 3820 3941 4092 4216 4338	3031 3179 3303 3424 3575 3699 3821 3971 4095 4217 4364	3058 3182 3304 3454 3578 3700 3847 3974 4096 4243 4367	3061 3183 3330 3457 3579 3726 3850 3975 4122 4246 4368	3062 3209 3333 3458 3605 3729 3851 4001 4125 4247 4394	3088 3212 3334 3484 3608 3730 3877 4004 4126 4273 4397
V23	U	0000017	1	4658	597 598 780 809 991 999 1173 1200 1387 138 1570 159 1780 178 1966 1999 2177 2173 2359 238 2573 2573 2755 278 2969 297 3151 318 3362 336 3547 357 3758 3758	810 2 1021 3 1207 8 1417 9 1600 1 1814 6 1996 8 2207 8 2389 4 2603 2786 2999 1 3182 3 3392 7 3578	628 840 1022 1236 1418 1629 1815 2025 2208 2422 2604 2815 3000 3211 3393 3607 3789	657 841 1051 1237 1448 1630 1844 2026 2237 2423 2633 2816 3029 3212 3422 3608 3819	658 870 1052 1266 1449 1659 1845 2056 2238 2452 2634 2845 3030 3241 3423 3637 3820	687 871 1082 1267 1478 1660 1874 2057 2267 2453 2664 2846 3060 3242 3456 3638 3849	688 900 1083 1296 1479 1690 1875 2086 2268 2482 2665 2875 3061 3271 3457 3667 3850	719 901 1112 1297 1508 1691 1904 2087 2298 2483 2694 2876 3090 3272 3486 3668 3879	720 930 1113 1327 1509 1720 1905 2116 2299 2512 2695 2905 3091 3302 3487 3698 3880	749 931 1142 1328 1538 1721 1935 2117 2328 2513 2724 2906 3120 3303 3516 3699 3909	750 961 1143 1357 1539 1750 1936 2146 2329 2543 2725 2939 3121 3332 3517 3728 3910	779 962 1172 1358 1569 1751 1965 2147 2358 2544 2754 2940 3150 3333 3546 3729 3939
V24 V25 V26 V27 V28 V29 V2ADDR	U U U U U U	00000018 00000019 0000001A 0000001B 0000001C 0000001D 00000010	1 1 1 1 1 1 4	4659 4660 4661 4662 4663 4664 467	3940 3973 4154 4153 4337 4366 594 624 988 1013	3974 4184 4367	4003 4185 4396 684 1079	4004 4215 4397 716 1109	4033 4216 4426 746 1139	4034 4245 4427 776 1169	4063 4246 4456 4456	4064 4275 4457 837 1233	4094 4276 867 1263	4095 4305 897 1293	4124 4306 927 1324	4125 4336 958 1354

ASMA Ver. 0.7.0	zvector	- e7- 09- mul t	i pl y										26 Jul	2025	13: 08:	01 Pa	ge 11
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCES											
					1384	1414	1445	1475	1505	1535	1566	1596	1626	1656	1687	1717	1747
					1777	1811	1841	1871	1901	1932	1962	1992	2022	2053	2083	2113	2143
					2174	2204	2234	2264	2295	2325	2355	2385	2419	2449	2479	2509	2540
					2570	2600	2630	2661	2691	2721	2751	2782	2812	2842	2872	2902	2936
					2966 3359	2996 3389	3026 3419	3057 3453	3087 3483	3117 3513	3147 3543	3178 3574	3208 3604	3238 3634	3268 3664	3299 3695	3329 3725
					3755	3785	3816	3846	3876	3906	3936	3970	4000	4030	4060	4091	4121
					4151	4181	4212	4242	4272	4302	4333	4363	4393	4423	4453	1001	
/3	U	00000003	1	4638													
/30	U	0000001E	1	4665													
/31 /3ADDR	U A	0000001F 00000014	1 4	4666 468	596	626	656	686	718	748	778	808	839	869	899	929	960
JAUUN	A	0000014	4	400	990	1020	1050	1081	1111	1141	1171	1205	1235	1265	1295	1326	1356
					1386	1416	1447	1477	1507	1537	1568	1598	1628	1658	1689	1719	1749
					1779	1813	1843	1873	1903	1934	1964	1994	2024	2055	2085	2115	2145
					2176	2206	2236	2266	2297	2327	2357	2387	2421	2451	2481	2511	2542
					2572	2602	2632	2663	2693	2723	2753	2784	2814	2844	2874	2904	2938
					2968 3361	2998 3391	3028 3421	3059 3455	3089 3485	3119 3515	3149 3545	3180 3576	3210 3606	3240 3636	3270 3666	3301 3697	3331 3727
					3757	3787	3818	3848	3878	3908	3938	3972	4002	4032	4062	4093	4123
					4153	4183	4214	4244	4274	4304	4335	4365	4395	4425	4455	1000	1120
/ 4	U	0000004	1	4639													
/5	U	0000005	1	4640													
<u>/6</u>	U	00000006	1	4641													
<i>1</i> 7	U	00000007	1	4642													
/ 8 /9	U Ti	00000008 00000009	1	4643 4644													
K0001	Ü	0000003 000002A8	1	197	185	198											
K0002	Ŭ	00000358	ī	230	218	231											
K1	F	000010F8	4	593	580												
K10	<u>F</u>	00001650	4	866	853												
X100	F	00004BC0	4	3603	3590												
K101 K102	F F	00004C58 00004CF0	4	3633 3663	3620 3650												
1102 1103	F	00004CF0 00004D88	4	3694	3681												
K104	F	00004E20	$\overline{4}$	~~~.	3711												
K105	F	00004EB8	4	3754	3741												
K106	F	00004F50	4		3771												
1107	F	00004FE8	4		3802												
K108 K109	F F	00005080 00005118	4	3845 3875	3832 3862												
1109 111	F	00003118 000016E8	4	896	883												
X110	F	000010E0	4	3905	3892												
K111	F	00005248	$\overline{4}$	3935	3922												
K112	<u>F</u>	000052E0	4		3956												
X113	F	00005378	4	3999	3986												
(114 (115	F	00005410	4	4029 4059	4016 4046												
K115 K116	F F	000054A8 00005540	4	4059 4090	4046 4077												
110 1117	F	000055D8	4		4107												
X118	F	00005670	$f{4}$		4137												
K119	F	00005708	4	4180	4167												
K12	F	00001780	4	926	913												
		$\alpha \alpha $	Λ	4211	4198												
K120 K121	F F	000057A0 00005838	4	4241	4228												

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES								
:0	E	00003368	4	9954	9941									
59 3	F F	00003368 000013F0	4 4	2354 745	2341 732									
, 30	F	00001310	4	2384	2371									
81	F	00003400	4	2418	2405									
52 32	Ê	00003530	$\frac{1}{4}$	2448	2435									
33	F	000035C8	4	2478	2465									
64	$ar{\mathbf{F}}$	00003660	$\bar{4}$	2508	2495									
35	F	000036F8	4	2539	2526									
36	F	00003790	4	2569	2556									
3 7	\mathbf{F}	00003828	4	2599	2586									
88	<u>F</u>	000038C0	4	2629	2616									
39	<u>F</u>	00003958	4	2660	2647									
1	F	00001488	4	775	762									
70	F	000039F0	4	2690	2677									
71	r r	00003A88	4	2720	2707									
72 73	r E	00003B20 00003BB8	4	2750 2781	2737 2768									
3 74	F	00003C50	4 4	2781 2811	2798									
⁴ 5	F	00003C50 00003CE8	4	2841	2828									
'6	F	00003CL0	4	2871	2858									
7	F	00003E18	4	2901	2888									
'8	F	00003EB0	$\overline{4}$	2935	2922									
79	$ar{\mathbf{F}}$	00003F48	$\bar{4}$	2965	2952									
3	F	00001520	4	805	792									
80	F	00003FE0	4	2995	2982									
81	F	00004078	4	3025	3012									
32	\mathbf{F}	00004110	4	3056	3043									
33	<u>F</u>	000041A8	4	3086	3073									
84	F	00004240	4	3116	3103									
35	F	000042D8	4	3146	3133									
36 37	r	00004370	4	3177	3164									
	r F	00004408	4	3207	3194									
88 19	r F	000044A0 00004538	4	3237 3267	3224 3254									
)	F	00004338 000015B8	4	836	823									
00	F	000015D0	4	3298	3285									
1	F	00004668	4	3328	3315									
2	F	00004700	$\frac{1}{4}$	3358	3345									
3	F	00004798	4	3388	3375									
14	\mathbf{F}	00004830	4	3418	3405									
5	\mathbf{F}	000048C8	4	3452	3439									
6	F	00004960	4	3482	3469									
7	<u>F</u>	000049F8	4	3512	3499									
8	F	00004A90	4	3542	3529									
9	F	00004B28	4	3573	3560									
20001	U	000002D0	1	211	203									
0002 77757	U	00000380	94970	244	236	190	199	197	499	105				
/E7TST A(E7TESTS)	J	00000000 0000054C	24272	124 400	127 250	129	133	137	422	125				
L2(L'MSGMSG)	A D	00000546	4	400 403	250 349									
T' 1'	F	00000550	1	403	285									
7' 2 '	F	00000530	4	399	235									
F' 64 '	F	00000544	4	398	202									
H' O'	Ĥ	00000554	2	402	344									

MACRO	DEFN	REFEREN	ICES															
CHECK ITABLE	77 536	184 4473	217															
RR_C	491	577 1092 1609 2126 2644 3161	607 1122 1639 2157 2674 3191	637 1152 1670 2187 2704 3221	667 1186 1700 2217 2734 3251	699 1216 1730 2247 2765 3282	729 1246 1760 2278 2795 3312	759 1276 1794 2308 2825 3342	789 1307 1824 2338 2855 3372	820 1337 1854 2368 2885 3402	850 1367 1884 2402 2919 3436	880 1397 1915 2432 2949 3466	910 1428 1945 2462 2979 3496	941 1458 1975 2492 3009 3526	971 1488 2005 2523 3040 3557	1001 1518 2036 2553 3070 3587	1031 1549 2066 2583 3100 3617	1062 1573 2090 2613 3130 364 4164
		3678 4195	3708 4225	3738 4255	3768 4285	3799 4316	3829 4346	3859 4376	3889 4406	3919 4436	3953	3983	4013	4043	4074	4104	4134	4164

