SMA Ver.	0. 7. 0 zvector- e7-	- 28- Shi ftVe	ctor	21 Apr 2025 13: 59: 18 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMF
				2 ************************************
				4 * Zvector E7 instruction tests for VRR-c encoded: 5 *
				6 * E770 VESLV - Vector Element Shift Left Vector
				7 * E778 VESRLV - Vector Element Shift Right Logical Vector 8 * E77A VESRAV - Vector Element Shift Right Arithmetic Vector
				9 * 10 * James Wekel April 2025 11 ***********************************
				13 ************************************
				15 * basic instruction tests 16 *
				17 **********************
				18 * This program tests proper functioning of the z/arch E7 VRR-c vector 19 * element shift left, shift right logical, shitft right arithmetic 20 * instructions where the shift is a vector element.
				21 *
				22 * Exceptions are not tested. 23 *
				24 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				25 * obvious coding errors. None of the tests are thorough. They are 26 * NOT designed to test all aspects of any of the instructions. 27 *
				28 ************************************
				30 * *Testcase zzvector-e7-28-ShiftVector 31 * *
				32 * * Zvector E7 instruction tests for VRR-c encoded:
				34 * * E770 VESLV - Vector Element Shift Left Vector 35 * * E778 VESRLV - Vector Element Shift Right Logical Vector
				36 * * E77A VESRAV - Vector Element Shift Right Arithmetic Vector
				37 * * 38 * * #
				39 * * # This tests only the basic function of the instructions.
				40 * *
				42 * *
				43 * mainsize 2 44 * numcpu 1
				45 * sysclear
				46 * archl vl z/Arch 47 *
				48 * loadcore "\$(testpath)/zvector-e7-28-ShiftVector.core" 0x0
				49 * 50 * diag8cmd enable # (needed for messages to Hercules console)
				51 * runtest 5
				52 * diag8cmd disable # (reset back to default) 53 *
				54 * *Done 55 *
				56 ************************************

m ver.	0. 7. 0 zvector- e7-	- 28- SNI FTVe	ctor		21 Apr 2025 1	.3: 59: 18 Page
OC	OBJECT CODE	ADDR1	ADDR2	STMI		
				58 ****	****************	*****
				59 * 60 *	FCHECK Macro - Is a Facility Bit set?	
				61 *	If the facility bit is NOT set, an message is iss	sued and
				62 *	the test is skipped.	
				63 * 64 *	Fcheck uses R0, R1 and R2	
				65 *		
				66 * eg. 67 ****	FCHECK 134, 'vector-packed-decimal' ************************************	*****
				68	MACRO	
				69 70 *	FCHECK &BITNO, &NOTSETMSG	aha ak
				70 . * 71 . *	&BITNO: facility bit number to &NOTSETMSG: 'facility name'	CHECK
				72	LCLA &FBBYTE Facility bit in Byte	
				73 74	LCLA &FBBIT Facility bit within Byte	
				75	LCLA &L(8)	
				76 &L(1) 77	SetA 128, 64, 32, 16, 8, 4, 2, 1 bit positions within	byte
				78 &FBB		
				79 &FBB] 80 .*	SETA &L((&BITNO-(&FBBYTE*8))+1) MNOTE 0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBB	TT_&FRRTT'
				81	MNOTE O, CHECKING DIC-ADIINO. FDDIIE-AFDDIIE, FDD	1 1 – &L DDI 1
				82	B X&SYSNDX	
				83 * 84 *	Fcheck data area skip messgae	
				85 SKT&9	NDX DC C' Skipping tests: '	
				86 87	DC C&NOTSETMSG  DC C' (bit &BITNO) is not installed.'	
				88 SKL&9	NDX EQU *-SKT&SYSNDX	
				89 * 90	DS FD facility bits	
				91 FB&S	DX DS 4FD	
				92 93 *	DS FD gap	
				94 X&SYS	X EQU *	
				95	LA RO, ((X&SYSNDX-FB&SYSNDX)/8)-1	
				96 97	STFLE FB&SYSNDX get facility bits	
				98	XGR RO, RO	
				99 100	IC RO, FB&SYSNDX+&FBBYTE get fbit byte N RO, =F' &FBBIT' is bit set?	
				101	BNZ XC&SYSNDX	
				102 *	ity bit not set issue messes and evit	
				103 * fac 104 *	ity bit not set, issue message and exit	
				105	LA RO, SKL&SYSNDX message length	
				106 107	LA R1, SKT&SYSNDX message address BAL R2, MSG	
				108		
				109	B EOJ DY FOU *	
				110 XC&SY 111	MEND	

ASMA Ver.	0. 7. 0 zvector- e7- 2	8-Shi ftVec	tor				21 Apr 2025 13: 59: 18 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				113 ******* 114 * 115 ******	Low co	ore PSWs	**********	
00000000		00000000 00000000	00003D4B	116 ZVE7TST 117	<b>START</b>		Low core addressability	
		00000140	00000000	118 119 SVOLDPSW	V EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW	
0000000 000001A0 000001A8	00000001 80000000 00000000 00000200	00000000	000001A0	121 122 123	ORG DC DC	ZVE7TST+X' 1A0' X' 000000018000000 AD(BEGIN)	z/Architecure RESTART PSW	
000001A6	0000000 0000200			123	ЪС	AD(DEGIN)		
000001B0 000001D0 000001D8	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	125 126 127	ORG DC DC	ZVE7TST+X' 1D0' X' 00020001800000 AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW 00'	
						· ,		
000001E0		000001E0	00000200	129	ORG	ZVE7TST+X' 200'	Start of actual test program	
				136 * Regis		The actual "ZVE" ***********  e Mode: z/Arch	**************************************	
				137 * 138 * R0 139 * R1-4		work) work)		
				140 * R5 141 * R6-R	Ťe 27 (1	esting control tal work)	ole - current test base	
				143 * R9 144 * R10	Se Tl	irst base registe econd base registe hird base registe 7TEST call return	er	
				145 * R11 146 * R12 147 * R13 148 * R14	E'.	71ESI CAII FELUIII 7TESTS register work) ubroutine call		
				149 * R15 150 * 151 ******		econdary Subrouti	ne call or work	
00000200 00000200 00000200		00000200 00001200 00002200		153 154 155	USING	BEGIN, R8 BEGIN+4096, R9 BEGIN+8192, R10	FIRST Base Register SECOND Base Register THIRD Base Register	
00000202	0580 0680 0680			157 BEGIN 158 159	BALR BCTR BCTR	R8, 0	Initalize FIRST base register Initalize FIRST base register Initalize FIRST base register	
	4190 8800 4190 9800		00000800 00000800	161 162 163	LA LA	R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register	

age	
age	

ASMA Ver.	0.7.0 zvector-e7-2	8- Shi ftVec	tor				21 Apr 2025 13: 59: 18 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0000020E 00000212	41A0 9800 41A0 A800		00000800 00000800	164 165	LA LA	R10, 2048(, R9) R10, 2048(, R10)	Initalize THIRD base register Initalize THIRD base register
00000216 0000021A	B600 828C 9604 828D		0000048C 0000048D	166 167 168	<b>0I</b>	RO, RO, CTLRO CTLRO+1, X' 04'	Store CRO to enable AFP Turn on AFP bit
0000021E 00000222	9602 828D B700 828C		0000048D 0000048C	169 170 171	OI LCTL		Turn on Vector bit Reload updated CRO
				174 ******	rchi te	cture vector faci	**************************************
00000226	47F0 80A8		000002A8	175 176 177+	FCHECI B	K 129, 'z/Archi tect X0001	ture vector facility'
0000022A 0000023E	40404040 E2928997 A961C199 838889A3			178+* 179+* 180+SKT0001 181+	DC DC	C' Skipping to C'z/Architecture	Fcheck data area skip messgae ests: ' vector facility'
0000025C	404D8289 A340F1F2	000004E	0000001	182+ 183+SKL0001 184+*	DC EQU	C' (bit 129) is a *-SKT0001	not installed.' facility bits
00000278 00000280	00000000 00000000 0000000 00000000			185+ 186+FB0001	DS DS	FD 4FD	gap
000002A0	00000000 00000000	000002A8	0000001	187+ 188+* 189+X0001	DS EQU	<b>FD</b> *	gap
000002A8 000002AC 000002B0	4100 0004 B2B0 8080 B982 0000		00000004 00000280	190+ 191+ 192+	LÁ	RO, ((X0001-FB000) FB0001 RO, RO	1)/8)-1 get facility bits
000002B4 000002B8 000002BC	4300 8090 5400 8294 4770 80D0		00000290 00000494 000002D0	193+ 194+ 195+	I C N BNZ	RO, FB0001+16 RO, =F' 64' XC0001	get fbit byte is bit set?
				196+* 197+* facili 198+*	ty bit	not set, issue m	essage and exit
	4100 004E 4110 802A 4520 81A8		0000004E 0000022A 000003A8	199+ 200+ 201+	LA LA BAL	RO, SKL0001 R1, SKT0001 R2, MSG	message length message address
000002CC	47F0 8270	000002D0	00000470 00000001	202+ 203+XC0001	B EQU	<b>E0J</b> *	

ASMA Ver.	0. 7. 0 zvector- e7	- 28- Shi ftVec	tor				21 Apr 2025 13: 59: 18 Page 5
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				205 ******* 206 *	*****	Do tests in the	
000002D0	58C0 8298		00000498	207 ******* 208 209	L	**************************************	get table of test addresses
000002D4	5850 C000	000002D4	00000001 00000000	210 211 NEXTE7 212	EQU L	* R5, 0(0, R12)	get test address
000002D8 000002DA	1255 4780 811E		0000031E	213 214 215	LTR BZ	R5, R5 ENDTEST	have a test? done?
000002DE 000002DE	4800 5004	0000000	00000004	216 217 218	USI NG LH	RO, TNUM	save current test number
000002E2 000002E6	5000 8E04 E710 8E94 0006		00001004 00001094	219 220 221	ST VL	RO, TESTING V1, V1FUDGE	for easy reference
000002EC 000002F0	58B0 5000 05BB		00000000	222 223 224	L BALR	R11, TSUB	get address of test routine do test
000002F2 000002F8 000002FE	E310 501C 0014 D50F 5028 1000 4770 810A	00000028	0000001C 00000000 000030A	225 226 227	LGF CLC BNE	R1, READDR V10UTPUT, O(R1) FAILMSG	get address of expected result valid? no, issue failed message
00000302 00000306	41C0 C004 47F0 80D4		00000004 000002D4	228 229 230	LA B	R12, 4(0, R12) NEXTE7	next test address

ASMA Ver.	0. 7. 0 zvector- e7-	- 28- Shi ftVecto	or				21 Apr 2025 13: 59: 18 Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				232 ******** 233 * result		s expected:	************	
				234 * 235 * 236 ******	*****	and instruction ************************************	test number, instruction under test on m4 ************************************	
0000030A	45F0 812C		00000001 0000032C	237 FAILMSG 238	EQU BAL	* R15, RPTERROR		
				241 * continu	ie aft	************* er a failed tes *******	**************************************	
0000030E	5800 829C		00000001 0000049C	242 243 FAILCONT 244	EQU L	* R0, =F' 1'	set failed test indicator	
00000312	5000 8E00	(	00001000	245 246	ST	RO, FAILED		
00000316 0000031A	41C0 C004 47F0 80D4		00000004 000002 <b>D</b> 4	247 248	LA B	R12, 4(0, R12) NEXTE7	next test address	
						ng; set ending	psw ************************************	
0000031E 00000322	5810 8E00 1211		00000001 00001000		EQU L LTR	* R1, FAILED R1, R1	did a test fail?	
00000324 00000328	4780 8270 47F0 8288		00000470 00000488	256 257	BZ B	EOJ FAI LTEST	No, exit Yes, exit with BAD PSW	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				050 44444444			*********
				259 *******			
				260 * 261 *******	<b>RPTER</b> * * * * *	.KUK *******************	Report instruction test in error **********************************
				201			
0000032C	50F0 8190		00000390	263 RPTERROR	ST	R15, RPTSAVE	Save return address
00000330	5050 8194		00000394	264	ST	R5, RPTSVR5	Save R5
				<b>265</b> *		,	
00000334	4820 5004		0000004	266	LH	R2, TNUM	get test number and convert
00000338	4E20 8E73		00001073	267	CVD	R2, DECNUM	
0000033C	D211 8E5D 8E47	0000105D	00001047	268	MVC	PRT3, EDIT	
	DE11 8E5D 8E73	0000105D	00001073	269	ED	PRT3, DECNUM	
00000348	D202 8E18 8E6A	00001018	0000106A	270	MVC	PRTNUM(3), PRT3+13	fill in message with test #
0000034E	D207 8E33 5008	00001033	00000008	271 272	MVC	PRTNAME, OPNAME	fill in message with instruction
0000034E	D207 8E33 3008	00001033	0000000	273 *	MIVC	I KINAWE, OI NAME	1111 In message with instruction
00000354	E320 5007 0076		0000007	274	LB	R2, m4	get m4 and convert
0000035A	4E20 8E73		00001073	275	CVD	R2, DECNUM	gee mi unu converc
0000035E	D211 8E5D 8E47	0000105D	00001047	276	MVC	PRT3, EDIT	
00000364	DE11 8E5D 8E73	0000105D	00001073	277	ED	PRT3, DECNUM	
0000036A	D201 8E44 8E6B	00001044	0000106B	278	MVC	PRTM4(2), PRT3+14	fill in message with m4 field
				279 *	TT T	. l . D	N
				280 * 281 *	use H	ercules Diagnose foi	r Message to console
00000370	9002 8198		00000398	282	STM	RO, R2, RPTDWSAV	save regs used by MSG
00000370	4100 003F		00000338 0000003F	283	LA	RO, PRTLNG	message length
	4110 8E08		00001008	284	LA	R1, PRTLINE	messagfe address
	4520 81A8		000003A8	285	BAL	R2, MSG	call Hercules console MSG display
00000380	9802 8198		00000398	286	LM	RO, R2, RPTDWSAV	restore regs
0000000	7070 0104		00000004	000		Dr. DDEGUD	D . Dr
00000384	5850 8194 5850 8100		00000394	288	L	R5, RPTSVR5	Restore R5
00000388 0000038C	58F0 8190 07FF		00000390	289 290	L BR	R15, RPTSAVE R15	Restore return address Return to caller
00000360	U/II			ພປປ	DI	KIJ	Recuiii to Cailei
00000390	0000000			292 RPTSAVE	DC	F' 0'	R15 save area
00000394	00000000				DC	F' 0'	R5 save area
00000398	00000000 00000000			295 RPTDWSAV	DC	2D' 0'	RO-R2 save area for MSG call

ASMA Ver.	0. 7. 0 zvector- e7- 2	8-Shi ftVec	tor				21 Apr 2025 13: 59: 18 Page 8
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				297 ******** 298 * 299 * 300 ******	Issue	HERCULES MESSAGE poi R2 = return address	**************************************
000003A8 000003AC	4900 82A0 07D2		000004A0	302 MSG 303	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
00003AE	9002 81E4		000003E4	305	STM	RO, R2, MSGSAVE	Save registers
000003B2 000003B6 000003BA	4900 82A2 47D0 81BE 4100 005F		000004A2 000003BE 0000005F	307 308 309	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
000003BE 000003C0 000003C2	1820 0620 4420 81F0		000003F0	311 MSGOK 312 313	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
00003C6 00003CA	4120 200A 4110 81F6		0000000A 000003F6	315 316	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
00003CE 00003D2	83120008 4780 81DE		000003DE	318 319	DC BZ	X' 83', X' 12', X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
00003D6	1222 4780 81DE		000003DE	320 321 322	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
00003DC	0000			323 324	DC	Н' О'	CRASH for debugging purposes
000003DE 000003E2	9802 81E4 07F2		000003E4	326 MSGRET 327	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
	00000000 00000000 D200 81FF 1000	000003FF	00000000	329 MSGSAVE 330 MSGMVC	DC MVC	3F'0' MSGMSG(0),0(R1)	Registers save area Executed instruction
	D4E2C7D5 D6C8405C 40404040 40404040			332 MSGCMD 333 MSGMSG 334	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector- e7- 2	28-Shi ftVec	tor					21 Apr 2025 13: 59: 18 Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
				336 337 338	******* * *****	****** Normal *****	completion or	**************************************	
00000460	00020001 80000000			340	<b>EOJPSW</b>	DC	OD' O' , X' 0002000	018000000', AD(0)	
00000470	B2B2 8260		00000460	342	E0J	LPSWE	<b>E0JPSW</b>	Normal completion	
00000478	00020001 80000000			344	FAILPSW	DC	OD' O' , X' 0002000	018000000', AD(X'BAD')	
	B2B2 8278		00000478		FAI LTEST			Abnormal termination	
				348	*****	* * * * * * *	· * * * * * * * * * * * * * * * * * * *	***********	
				349	* * * * * * * * * * * * * * * * * * * *		ng Storage	************	
0000048C	0000000			352	CTLRO		F	CRO	
00000490	0000000			353		DS	F		
00000494 00000494	0000040			355 356		LTORG	, =F' 64'	Literals pool	
00000498 0000049C	00003C18 00000001			357 358			=A(E7TESTS) =F' 1'		
0000049C 000004A0 000004A2	0000 0000 005F			359 360			=H'0' =AL2(L'MSGMSG)		
				361 362 363	*	some o	constants		
		00000400	00000001	<b>364</b>		EQU	1024	One KB	
		00001000 00010000 00100000	00000001 00000001 00000001	365 366 367		EQU EQU EQU	(4*K) (64*K) (K*K)	Size of one page 64 KB 1 MB	
		AABBCCDD 000000DD	00000001 00000001	368 369 370	REG2PATT REG2LOW	EQU	X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

LOC	Page 12
414 * ETTEST BSECT	
00000000 00000000	****
431	
000010B4  438  DS  0F  440  *****************************	
441 * Macros to help build test tables 442 ***********************************	
445 * macro to generate individual test 446 *	
AAO IDD C OTICH OM	
448 VRR_C &INST, &M4 449 .* &INST - VRR-c instruction under 450 .* &m4 - m4 field 451 452 GBLA &TNUM	test
453 &TNUM SETA &TNUM+1 454 455 DS OFD 456 USING *, R5 base for test data and test routi 457	ıe
458 T&TNUM DC A(X&TNUM) address of test routine 459 DC H' &TNUM test number 460 DC X' 00' 461 DC HL1' &M4' m4 462 DC CL8' &INST' instruction name 463 DC A(RE&TNUM+16) address of v2 source	

return

DC

A(RE5)

result address

662+REA5

00001334

routine
routine
routi ne
source)
Source)
t
routine

DC

DC

A(RE10+16)

A(RE10+32)

address of v2 source

address of v3 source

809+

810 +

00001620

00001624

00001688

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			•	o .
00001628	00000010			811+	DC	A(16)	result length	
00001028 0000162C	00001678			812+REA10	DC	A(RE10)	result address	
00001630	00000000 00000000			813+	DS	FD	gap	
00001638	0000000 0000000			814+V1010	DS	XL16	V1 output	
00001640 00001648	0000000 00000000 0000000 00000000			815+	DS	FD	gap	
				816+*			8-r	
00001650	T010 F010 0014		00000010	817+X10	DS	OF	1 1 0	
00001650 00001656	E310 5010 0014 E761 0000 0806		00000010 00000000	818+ 819+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder	
0000165C	E310 5014 0014		00000000	820+	LGF	R1, V3ADDR	load v3 source	
00001662	E771 0000 0806		00000000	821+	VL	v23, 0(R1)	use v23 to test decoder	
00001668	E766 7000 1E70		00001629	822+	VESLV	V22, V22, V23, 1	test instruction (dest	is a source)
0000166E 00001674	E760 5028 080E 07FB		00001638	823+ 824+	VST BR	V22, V1010 R11	save v1 output return	
00001678	0,112			825+RE10	DC	0F	xl16 expected result	
00001678				826+	DROP	R5	-	
00001678 00001680	FFFFFFFE FFFCFFF8 FFF0FFE0 FFC0FF80			827	DC	XL16' FFFFFFFFFFC	FFF8 FFF0FFE0FFC0FF80'	result
00001688	FFFFFFF FFFFFFF			828	DC	XL16' FFFFFFFFFFF	FFF FFFFFFFFFFFF	v2
00001690	FFFFFFF FFFFFFF							
00001698 000016A0	F000F001 F002F003 F004F005 F006F007			829	DC	XL16' F000F001F002I	F003 F004F005F006F007'	$\mathbf{v3}$
000010A0	r004r005 r000r007			830				
				831 *Word				
00001010				832		VESLV, 2		
000016A8 000016A8		000016A8		833+ 834+	DS USING	OFD * R5	base for test data and	test routine
000010A6	000016E8	00001040		835+T11	DC	A(X11)	address of test routine	test routine
000016AC	000B			836+	DC	H' 11'	test number	
000016AE 000016AF	00 02			837+ 838+	DC DC	X' 00' HL1' 2'	m4	
000016AF	E5C5E2D3 E5404040			839+	DC	CL8' VESLV'	instruction name	
000016B8	00001720			<b>840</b> +	DC	A(RE11+16)	address of v2 source	
000016BC	00001730			841+	DC	A(RE11+32)	address of v3 source	
000016C0 000016C4	00000010 00001710			842+ 843+REA11	DC DC	A(16) A(RE11)	result length result address	
000016C4 000016C8	00000000 00000000			844+	DS	FD		
000016D0	00000000 00000000			845+V1011	DS	XL16	gap V1 output	
000016D8 000016E0	0000000 00000000 0000000 00000000			846+	DS	FD	dan	
OOOTOEO				847+*	טע	ΓV	gap	
000016E8				848+X11	DS	<b>0F</b>		
000016E8	E310 5010 0014		00000010	849+	LGF	R1, V2ADDR	load v2 source	
000016EE 000016F4	E761 0000 0806 E310 5014 0014		00000000 0000014	850+ 851+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source	
000010F4 000016FA	E771 0000 0806		00000014	852+	VL	v23, 0(R1)	use v23 to test decoder	
00001700	E766 7000 2E70			853+	VESLV	V22, V22, V23, 2	test instruction (dest	is a source)
00001706 0000170C	E760 5028 080E 07FB		000016D0	854+ 855+	VST BR	V22, V1011 R11	save v1 output return	
00001700	UITD			856+RE11	DC	OF	xl 16 expected result	
00001710				<b>857</b> +	DROP	<b>R5</b>	-	_
00001710	00000001 00000002			858	DC	XL16' 0000000100000	0002 0000000400000008'	result
00001718 00001720	00000004 00000008 00000001 00000001			859	DC	XI 16' 000000010000	0001 0000000100000001'	v2
00001720	0000001 0000001			300	DC	WIII 000000100000	7001 0000000100000001	<b>∀</b> ≈

ASMA Ver.	0. 7. 0 zv	ector- e7- 2	8-Shi ftVec	tor				21 Apr 2025	13: 59: 18	Page	21
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI						
00001730 00001738	00000000 00000002				860	DC	XL16' 0000000000000	0001 0000000200000003'	v3		
					861 862	VRR_C	VESLV, 2				
00001740					863+	DS	OFD				
00001740 00001740	00001780		00001740		864+ 865+T12	USING		base for test data and taddress of test routine	test routi	ne	
00001740	00001780 000C				866+	DC DC	A(X12) H' 12'	test number			
00001746	00				867+	DC	X' 00'	cose name or			
00001747	02	E7 40 40 40			868+	DC	HL1'2'	m4			
$00001748 \\ 00001750$	E5C5E2D3 000017B8	E5404040			869+ 870+	DC DC	CL8' VESLV' A(RE12+16)	instruction name address of v2 source			
00001750	000017E8				871+	DC	A(RE12+10) A(RE12+32)	address of v3 source			
00001758	0000010				872+	DC	A(16)	result length			
0000175C	000017A8	0000000			873+REA12	DC	A(RE12)	result address			
00001760 00001768	0000000 0000000				874+ 875+V1012	DS DS	FD XL16	gap V1 output			
00001770	0000000	00000000			3.3.4101W			· · · · · · · · · · · · · · · · · · ·			
00001778	0000000	0000000			876+ 877+*	DS	FD	gap			
00001780					878+X12	DS	0F				
00001780	E310 5010			00000010	879+	LGF	R1, V2ADDR	load v2 source			
00001786 0000178C	E761 0000 E310 5014			00000000 0000014	880+ 881+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00001780	E771 0000			00000014	882+	VL	v23, 0(R1)	use v23 to test decoder			
00001798	E766 7000	2E70			883+	<b>VESLV</b>	V22, V22, V23, 2	test instruction (dest	is a sour	ce)	
0000179E	E760 5028	8 080E		00001768	884+	VST	V22, V1012	save v1 output			
000017A4 000017A8	07FB				885+ 886+RE12	BR DC	R11 0F	return xl16 expected result			
000017A8					887+	DROP	<b>R</b> 5	•			
000017A8 000017B0	00000100 00000400				888	DC	XL16' 000001000000	0200 0000040000000800'	resul t		
000017B8 000017C0	00000001 00000001	0000001			889	DC	XL16' 000000010000	0001 0000000100000001'	v2		
000017C8	00000001 0000000A	0000009			890	DC	XL16' 0000000800000	0009 0000000A000000B'	v3		
000017D0	UUUUUUA	OUUUUUD			891	IIDD C	WEGIN O				
000017D8					892 893+	VRR_C DS	VESLV, 2 OFD				
000017D8 000017D8			000017D8		894+	USING		base for test data and t	est routi	ne	
000017D8	00001818		_		895+T13	DC	A(X13)	address of test routine			
000017DC	000D				896+ 897+	DC DC	H' 13'	test number			
000017DE 000017DF	00 02				897+ 898+	DC DC	X' 00' HL1' 2'	m4			
000017E0	E5C5E2D3	E5404040			899+	DC	CL8' VESLV'	instruction name			
000017E8	00001850				900+	DC	A(RE13+16)	address of v2 source			
000017EC 000017F0	00001860 00000010				901+ 902+	DC DC	A(RE13+32) A(16)	address of v3 source result length			
000017F0 000017F4	0000010				903+REA13	DC DC	A(RE13)	result address			
000017F8	00000000				904+	DS	FD	gap V1 output			
$00001800 \\ 00001808$	0000000 0000000				905+V1013	DS	XL16	VI output			
00001808	00000000				906+	DS	FD	gap			
00001818 00001818	E310 5010	0014		0000010	907+* 908+X13 909+	DS LGF	OF R1, V2ADDR	load v2 source			
30001010	2010 0010	OULI		3000010	0001		, value	Toda in Source			

ASMA Ver.	0. 7. 0 zvector- e7- 2	8- Shi ftVec	tor				21 Apr 2025	13: 59: 18 Page	22
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
0000182A	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 2E70		00000000 00000014 00000000	910+ 911+ 912+ 913+	VL LGF VL VESLV	v22, 0(R1) R1, V3ADDR v23, 0(R1) V22, V22, V23, 2	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest	is a source)	
00001836 0000183C	E760 5028 080E		00001800	914+ 915+	VST BR	V22, V1013 R11	save v1 output return	is a source,	
	FFFFFFF FFFFFFE			916+RE13 917+ 918	DC DROP DC	OF R5 XL16' FFFFFFFFFFF	xl16 expected result FFFE FFFFFFFFFFFF8'	result	
00001850	FFFFFFF FFFFFFF FFFFFFFF FFFFFFFF			919	DC	XL16' FFFFFFFFFFFF	FFFF FFFFFFFFFFFF	v2	
00001860	00000000 00000001 00000002 00000003			920	DC	XL16' 0000000000000	0001 000000020000003'	v3	
00001870				921 922 923+	DS _	VESLV, 2 OFD			
00001870 00001870 00001874 00001876 00001877	000E 00	00001870		924+ 925+T14 926+ 927+ 928+	USING DC DC DC DC	*, R5 A(X14) H' 14' X' 00' HL1' 2'	base for test data and taddress of test routine test number		
00001878	E5C5E2D3 E5404040 000018E8			929+ 930+ 931+	DC DC DC	CL8' VESLV' A(RE14+16) A(RE14+32)	instruction name address of v2 source address of v3 source		
00001888 0000188C	0000010			932+ 933+REA14 934+	DC DC DS	A(16) A(RE14) FD	result length result address gap		
00001898 000018A0	0000000 0000000 0000000 0000000 0000000 000000			935+V1014 936+	DS DS	XL16 FD	V1 output		
000018B0				937+* 938+X14	DS	OF	gap		
000018B6	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	939+ 940+ 941+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
	E771 0000 0806 E766 7000 2E70 E760 5028 080E		00000000 00001898	942+ 943+ 944+	VL VESLV VST	v23, 0(R1) V22, V22, V23, 2 V22, V1014	use v23 to test decoder test instruction (dest save v1 output	is a source)	
000018D4 000018D8 000018D8	07FB		. , , ,	945+ 946+RE14 947+	BR DC	R11 OF R5	return xl16 expected result		
000018D8 000018E0	FFFFFF00 FFFFFE00 FFFFFC00 FFFFF800			948	DC	XL16' FFFFFF00FFFF	FEOO FFFFFCOOFFFFF800'	result	
000018F0 000018F8	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			949 950	DC DC		FFFF FFFFFFFFFFFFFFFF 0009 000000000000	v2 v3	
00001900	0000000A 0000000B			951 952	VRR C	VESLV, 2			
00001908 00001908 00001908	00001948	00001908		953+ 954+ 955+T15	DS USING DC	OFD	base for test data and taddress of test routine	test routine	
0000190C 0000190E 0000190F	000F 00			956+ 957+ 958+	DC DC DC	H' 15' X' 00' HL1' 2'	test number		

ASMA Ver.	0. 7. 0 zvector- e7- 28	8-ShiftVec	tor				21 Apr 2025	13: 59: 18 Page	23
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001910 00001918 0000191C	E5C5E2D3 E5404040 00001980 00001990			959+ 960+ 961+	DC DC DC	CL8' VESLV' A(RE15+16) A(RE15+32)	instruction name address of v2 source address of v3 source		
$\begin{array}{c} 00001920 \\ 00001924 \\ 00001928 \end{array}$	00000010 00001970			962+ 963+REA15 964+	DC DC DS	A(16) A(RE15) FD	result length result address		
00001928 00001930 00001938	00000000 00000000 00000000 00000000 000000			965+V1015	DS DS	XL16	gap V1 output		
00001940	0000000 00000000			966+ 967+*	DS	FD	gap		
00001948	T010 F010 0014		00000010	968+X15	DS	OF	1 1 0		
00001948	E310 5010 0014		00000010	969+	LGF	R1, V2ADDR	load v2 source		
0000194E 00001954	E761 0000 0806 E310 5014 0014		00000000 0000014	970+ 971+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
0000195A	E771 0000 0806		00000014	972+	VL	v23, 0(R1)	use v23 to test decoder		
0000193A 00001960 00001966	E766 7000 2E70 E760 5028 080E		00001930	973+ 974+		V22, V22, V23, 2 V22, V1015	test instruction (dest save v1 output	is a source)	
0000196C	07FB			975+	BR	R11	return		
00001970				976+RE15	DC	<b>OF</b>	xl16 expected result		
00001970				977+	DROP	R5		<b>.</b>	
00001970	00000001 00000002			978	DC	XL16' 0000000100000	0002 0000000400000008'	resul t	
00001978	00000004 00000008			070	DC	VI 101 000000010000	2001 0000000100000011	0	
00001980	00000001 00000001			979	DC	XL16, 000000010000	0001 0000000100000001'	v2	
$\begin{array}{c} 00001988 \\ 00001990 \\ 00001998 \end{array}$	00000001 00000001 F0000000 F0000001 F0000002 F0000003			980	DC	XL16' F000000F0000	0001 F0000002F0000003'	v3	
				981 982	VRR C	VESLV, 2			
000019A0				983+	DS DS	OFD			
000019A0		000019A0		984+	USING		base for test data and t	test routine	
000019A0	000019E0			985+T16	DC DC	A(X16) H' 16'	address of test routine		
000019A4 000019A6	0010 00			986+ 987+	DC DC	X' 00'	test number		
000019A0	02			988+	DC DC	HL1' 2'	m4		
	E5C5E2D3 E5404040			989+	DC DC	CL8' VESLV'	instruction name		
000019B0	00001A18			990+	DC	A(RE16+16)	address of v2 source		
000019B4	00001A28			991+	DC	A(RE16+32)	address of v3 source		
000019B8	00000010			992+	DC	A(16)	result length		
000019BC	00001A08			993+REA16	DC	A(RE16)	result address		
000019C0	00000000 00000000			994+	DS	FD	gap V1 output		
000019C8	00000000 00000000			995+V1016	DS	XL16	V1 output		
000019D0 000019D8	00000000 00000000 00000000 00000000			996+ 997+*	DS	FD	gap		
000019E0				998+X16	DS	0F			
000019E0	E310 5010 0014		00000010	999+	LGF	R1, V2ADDR	load v2 source		
000019E6	E761 0000 0806		00000000	1000+	VL	v22, 0(R1)	use v22 to test decoder		
000019EC	E310 5014 0014		0000014	1001+	LGF	R1, V3ADDR	load v3 source		
000019F2	E771 0000 0806		00000000	1002+	VL	v23, 0(R1)	use v23 to test decoder		
000019F8	E766 7000 2E70		00001555	1003+		V22, V22, V23, 2	test instruction (dest	is a source)	
000019FE	E760 5028 080E		000019C8	1004+	VST	V22, V1016	save v1 output		
00001A04	07FB			1005+	BR	R11	return		
00001A08				1006+RE16	DC	OF	xl16 expected result		
00001A08 00001A08 00001A10	FFFFFF00 FFFFFE00 FFFFFC00 FFFFF800			1007+ 1008	DROP DC	R5 XL16' FFFFFF00FFFF	FEOO FFFFFCOOFFFFF800'	resul t	

	SMA Ver.	0. 7. 0 zvector- e7-2	28-Shi ftVec	tor				21 Apr 2025	13: 59: 18	Page
	LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
	0001A18 0001A20				1009	DC	XL16' FFFFFFFFFFF	FFFF FFFFFFFFFFFFFFFF	v2	
1011   1012   1013   1012   1013   1013   1014   1014   1014   1015	0001A28 0001A30				1010	DC	XL16' F0000008F0000	0009 F000000AF000000B'	v3	
1013	0011100	10000001110000002								
101438							WECLW O			
0010138   0000178   0000178   1016+T17   DC   A(X17)   address of test routine   address   add	001438									
101438   00001478   1016+T17   DC   A(X17)   address of test routine   1017+   DC   B   17   test number   1018+   DC   X   00   00   1018+   DC   X   00   00   00   00   00   00   00			00001438					hase for test data and t	test routing	<b>a</b>
1011A3	001A38	00001A78	00001/100						cese rouern	
1011A15   03	001A3C									
1001A40   ESC5E2D3 E5404040   1020+   DC   CLB* VTSLV   instruction name   1001A80   1001A80   1001A80   1001A80   1001A80   1002+   DC   A(RE171-32)   address of v2 source   address of v3 source   1001A80   1001A80   1002+   DC   A(RE17)   result address   1001A80   1001A8	001A3E									
101148   00001AE0   1021+										
101345   00000010   1023+										
102145   00001000   00000000   10254   DS   FD   gap   102000000   10264   10264   10274   DS   FD   gap   10284   1										
1001A58   00000000   00000000   1026+V1017   105   116   1										
1001A60   00000000 00000000   1026+V1017   DS   X1.16   V1 output										
101A78	001A60							V1 output		
1028+*   1029+*17	001A68	0000000 00000000						•		
1029-X17   1030-1   1030-1   1040-1	001A70	00000000 00000000				DS	FD	gap		
001A78   E310 5010 0014   0000001   1030+   LGF   R1, V2ADDR   load v2 source   001A7E   E761 0000 0806   00000000   1031+   VL   V22, 0(R1)   use v22 to test decoder   001A84   E310 5014 0014   0000001   1032+   LGF   R1, V3ADDR   load v3 source   001A8A   E771 0000 0806   00000000   1033+   VL   V23, 0(R1)   use v23 to test decoder   1034+   VESLV   V22, V23, 3   test instruction (dest is a source)   10340   VESLV   V22, V23, 3   test instruction (dest is a source)   10340   VESLV   V22, V23, 3   test instruction (dest is a source)   VESLV   V22, V23, 3   test instruction (dest is a source)   VESLV   V22, V23, 3   test instruction (dest is a source)   VESLV   V22, V23, 3   test instruction (dest is a source)   VESLV   V22, V23, 3   test instruction (dest is a source)   VESLV   V22, V23, 3   test instruction (dest is a source)   VESLV   V22, V23, 3   test instruction (dest is a source)   VESLV   V22, V23, 3   test instruction (dest is a source)   VESLV   V22, V23, 3   test instruction (dest is a source)   VESLV   V22, V23, 3   test instruction (dest is a source)   VESLV   V22, V23, 3   test instruction (dest is a source)   VESLV   V22, V23, 3   test instruction (dest is a source)   VESLV   V22, V23, 3   test instruction (dest is a source)   VESLV   V22, V23, 3   test instruction (dest is a source)   VESLV   V22, V23, 2   V23, 2	001A78					DS	0F			
1001A84   2310 5014 0014   00000014   1032+   LGF   R1, V3ADDR   load v3 source   1001A80   1001A80   10000000   1033+   VL   v23, 0(R1)   use v23 to test decoder   1001A90   1036+   VSIV   V22, V22, V23, 3   test instruction (dest is a source)   1001A90   1036+   R7   VSIV   V22, V22, V23, 3   test instruction (dest is a source)   1001A90   1036+   RR   R11   return     1037+RE17   DC   DF     116   expected result   1038+   DR   R5   R11   return     1038+   DR   R5   R5   R5   R5   R5   R5   R5	001A78	E310 5010 0014		00000010				load v2 source		
1034   1034	001A7E			0000000				use v22 to test decoder		
1034	001A84									
001A96 E760 5028 080E				00000000			v23, 0(R1)		•	`
1036+   BR   R11				00001400					is a source	e)
1037+RE17   DC   OF   xl16 expected result				UUUUTAbU						
001AA0		U/FB								
001AA0 00000000 00000001 1039 DC XL16'000000000000001 000000000002' result 0001AB0 00000000 00000001 1040 DC XL16'0000000000000001 00000000000000000000								Allo expected result		
001AB0	001AA0					_		0001 00000000000000002'	resul t	
001AB8					1040	DC	XL16' 0000000000000	0001 00000000000000001'	v2	
1042	0001AB8	0000000 00000001								
1042   1043   VRR_C VESLV, 3   1044   DS   OFD   OFD   OFF   OFF	001AC0 001AC8				1041	DC	YT10_00000000000000000000000000000000000	JUUU UUUUUUUUUUUUUUUU1	VS	
1044+										
001AD0	001470									
001AD0       00001B10       1046+T18       DC       A(X18)       address of test routine         001AD4       0012       1047+       DC       H'18'       test number         001AD6       00       1048+       DC       X'00'         001AD7       03       1049+       DC       HL1'3'       m4         001AD8       E5C5E2D3       E5404040       1050+       DC       CL8' VESLV'       instruction name         001AE0       00001B48       1051+       DC       A(RE18+16)       address of v2 source         001AE4       00001B58       1052+       DC       A(RE18+32)       address of v3 source         001AE0       00001B38       1054+REA18       DC       A(RE18)       result length         001AF0       00000000       1055+       DS       FD       gap         001AF8       00000000       1056+V1018       DS       XL16       V1 output			00001400					hasa for test data and t	tost montin	
001AD4       0012       1047+       DC       H'18'       test number         001AD6       00       1048+       DC       X'00'       m4         001AD7       03       1049+       DC       HL1'3'       m4         001AB8       E5C5E2D3       E5404040       1050+       DC       CL8' VESLV'       instruction name         001AE0       00001B48       1051+       DC       A(RE18+16)       address of v2 source         001AE4       00001B58       1052+       DC       A(RE18+32)       address of v3 source         001AE0       00001B38       1054+REA18       DC       A(RE18)       result length         001AF0       00000000       1055+       DS       FD       gap         001AF8       00000000       1056+V1018       DS       XL16       V1 output		00001R10	OOOOTADO						lest routino	=
001AD6       00       1048+       DC       X' 00'         001AD7       03       1049+       DC       HL1' 3'       m4         001AD8       E5C5E2D3       E5404040       1050+       DC       CL8' VESLV'       instruction name         001AE0       00001B48       1051+       DC       A(RE18+16)       address of v2 source         001AE4       00001B58       1052+       DC       A(RE18+32)       address of v3 source         001AE0       0000010       1053+       DC       A(16)       result length         001AEC       00001B38       1054+REA18       DC       A(RE18)       result address         001AF0       00000000       00000000       1055+       DS       FD       gap         001AF8       00000000       00000000       1056+V1018       DS       XL16       V1 output										
001AD7       03       1049+       DC       HL1'3'       m4         001AD8       E5C5E2D3       E5404040       1050+       DC       CL8' VESLV'       instruction name         001AE0       00001B48       1051+       DC       A(RE18+16)       address of v2 source         001AE4       00001B58       1052+       DC       A(RE18+32)       address of v3 source         001AE0       00001B38       1053+       DC       A(RE18)       result length         001AF0       00000000       1055+       DS       FD       gap         001AF8       00000000       1056+V1018       DS       XL16       V1 output	001AD6									
001AE0       00001B48       1051+       DC       A(RE18+16)       address of v2 source         001AE4       00001B58       1052+       DC       A(RE18+32)       address of v3 source         001AE8       0000010       1053+       DC       A(16)       result length         001AEC       00001B38       1054+REA18       DC       A(RE18)       result address         001AF0       00000000       00000000       1055+       DS       FD       gap         001AF8       00000000       00000000       1056+V1018       DS       XL16       V1 output	001AD7	03			1049+	DC	HL1' 3'	m4		
001AE4       00001B58       1052+       DC       A(RE18+32)       address of v3 source         001AE8       00000010       1053+       DC       A(16)       result length         001AEC       00001B38       1054+REA18       DC       A(RE18)       result address         001AF0       00000000       1055+       DS       FD       gap         001AF8       00000000       00000000       1056+V1018       DS       XL16       V1 output	001AD8									
001AE8       00000010       1053+       DC       A(16)       result length         001AEC       00001B38       1054+REA18       DC       A(RE18)       result address         001AF0       00000000       00000000       1055+       DS       FD       gap         001AF8       00000000       00000000       1056+V1018       DS       XL16       V1 output										
001AEC       00001B38       1054+REA18       DC       A(RE18)       result address         001AF0       00000000       00000000       1055+       DS       FD       gap         001AF8       00000000       00000000       1056+V1018       DS       XL16       V1 output         001B00       00000000       00000000       1056+V1018       DS       TD										
001AF0 00000000 00000000 1055+ DS FD gap 001AF8 00000000 00000000 1056+V1018 DS XL16 V1 output 001B00 00000000 00000000										
001AF8 00000000 00000000 1056+V1018 DS XL16 V1 output 001B00 00000000 00000000										
001B00 - 00000000 - 00000000								V1 output		
004700 0000000 0000000 DG TD	001B00				_000111010	2.0		oucput		
	001B08				1057+	DS	FD	gap		

ASWA ver.	0. 7. 0 zvector- e 7- 2	8-Sniftvec	tor				21 Apr 2025	13: 59: 18 Pa	ge 25
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00001B10 00001B10 00001B16 00001B1C	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	1058+* 1059+X18 1060+ 1061+ 1062+	DS LGF VL LGF	OF R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
00001B22 00001B28 00001B2E	E771 0000 0806 E766 7000 3E70 E760 5028 080E		00000014 00000000 00001AF8	1063+ 1064+ 1065+	VL VESLV VST	v23, 0(R1) V22, V22, V23, 3 V22, V1018	use v23 to test decoder test instruction (dest save v1 output	is a source)	
00001B34 00001B38 00001B38	07FB			1066+ 1067+RE18 1068+	BR DC DROP	R11 OF R5	return xl16 expected result		
00001B38 00001B40	00000000 00000400 00000000 00000800			1069	DC DC		0400 0000000000000000000000000000000000	result	
00001B48 00001B50	00000000 00000001 00000000 00000001			1070	DC DC		0001 0000000000000001'	v2	
00001B58 00001B60	00000000 0000000A 00000000 0000000B			1071	DC	XL16 00000000000	000A 00000000000000B'	<b>v</b> 3	
00001B68				1072 1073 1074+	VRR_C DS	VESLV, 3 OFD			
00001B68 00001B68 00001B6C	00001BA8 0013	00001B68		1075+ 1076+T19 1077+	USI NG DC DC	*, R5 A(X19) H' 19'	base for test data and address of test routine test number		
00001B6E 00001B6F	00 03			1078+ 1079+	DC DC	X' 00' HL1' 3'	m4		
00001B70 00001B78 00001B7C 00001B80	E5C5E2D3 E5404040 00001BE0 00001BF0 00000010			1080+ 1081+ 1082+ 1083+	DC DC DC DC	CL8' VESLV' A(RE19+16) A(RE19+32) A(16)	address of v2 source address of v3 source result length		
00001B84 00001B88 00001B90 00001B98	00001BD0 00000000 00000000 00000000 00000000 000000			1084+REA19 1085+ 1086+V1019	DC DS DS	A(RE19) FD XL16	result address gap V1 output		
00001BA0 00001BA8	0000000 0000000			1087+ 1088+* 1089+X19	DS DS	FD OF	gap		
	E310 5010 0014 E761 0000 0806		00000010 00000000	1090+ 1091+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
00001BB4 00001BBA 00001BC0	E310 5014 0014 E771 0000 0806 E766 7000 3E70		00000014 00000000	1092+ 1093+ 1094+	LGF VL VESLV	R1, V3ADDR v23, O(R1) V22, V22, V23, 3	load v3 source use v23 to test decoder test instruction (dest	is a source)	
00001BD0	E760 5028 080E 07FB		00001B90	1095+ 1096+ 1097+RE19	VST BR DC	V22, V1019 R11 OF	save v1 output return xl16 expected result		
00001BD0 00001BD0 00001BD8	00000400 00000000 08000000 00000000			1098+ 1099	DROP DC	R5 XL16' 000004000000	0000 08000000000000000	result	
00001BE0 00001BE8	0000000 00000001 00000000 00000001			1100	DC	XL16' 000000000000	0001 0000000000000001'	v2	
00001BF0 00001BF8	00000000 0000002A 00000000 0000003B			1101 1102	DC	XL16' 000000000000	002A 00000000000003B'	<b>v</b> 3	
				1103		VESLV, 3			
00001C00 00001C00 00001C00	00001C40	00001C00		1104+ 1105+ 1106+T20	DS USING DC	OFD *, R5 A(X20)	base for test data and address of test routine		

ASNA Ver.	U. I. U Zvector-e1-2	o-siii i tvec	COI				21 Apr 2023	15: 59: 16 Fa	age 20
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001C04	0014			1107+	DC	H' 20'	test number		
00001C06	00			1108+	DC	X' 00'			
00001C07	03			1109+	DC	HL1' 3'	m4		
00001C08	E5C5E2D3 E5404040			1110+	DC	CL8' VESLV'	instruction name		
00001C10	00001C78			1111+	DC	A(RE20+16)	address of v2 source		
00001C14				1112+	DC	A(RE20+32)	address of v3 source		
00001C18	00000010			1113+	DC	A(16)	result length		
00001C1C	00001C68			1114+REA20	DC	A(RE20)	result address		
00001C20 00001C28	$\begin{array}{cccc} 00000000 & 00000000 \\ 00000000 & 00000000$			1115+ 1116+V1020	DS DS	FD XL16	gap V1 output		
00001C28	0000000 0000000			1110+11020	אמ	ALIO	vi oucput		
00001C30	0000000 0000000			1117+	DS	FD	gap		
00001000	00000000			1118+*	DO	10	8 <sub>ch</sub>		
00001C40				1119+X20	DS	0F			
00001C40	E310 5010 0014		00000010		LGF	R1, V2ADDR	load v2 source		
00001C46	E761 0000 0806		00000000	1121+	VL	v22, 0(R1)	use v22 to test decoder		
00001C4C	E310 5014 0014		0000014	1122+	LGF	R1, V3ADDR	load v3 source		
00001C52	E771 0000 0806		00000000	1123+	VL	v23, 0(R1)	use v23 to test decoder		
00001C58	E766 7000 3E70			1124+	VESLV	V22, V22, V23, 3	test instruction (dest	is a source)	ı
00001C5E	E760 5028 080E		00001C28	1125+	VST	V22, V1020	save v1 output		
00001C64	07FB			1126+	BR	R11	return		
00001668				1127+RE20	DC	OF	xl16 expected result		
00001068	FFFFFFF FFFFF80			1128+ 1129	DROP DC	R5	FF80 FFFFFFFFFFC0000'	magul +	
00001C68 00001C70	FFFFFFF FFFC0000			1129	DC	ALIO FFFFFFFFFF	rrou ffffffffffcuuu	resul t	
00001C70	FFFFFFF FFFFFFF			1130	DC	YI 16' FFFFFFFFFFFF	FFFF FFFFFFFFFFFF	v2	
00001C78	FFFFFFF FFFFFFF			1130	ЪС	ALIO TITTITITITI		٧w	
00001C88	0000000 0000007			1131	DC	XL16' 0000000000000	0007 0000000000000012'	v3	
00001C90	00000000 00000012								
				1132		NIDOT II. O			
00001000				1133		VESLV, 3			
00001C98		00001600		1134+	DS	OFD * D5	hass for took data and t	L	
00001C98 00001C98	00001CD8	00001C98		1135+ 1136+T21	USI NG DC	A(X21)	base for test data and to		
00001C98				1130+121	DC DC	H' 21'	address of test routine test number		
00001C9E	0013			1138+	DC	X' 00'	test number		
00001C9E	03			1139+	DC	HL1'3'	m4		
00001CA0	E5C5E2D3 E5404040			1140+	DC	CL8' VESLV'	instruction name		
00001CA8	00001D10			1141+	DC	A(RE21+16)	address of v2 source		
00001CAC	00001D20			1142+	DC	A(RE21+32)	address of v3 source		
00001CB0	00000010			1143+	DC	A(16)	result length		
00001CB4				1144+REA21	DC	A(RE21)	result address		
00001CB8	00000000 00000000			1145+	DS	FD	gap V1 output		
00001CC0	00000000 00000000			1146+V1021	DS	XL16	VI output		
00001CC8 00001CD0	$\begin{array}{cccc} 00000000 & 00000000 \\ 00000000 & 00000000$			1147+	DS	FD	dan		
OOOOICDO				1147+ 1148+*	טע	ĽΨ	gap		
00001CD8				1149+X21	DS	0F			
	E310 5010 0014		0000010	1150+	LGF	R1, V2ADDR	load v2 source		
00001CDE	E761 0000 0806		00000000		VL	v22, 0(R1)	use v22 to test decoder		
00001CE4	E310 5014 0014		0000014	1152+	LGF	R1, V3ADDR	load v3 source		
00001CEA	E771 0000 0806		00000000		VL	v23, 0(R1)	use v23 to test decoder		
00001CF0	E766 7000 3E70		00001555	1154+		V22, V22, V23, 3	test instruction (dest	is a source)	)
00001CF6	E760 5028 080E		00001CC0	1155+	VST	V22, V1021	save v1 output		
00001CFC	07FB			1156+	BR	R11	return		
00001D00				1157+RE21	DC	<b>OF</b>	xl16 expected result		

1184+

1185+

1186+

1187+

1189 +

1190

1191

1192

1196+

1201+

1202+

1203 +

1188+RE22

00000000

00000014

00000000

00001D58

ASMA Ver. 0.7.0 zvector-e7-28-ShiftVector

ADDR1

00001D30

00001DC8

ADDR2

**STM** 

1158+

1159

1160

1161

1162 1163

1164 1165+

1166+

1168+

1169+

1170 +

1171 +

1172+

1173+

1174+

1176+

1175+REA22

1177+V1022

1167+T22

**OBJECT CODE** 

FFF80000 00000000

FFFFFFF FFFFFFF

FFFFFFF FFFFFFF

E5C5E2D3 E5404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 3E70

E760 5028 080E

0000000 00000400

0000000 00000800

00000000 00000001

00000000 00000001

F000000 0000000A

F0000000 0000000B

E5C5E2D3 E5404040

0000000 00000000

00001E08

00001E40

00001E50

0000010

00001E30

0017

00

03

07FB

00001D00 FFFFFFC 00000000

00001D20 00000000 00000022

00001D28 00000000 00000033

00001D70

00001DA8

00001DB8

00000010

00001D98

0016

00

03

L<sub>O</sub>C

00001D00

00001D08

00001D10

00001D18

00001D30

00001D30

00001D30

00001D34

00001D36

00001D37

00001D38

00001D40

00001D44

00001D48

00001D4C

00001D50

00001D58

00001D60

00001D68

00001D70

00001D70

00001D76

00001D7C

00001D82

00001D88

00001D8E

00001D94

00001D98

00001D98

00001D98

00001DA0

00001DA8

00001DB0

00001DB8

00001DC0

00001DC8

00001DC8

00001DC8

00001DCC

00001DCE

00001DCF

00001DD0

00001DD8

00001DDC

00001DE0

00001DE4

00001DE8

DS 0F **LGF** R1, V2ADDR 1182+ v22, 0(R1)VL R1, V3ADDR 1183+ LGF

VL

**VST** 

BR

DC

DC

DC

DC

DROP

DROP

DC

DC

DS

DC

DC

DC

DC

DC

DC

DC

DC

DC

DS

DS

DS

VRR\_C VESLV, 3

USING \*, R5

**OFD** 

A(X22)

H' 22'

X' 00'

HL1'3'

A(16)

FD

FD

**XL16** 

A(RE22)

CL8' VESLV'

A(RE22+16)

A(RE22+32)

v23, 0(R1)

V22, V1022

A(RE23+32)

**VESLV V22, V22, V23, 3** 

R11

0F

**R5** 

USING \*, R5

load v3 source use v23 to test decoder

test instruction (dest is a source) save v1 output

base for test data and test routine

return xl16 expected result

XL16' 0000000000000400 0000000000000000000 v2

XL16' 000000000000001 00000000000001'

**m4** 

gap

 $\mathbf{v3}$ 

test number

1193 1194 VRR\_C VESLV, 3 1195+ **OFD** DS

1197+T23 DC A(X23)1198+ DC H' 23' X' 00' 1199 +DC 1200+ DC HL1'3'

CL8' VESLV' A(RE23+16)

instruction name address of v2 source address of v3 source

address of test routine

result length result address

1204+ DC A(16) 1205+REA23 DC A(RE23) 1206 +DS FD

DC

DC

DC

gap

**m4** 

ISMA ver.	0. 7. 0 zvector-e7-2	z8-Sniftvec	tor				21 Apr 2025 13: 59: 18 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				1225 *			
				1226 * VESI 1227 *	KLV - VO	ector Element Shi	ift Right Logical Vector
				1228 *Byte			
				1229 By CC	VRR C	VESRLV, 0	
001E60				1230+	DS	OFD	
0001E60		00001E60		1231+	<b>USING</b>	*, <b>R</b> 5	base for test data and test routine
001E60	00001EA0			1232+T24	DC	A(X24)	address of test routine
001E64	0018			1233+	DC	H' 24'	test number
001E66	00			1234+	DC	X' 00'	4
001E67 001E68	00 E5C5E2D9 D3E54040			1235+ 1236+	DC DC	HL1' 0' CL8' VESRLV'	m4 instruction name
001E08	00001ED8			1237+	DC	A(RE24+16)	address of v2 source
001E70	00001EB8			1238+	DC	A(RE24+10) A(RE24+32)	address of v2 source
001E78	00000010			1239+	DC	A(16)	result length
001E7C	00001EC8			1240+REA24	DC	A(RE24)	result address
001E80	0000000 00000000			1241+	DS	FD	
001E88	00000000 00000000			1242+V1024	DS	XL16	gap V1 output
001E90	00000000 00000000			1040	D.C.	ED	
001E98	00000000 00000000			1243+	DS	FD	gap
001EA0				1244+* 1245+X24	DC	<b>OF</b>	
001EAU 001EAO	E310 5010 0014		0000010	1245+X24 1246+	DS LGF	R1, V2ADDR	load v2 source
001EA6	E761 0000 0806		00000010	1247+	VL	v22, 0(R1)	use v22 to test decoder
001EAC	E310 5014 0014		00000014	1248+	LGF	R1, V3ADDR	load v3 source
001EB2	E771 0000 0806		00000000	1249+	VL	v23, 0(R1)	use v23 to test decoder
001EB8	E766 7000 0E78			1250+		V V22, V22, V23, 0	test instruction (dest is a source)
OO1EBE	E760 5028 080E		00001E88	1251+	<b>VST</b>	V22, V1024	save v1 output
001EC4	O7FB			1252+	BR	R11	return
001EC8				1253+RE24	DC	0F	xl16 expected result
001EC8	00400010 00040001			1254+		R5	0.40004 00.40004000400041
001EC8	80402010 08040201			1255	DC	XL16' 80402010080	040201 8040201008040201' result
001ED0 001ED8	80402010 08040201 80808080 80808080			1256	DC	VI 16' QOQOQOQOQO	808080 8080808080808080' v2
001EE0	80808080 80808080			1230	ьс	ALIU 0000000000	000000 0000000000000
001EE8	00010203 04050607			1257	DC	XL16' 00010203040	D50607 08090A0B0C0D0E0F' v3
001EF0	08090A0B OCODOEOF						
				1258			
				1259		VESRLV, 0	
001EF8		00004550		1260+	DS	OFD	1 6 4 4 1 4 1 4 4 4 4 4 4 4 4 4 4 4 4 4
001EF8	00001E20	00001EF8		1261+	USING		base for test data and test routine
001EF8 001EFC	00001F38 0019			1262+T25 1263+	DC DC	A(X25) H' 25'	address of test routine test number
001EFC 001EFE	0019			1263+ 1264+	DC DC	H 25 X' 00'	Cest Humber
001EFE	00			1265+	DC	HL1' 0'	m4
001F00	E5C5E2D9 D3E54040			1266+	DC	CL8' VESRLV'	instruction name
001F08	00001F70			1267+	DC	A(RE25+16)	address of v2 source
001F0C	00001F80			1268+	DC	A(RE25+32)	address of v3 source
001F10	00000010			1269+	DC	A(16)	result length
001F14	00001F60			1270+REA25	DC	A(RE25)	result address
001F18	00000000 00000000			1271+	DS	FD	gap V1 output
001F20	00000000 00000000			1272+V1025	DS	XL16	VI output
001F28 001F30	00000000 00000000 0000000 00000000			1273+	DS	FD	gan
OUITOU				1273+ 1274+*	סמ	ľΨ	gap
001F38				1275+X25	DS	0F	
,001100				121011120	<b>D</b> O	01	

ASIVA VEI.	0. 7. 0 Zvector- e7- 2	o-siii i tvec	COI				21 Apr 2025	15: 59: 16 Page	30
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001F38 00001F3E 00001F44 00001F4A	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		00000010 00000000 00000014 00000000	1276+ 1277+ 1278+ 1279+	VL LGF VL	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder		
00001F60	E766 7000 0E78 E760 5028 080E 07FB		00001F20	1280+ 1281+ 1282+ 1283+RE25	VST BR DC	V V22, V22, V23, 0 V22, V1025 R11 OF	test instruction (dest save v1 output return x116 expected result	is a source)	
00001F60 00001F60 00001F68	FF7F3F1F 0F070301 FF7F3F1F 0F070301			1284+ 1285	DROP DC	R5 XL16' FF7F3F1F0F070	0301 FF7F3F1F0F070301'	result	
00001F70				1286	DC	XL16' FFFFFFFFFFFF	FFF FFFFFFFFFFFFFF	v2	
00001F80 00001F88	00010203 04050607 08090A0B 0C0D0E0F			1287	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v3	
	OSUSUAUD UCUDUEUF			1288 1289		VESRLV, 0			
00001F90 00001F90		00001F90		1290+ 1291+	DS USING	OFD *, R5	base for test data and t	test routine	
00001F90	00001FD0			1292+T26 1293+	DC DC	A(X26) H' 26'	address of test routine		
00001F94 00001F96	001A 00			1294+	DC	X' 00'	test number		
00001F97 00001F98	00 E5C5E2D9 D3E54040			1295+ 1296+	DC DC	HL1' 0' CL8' VESRLV'	m4 instruction name		
00001F30 00001FA0 00001FA4	00002008 00002018			1297+ 1298+	DC DC	A(RE26+16) A(RE26+32)	address of v2 source address of v3 source		
00001FA8 00001FAC 00001FB0	00000010 00001FF8 00000000 00000000			1299+ 1300+REA26 1301+	DC DC DS	A(16) A(RE26) FD	result length result address		
00001FB8 00001FC0	0000000 0000000 00000000 00000000 000000			1302+V1026	DS	XL16	gap V1 output		
00001FC8	0000000 00000000			1303+ 1304+*	DS	FD	gap		
00001FD0				1305+X26	DS	<b>OF</b>	_		
00001FD0 00001FD6	E310 5010 0014 E761 0000 0806		00000010 00000000	1306+ 1307+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
00001FDC	E310 5014 0014		0000014	1308+	LGF	R1, V3ADDR	load v3 source		
00001FE2 00001FE8	E771 0000 0806 E766 7000 0E78		00000000	1309+ 1310+	VL VESRL	v23, 0(R1) V V22, V22, V23, 0	use v23 to test decoder test instruction (dest	is a source)	
00001FEE 00001FF4	E760 5028 080E 07FB		00001FB8	1311+ 1312+	VST BR	V22, V1026 R11	save v1 output return	13 a Source,	
00001FF8 00001FF8				1313+RE26 1314+	DC DROP	OF R5	xl16 expected result		
00001FF8	80402010 08040201			1315	DC		0201 8040201008040201'	resul t	
00002000 00002008 00002010	80402010 08040201 80808080 80808080 80808080 80808080			1316	DC	XL16' 808080808080808	8080 808080808080809'	v2	
00002018 00002020	F0F1F2F3 F4F5F6F7			1317	DC	XL16' F0F1F2F3F4F5I	F6F7 F8F9FAFBFCFDFEFF'	v3	
				1318 1319	VRR C	VESRLV, 0			
00002028 00002028		00002028		1320+ 1321+	DS USING	0FD *, R5	base for test data and t		
00002028 0000202C 0000202E	00002068 001B 00			1322+T27 1323+ 1324+	DC DC DC	A(X27) H' 27' X' 00'	address of test routine test number		

ASWA Ver.	0. 7. 0 zvector-e/-2	o- sin rtvec	COL				21 Apr 2025	19: 99: 18	rage 31
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0000202F 00002030 00002038 0000203C 00002040 00002044 00002048 00002050	00 E5C5E2D9 D3E54040 000020A0 000020B0 00000010 00002090 00000000 00000000 00000000 00000000			1325+ 1326+ 1327+ 1328+ 1329+ 1330+REA27 1331+ 1332+V1027	DC DC DC DC DC DC DC DS	HL1' 0' CL8' VESRLV' A(RE27+16) A(RE27+32) A(16) A(RE27) FD XL16	m4 instruction name address of v2 source address of v3 source result length result address gap V1 output		
00002058 00002060	00000000 00000000 00000000 00000000			1333+ 1334+*	DS	FD	gap		
00002068 0000206E 00002074 0000207A 00002080 00002086 0000208C 00002090	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0E78 E760 5028 080E 07FB		00000010 00000000 00000014 00000000 00002050	1335+X27 1336+ 1337+ 1338+ 1339+ 1340+ 1341+ 1342+ 1343+RE27	VST BR DC	OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V V22, V22, V23, O V22, V1027 R11 OF	load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return xl16 expected result	is a source	e)
00002090 00002090 00002098 000020A0	FF7F3F1F 0F070301 FF7F3F1F 0F070301 FFFFFFFF FFFFFFF			1344+ 1345 1346	DROP DC DC		0301 FF7F3F1F0F070301' FFFF FFFFFFFFFFFF'	result	
000020A8 000020B0 000020B8	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1347 1348	DC	XL16' F0F1F2F3F4F5	F6F7 F8F9FAFBFCFDFEFF'	<b>v</b> 3	
				1349 *Halfwor					
000020C0 000020C0 000020C0 000020C4 000020C6 000020C7 000020C8 000020D0	00002100 001C 00 01 E5C5E2D9 D3E54040 00002138	000020C0		1350 1351+ 1352+ 1353+T28 1354+ 1355+ 1356+ 1357+ 1358+	VRR_C DS USING DC DC DC DC DC DC	VESRLV, 1 OFD *, R5 A(X28) H' 28' X' 00' HL1' 1' CL8' VESRLV' A(RE28+16)	base for test data and taddress of test routine test number  m4 instruction name address of v2 source	test routin	e
000020D4 000020D8 000020DC 000020E0 000020E8 000020F0	00002148 00000010 00002128 00000000 00000000 00000000 00000000 000000			1359+ 1360+ 1361+REA28 1362+ 1363+V1028	DC DC DC DS DS	A(RE28+32) A(16) A(RE28) FD XL16	address of v3 source result length result address gap V1 output		
000020F8 00002100	00000000 00000000		00000010	1364+ 1365+* 1366+X28	DS DS	FD OF	gap		
00002100 00002106 0000210C 00002112 00002118 0000211E	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 1E78 E760 5028 080E 07FB		00000010 00000000 00000014 00000000 000020E8	1367+ 1368+ 1369+ 1370+ 1371+ 1372+ 1373+	LGF VL LGF VL VESRLV VST BR	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V V22, V22, V23, 1 V22, V1028 R11	load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return	is a source	e)
00002124 00002128 00002128	OILD			1374+RE28 1375+	DC DROP	<b>OF</b>	xl16 expected result		

00002258 

0000000 00000000

00002220

ADDR1 ADDR2 **STMT** 

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00002128 00002130	80004000 20001000 08000400 02000100			1376	DC	XL16' 80004000200	01000 0800040002000100'	resul t
00002138	80008000 80008000 80008000 80008000			1377	DC	XL16' 80008000800	08000 8000800080008000'	v2
00002148	00000001 00020003 00040005 00060007			1378	DC	XL16' 00000001000	20003 0004000500060007'	v3
	00010000 00000007			1379 1380		VESRLV, 1		
$00002158 \\ 00002158$		00002158		1381+ 1382+	DS USI NG	OFD *, R5	base for test data and	test routine
00002158				1383+T29	DC	A(X29)	address of test routine	
0000215C				1384+	DC	H' 29'	test number	
0000215E				1385+	DC DC	X' 00' HL1' 1'	•••A	
0000215F	E5C5E2D9 D3E54040			1386+ 1387+	DC DC	CL8' VESRLV'	m4 instruction name	
	000021D0			1388+	DC	A(RE29+16)	address of v2 source	
	000021E0			1389+	DC	A(RE29+32)	address of v3 source	
	00000010			1390+	DC	A(16)	result length	
00002174	000021C0			1391+REA29	DC	A(RE29)	result address	
	0000000 00000000			1392+	DS	FD	gap	
	00000000 00000000			1393+V1029	DS	XL16	V1 output	
	00000000 00000000							
00002190	00000000 00000000			1394+	DS	FD	gap	
0000100				1395+*	DC	OF		
0002198	E310 5010 0014		0000010	1396+X29 1397+	DS LGF	OF R1, V2ADDR	load v2 source	
	E761 0000 0806		00000010	1397+	VL	v22, O(R1)	use v22 to test decoder	
000219E	E310 5014 0014		0000000	1399+	LGF	R1, V3ADDR	load v3 source	
	E771 0000 0806		00000014	1400+	VL	v23, 0(R1)	use v23 to test decoder	•
	E766 7000 1E78		0000000	1401+		V V22, V22, V23, 1	test instruction (dest	
	E760 5028 080E		00002180	1402+	VST	V22, V1029	save v1 output	is a source,
000021BC			00002100	1403+	BR	R11	return	
000021C0				1404+RE29	DC	OF	xl16 expected result	
000021C0				1405+	DROP	<b>R5</b>	•	
	00800040 00200010			1406	DC	XL16' 00800040002	00010 0008000400020001'	resul t
000021D0	00080004 00020001 80008000 80008000			1407	DC	XL16' 80008000800	08000 8000800080008000'	v2
000021D8 000021E0 000021E8	80008000 80008000 00080009 000A000B 000C000D 000E000F			1408	DC	XL16' 00080009000	A000B 000C000D000E000F'	v3
				1409				
				1410		VESRLV, 1		
000021F0				1411+	DS	OFD		
000021F0	0000000	000021F0		1412+	USING		base for test data and	
000021F0	00002230			1413+T30	DC	A(X30)	address of test routine	
000021F4	001E			1414+	DC	H' 30'	test number	
000021F6				1415+	DC	Х' 00'	A	
000021F7				1416+	DC DC	HL1' 1' CL8' VESRLV'	m4	
000021F8 00002200	E5C5E2D9 D3E54040 00002268			1417+ 1418+	DC DC	A(RE30+16)	instruction name address of v2 source	
00002200	00002278			1410+ 1419+	DC	A(RE30+10) A(RE30+32)	address of v2 source	
00002204	00000010			1419+ 1420+	DC	A(16)	result length	
0000220C	00002258			1421+REA30	DC	A(RE30)	result address	
	00000000 00000000			1422+	DS	FD	gan gan	

gap V1 output

FĎ

XL16

DS DS

1422+ 1423+V1030

**OFD** 

base for test data and test routine

USING \*, R5

DS

1471+

1472 +

00002320

00002320

ASNA Ver.	0. 7. 0 Zvector- e7- 2	o- Sili i tvec	COL				21 Apr 2023	13. 39. 16	rage	34
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00002320 00002324	00002360 0020			1473+T32 1474+	DC DC	A(X32) H' 32'	address of test routine test number			
00002326 00002327 00002328	00 01 E5C5E2D9 D3E54040			1475+ 1476+ 1477+	DC DC DC	X' 00' HL1' 1' CL8' VESRLV'	m4 instruction name			
00002320 00002330 00002334	00002398 000023A8			1478+ 1479+	DC DC	A(RE32+16) A(RE32+32)	address of v2 source address of v3 source			
00002338 0000233C	00000010 00002388			1480+ 1481+REA32	DC DC	A(16) A(RE32)	result length result address			
00002340 00002348	00000000 00000000 00000000 00000000			1482+ 1483+V1032	DS DS	FD XL16	gap V1 output			
00002350 00002358	00000000 00000000 00000000 00000000			1484+ 1485+*	DS	FD	gap			
00002360 00002360	E310 5010 0014		00000010	1486+X32 1487+	DS LGF	OF R1, V2ADDR	load v2 source			
00002366 0000236C	E761 0000 0806 E310 5014 0014		00000000 0000014	1488+ 1489+	VL LGF	v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00002372 00002378	E771 0000 0806 E766 7000 1E78		00000000	1490+ 1491+		v23, 0(R1) V V22, V22, V23, 1	use v23 to test decoder test instruction (dest	is a sour	ce)	
0000237E 00002384 00002388	E760 5028 080E 07FB		00002348	1492+ 1493+ 1494+ <b>R</b> E32	VST BR DC	V22, V1032 R11 OF	save v1 output return xl16 expected result			
00002388 00002388 00002390	80004000 20001000 08000400 02000100			1495+ 1496	DROP DC	<b>R5</b>	1000 0800040002000100'	result		
00002398 000023A0	80008000 80008000 80008000 80008000			1497	DC	XL16' 800080008000	8000 8000800080008000'	v2		
000023A8 000023B0	F000F001 F002F003 F004F005 F006F007			1498	DC	XL16' F000F001F002	F003 F004F005F006F007'	v3		
				1499 1500		VESRLV, 1				
000023B8 000023B8 000023B8	000023F8	000023В8		1501+ 1502+ 1503+T33	DS USING DC	OFD *, R5 A(X33)	base for test data and address of test routine	test routi	ne	
000023BC 000023BE	0021 00			1504+ 1505+	DC DC	H' 33' X' 00'	test number			
000023BF 000023C0 000023C8	01 E5C5E2D9 D3E54040 00002430			1506+ 1507+ 1508+	DC DC DC	HL1' 1' CL8' VESRLV' A(RE33+16)	instruction name address of v2 source			
000023CC 000023D0 000023D4	00002440 00000010 00002420			1509+ 1510+ 1511+REA33	DC DC DC	A(RE33+32) A(16) A(RE33)	address of v3 source result length result address			
000023D8 000023E0 000023E8	00000000 00000000 00000000 00000000 000000			1512+ 1513+V1033	DS DS	FD XL16	gap V1 output			
000023F0	00000000 00000000			1514+ 1515+*	DS	FD	gap			
000023F8 000023F8			00000010	1516+X33 1517+	DS LGF	OF R1, V2ADDR	load v2 source			
000023FE 00002404	E761 0000 0806 E310 5014 0014 E771 0000 0806		00000000 00000014	1518+ 1519+ 1520+	VL LGF	v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
0000240A 00002410 00002416	E771 0000 0806 E766 7000 1E78 E760 5028 080E		00000000 000023E0	1520+ 1521+ 1522+	VST	v23, 0(R1) V V22, V22, V23, 1 V22, V1033	use v23 to test decoder test instruction (dest save v1 output	is a sour	ce)	
0000241C	07FB			1523+	BR	R11	return			

ASMA ver.	0. 7. 0 zvector- e7- 2	8-Sniftvec	tor		21 Apr 2025 13: 59: 18 Page 35					35
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
00002420 00002420				1524+RE33 1525+	DC DROP	OF R5	xl16 expected result			
00002420 00002428	FFFF7FFF 3FFF1FFF 0FFF07FF 03FF01FF			1526	DC	XL16' FFFF7FFF3FFF1	IFFF OFFF07FF03FF01FF'	resul t		
00002430	FFFFFFFF FFFFFFFF			1527	DC	XL16' FFFFFFFFFFFF	FFF FFFFFFFFFFF	v2		
00002438 00002440 00002448	FFFFFFF FFFFFFF F000F001 F002F003 F004F005 F006F007			1528	DC	XL16' F000F001F002I	F003 F004F005F006F007'	<b>v</b> 3		
				1529 1530 *Word 1531	VPP C	VESRLV, 2				
00002450				1532+	DS	OFD				
00002450		00002450		1533+	USING		base for test data and t	test routin	e	
00002450	00002490	00002200		1534+T34	DC	A(X34)	address of test routine		. •	
00002454	0022			1535+	DC	H'34'	test number			
00002456	00			1536+	DC	X' 00'				
00002457	02			1537+	DC	HL1' 2'	m4			
00002458	E5C5E2D9 D3E54040			1538+	DC	CL8' VESRLV'	instruction name			
00002460	000024C8			1539+	DC	A(RE34+16)	address of v2 source			
00002464	000024D8			1540+	DC	A(RE34+32)	address of v3 source			
00002468	00000010			1541+	DC DC	A(16)	result length			
0000246C	000024B8			1542+REA34	DC	A(RE34)	result address			
00002470 00002478	00000000 00000000			1543+	DS DS	FD XL16	gap V1 output			
00002478	00000000 00000000 0000000 00000000			1544+V1034	אס	ALIO	vi output			
00002488	0000000 0000000			1545+	DS	FD	gan			
0002400	0000000 0000000			1546+*	טע	T D	gap			
00002490				1547+X34	DS	<b>OF</b>				
00002490	E310 5010 0014		0000010	1548+		R1, V2ADDR	load v2 source			
00002496	E761 0000 0806		00000000	1549+	VL	v22, 0(R1)	use v22 to test decoder			
0000249C	E310 5014 0014		0000014	<b>1550</b> +	LGF	R1, V3ÀDDR	load v3 source			
000024A2	E771 0000 0806		00000000	1551+	VL	v23, 0(R1)	use v23 to test decoder			
000024A8	E766 7000 2E78			1552+		V V22, V22, V23, 2	test instruction (dest	is a sourc	<b>:e</b> )	
000024AE	E760 5028 080E		00002478	1553+	VST	V22, V1034	save v1 output			
000024B4	07FB			1554+	BR	R11	return			
000024B8				1555+RE34	DC	0F	xl16 expected result			
000024B8 000024B8	80000000 40000000			1556+ 1557	DROP DC	R5	0000 2000000010000000'	resul t		
000024B8	20000000 10000000			1337	DC	AL10 0000000040000	0000	1 CSu1 L		
000024C8 000024D0	8000000 8000000 8000000 8000000			1558	DC	XL16' 8000000080000	0000 8000000080000000'	v2		
000024D8 000024E0	00000000 00000001 00000002 00000003			1559	DC	XL16' 00000000000000	0001 0000000200000003'	v3		
OUUMTLU	000000			1560						
				1561	VRR C	VESRLV, 2				
000024E8				1562+	DS	OFD				
000024E8		000024E8		1563+	<b>USING</b>		base for test data and t	test routin	ı <b>e</b>	
000024E8	00002528			1564+T35	DC	A(X35)	address of test routine			
000024EC	0023			1565+	DC	Н' 35'	test number			
000024EE	00			1566+	DC	X' 00'				
000024EF	02 ELCTEODO DOET 4040			1567+	DC DC	HL1'2'	m4			
000024F0	E5C5E2D9 D3E54040			1568+	DC DC	CL8' VESRLV'	instruction name			
000024F8	00002560			1569+	DC	A(RE35+16)	address of v2 source			
000024FC 00002500	00002570 00000010			1570+ 1571+	DC DC	A(RE35+32) A(16)	address of v3 source			
00002504	00002550			1571+ 1572+REA35	DC DC	A(RE35)	result length result address			
00000001	0000000			IOIW   INLINUU	DU	MICHOU)				

	ASMA Ver.	0.7.0 zvector-e7-2	8-Shi ftVec	tor				21 Apr 2025	13: 59: 18	Page	36
 	LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
 	00002510	00000000 00000000 00000000 00000000 000000			1573+ 1574+V1035		FD XL16	gap V1 output			
		00000000 00000000			1575+ 1576+*		FD	gap			
	00002528 00002528	E310 5010 0014		0000010	1577+X35 1578+		OF R1, V2ADDR	load v2 source			
		E761 0000 0806		00000010	1579+			use v22 to test decoder			
		E310 5014 0014		00000014	1580+		R1, V3ADDR	load v3 source			
		E771 0000 0806 E766 7000 2E78		00000000	1581+ 1582+	VL VESRLV	v23, 0(R1) V V22, V22, V23, 2	use v23 to test decoder test instruction (dest	is a sour	ce)	
	00002546	E760 5028 080E		00002510	1583+	VST	V22, V1035	save v1 output			
	0000254C 00002550	07FB			1584+ 1585+RE35	BR DC		return xl16 expected result			
	00002550	0000000 0040000			1586+	DROP	R5	-			
	00002550 00002558	00800000 00400000 00200000 00100000			1587	DC	XL16' 0080000000400	0000 0020000000100000'	resul t		
	00002560	80000000 80000000			1588	DC	XL16' 8000000080000	0000 8000000080000000'	v2		
		80000000 80000000 00000008 00000009			1589	DC	XI.16' 0000000800000	0009 0000000A000000B'	v3		
		0000000A 0000000B							, 0		
					1590 1591	VRR C	VESRLV, 2				
 	00002580				1592+	DS	OFD				
 	00002580 00002580	000025C0	00002580		1593+ 1594+T36	USI NG DC	*, R5 A(X36)	base for test data and taddress of test routine	est routin	ne	
 	00002584	0024			1595+	DC	Н' 36'	test number			
 	00002586 00002587	00 02			1596+ 1597+		X' 00' HL1' 2'	m4			
 	00002588	E5C5E2D9 D3E54040			1598+	DC	CL8' VESRLV'	instruction name			
 	00002590 00002594	000025F8 00002608			1599+ 1600+	DC DC	A(RE36+16) A(RE36+32)	address of v2 source address of v3 source			
		0000010			1601+	DC	A(16)	result length			
	0000259C 000025A0	000025E8 00000000 00000000			1602+REA36 1603+	DC DS	A(RE36) FD	result address			
 	000025A8	0000000 00000000			1604+V1036		XL16	gap V1 output			
	000025B0 000025B8	00000000 00000000 0000000 00000000			1605+	DS	FD	ďan			
 					1606+*			gap			
	000025C0 000025C0	E310 5010 0014		00000010	1607+X36 1608+		OF R1, V2ADDR	load v2 source			
	000025C6	E761 0000 0806		00000000	1609+	VL	v22, 0(R1)	use v22 to test decoder			
 	000025CC 000025D2	E310 5014 0014 E771 0000 0806		00000014 00000000	1610+ 1611+		R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
 	000025D8	E766 7000 2E78			1612+	VESRLV	V V22, V22, V23, 2	test instruction (dest	is a source	ce)	
 	000025DE 000025E4	E760 5028 080E 07FB		000025A8	1613+ 1614+	VST BR	V22, V1036 R11	save v1 output return			
 	000025E8	VIID			1615+RE36	DC	0F	xl16 expected result			
 	000025E8 000025E8	FFFFFFF 7FFFFFF			1616+ 1617		R5 XI 16' FFFFFFFF7FFFI	FFFF 3FFFFFFF1FFFFFF	resul t		
	000025F0	3FFFFFFF 1FFFFFFF									
 	000025F8 00002600	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1618	DC	XL16' FFFFFFFFFFF	FFFF FFFFFFFFFFFFFFF	v2		
	00002608	0000000 00000001			1619	DC	XL16' 0000000000000	0001 0000000200000003'	<b>v</b> 3		
[	00002610	00000002 00000003			1620						

ASIM VEI.	0. 7. 0 Zvector- e7- 2	20- SIII I CVEC	COI				21 Apr 2025 15: 59: 16 Page 57
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002618				1621 1622+	VRR_C DS	VESRLV, 2 OFD	
00002618 00002618 0000261C	00002658 0025	00002618		1623+ 1624+T37 1625+	USI NG DC DC	*, R5 A(X37) H' 37'	base for test data and test routine address of test routine test number
0000261E 0000261F 00002620	00 02 E5C5E2D9 D3E54040			1626+ 1627+ 1628+	DC DC DC	X' 00' HL1' 2' CL8' VESRLV'	m4 instruction name
00002628 0000262C 00002630	00002690 000026A0 00000010			1629+ 1630+ 1631+	DC DC DC	A(RE37+16) A(RE37+32) A(16)	address of v2 source address of v3 source result length
00002634 00002638 00002640	00002680 00000000 00000000 00000000 00000000			1632+REA37 1633+ 1634+V1037	DC DS DS	A(RE37) FD XL16	result address gap V1 output
00002648 00002650	00000000 00000000 00000000 00000000			1635+ 1636+*	DS	FD	gap
00002658 00002658 0000265E 00002664 0000266A	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		00000010 00000000 00000014 00000000	1637+X37 1638+ 1639+ 1640+ 1641+	DS LGF VL LGF VL	OF R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source use v23 to test decoder
0000267A 0000267O 0000267C	E766 7000 2E78 E760 5028 080E 07FB		0000000	1642+ 1643+ 1644+	VESRLV VST BR	v23, 0(R1) V V22, V22, V23, 2 V22, V1037 R11	test instruction (dest is a source) save v1 output return
00002680 00002680 00002680	OOFFFFFF OO7FFFFF			1645+RE37 1646+ 1647	DC DROP DC	OF R5	xl16 expected result  FFFF 003FFFFF001FFFFF' result
00002688 00002690	003FFFFF 001FFFFF FFFFFFFF FFFFFFF			1648	DC		FFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
00002698 000026A0 000026A8	FFFFFFF FFFFFFF 00000008 00000009 0000000A 0000000B			1649	DC	XL16' 0000000800000	0009 000000A000000B' v3
000026B0				1650 1651 1652+	VRR_C DS	VESRLV, 2 OFD	
000026B0 000026B0 000026B4	000026F0 0026	000026B0		1653+ 1654+T38 1655+	USING DC DC	*, R5 A(X38) H' 38'	base for test data and test routine address of test routine test number
000026B6 000026B7	00 02			1656+ 1657+	DC DC	X' 00' HL1' 2'	m4
000026B8 000026C0 000026C4	E5C5E2D9 D3E54040 00002728 00002738			1658+ 1659+ 1660+	DC DC DC	CL8' VESRLV' A(RE38+16) A(RE38+32)	instruction name address of v2 source address of v3 source
000026C8 000026CC 000026D0	00000010 00002718 00000000 00000000			1661+ 1662+REA38 1663+	DC DC DS	A(16) A(RE38) FD	result length result address gap
000026D8 000026E0 000026E8	00000000 00000000 00000000 00000000 000000			1664+V1038 1665+	DS DS	XL16 FD	gap V1 output gap
000026F0 000026F0	E310 5010 0014		00000010	1666+* 1667+X38 1668+	DS LGF	OF R1, V2ADDR	load v2 source
000026F6 000026FC 00002702	E761 0000 0806 E310 5014 0014 E771 0000 0806		0000000 00000000 00000000	1669+ 1670+ 1671+	VL LGF VL	v22, O(R1) R1, V3ADDR v23, O(R1)	use v22 to test decoder load v3 source use v23 to test decoder

ASWA ver.	0. 7. 0 zvector- e7- z	8-Sniftvec	tor				21 Apr 2025	13: 59: 18 Page	38
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002708 0000270E 00002714	E766 7000 2E78 E760 5028 080E 07FB		000026D8	1672+ 1673+ 1674+	VESRLY VST BR	V V22, V22, V23, 2 V22, V1038 R11	test instruction (dest save v1 output return	is a source)	
00002714 00002718 00002718	OTED			1675+RE38 1676+	DC DROP	OF R5	xl16 expected result		
00002718 00002720	80000000 40000000 2000000 10000000			1677	DC		0000 2000000010000000'	result	
00002728 00002730	80000000 80000000 80000000 80000000			1678	DC	XL16' 8000000080000	0000 8000000080000000'	v2	
00002738 00002740	F0000000 F0000001 F0000002 F0000003			1679	DC	XL16' F0000000F0000	0001 F0000002F0000003'	<b>v</b> 3	
00002748				1680 1681 1682+	VRR_C DS	VESRLV, 2 OFD			
00002718		00002748		1683+	USING		base for test data and	test routine	
00002748 0000274C	00002788 0027			1684+T39 1685+	DC DC	A(X39) H' 39'	address of test routine test number		
0000274E	00			1686+	DC	X' 00'	4		
0000274F 00002750	02 E5C5E2D9 D3E54040			1687+ 1688+	DC DC	HL1' 2' CL8' VESRLV'	m4 instruction name		
00002758	000027C0			1689+	DC	A(RE39+16)	address of v2 source		
0000275C	000027D0			1690+	DC	A(RE39+32)	address of v3 source		
00002760	00000010			1691+	DC	A(16)	result length		
00002764	000027B0			1692+REA39	DC	A(RE39)	result address		
00002768 00002770	00000000 00000000 0000000 00000000			1693+ 1694+V1039	DS DS	FD XL16	gap V1 output		
00002778	0000000 0000000			1034+11033	טע	ALIO	VI Oucpuc		
00002780	00000000 00000000			1695+ 1696+*	DS	FD	gap		
00002788	T040 7040 0044		0000010	1697+X39	DS	OF			
00002788	E310 5010 0014		00000010	1698+	LGF	R1, V2ADDR	load v2 source		
0000278E 00002794	E761 0000 0806 E310 5014 0014		00000000 0000014	1699+ 1700+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
0000279A	E771 0000 0806		00000014	1701+	VL	v23, 0(R1)	use v23 to test decoder		
000027A0	E766 7000 2E78			1702+		V V22, V22, V23, 2	test instruction (dest		
000027A6	E760 5028 080E		00002770	1703+	VST	V22, V1039	save v1 output		
000027AC	07FB			1704+	BR	R11	return		
000027B0 000027B0				1705+RE39 1706+	DC DROP	OF R5	xl16 expected result		
000027B0	OOFFFFFF OO7FFFFF			1700+	DC		FFFF 003FFFFF001FFFFF'	resul t	
000027B8	003FFFFF 001FFFFF			=•••	- •				
000027C0	FFFFFFFF FFFFFFFF			1708	DC	XL16' FFFFFFFFFFF	FFFF FFFFFFFFFFFFFFF	v2	
000027C8	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1700	D.C.	VI 101 E0000000000	0000 E000000 F0000000	0	
000027D0 000027D8	F0000008 F0000009 F000000A F000000B			1709	DC	XL16 F0000008F0000	0009 F000000AF000000B'	v3	
00002700	TOUCOUA TOUCOUB			1710 1711 *Doublew	ord				
				1712	VRR_C	VESRLV, 3			
000027E0		00000750		1713+	DS	OFD * Dr	have Cont to 1	44 4 •	
000027E0 000027E0	00002820	000027E0		1714+ 1715+T40	USING		base for test data and address of test routine		
000027E0 000027E4	00002820 0028			1715+140 1716+	DC DC	A(X40) H' 40'	test number		
000027E4	00			1717+	DC DC	X' 00'	COSC HUMBOI		
000027E7	03			1718+	DC	HL1' 3'	m4		
000027E8	E5C5E2D9 D3E54040			1719+	DC	CL8' VESRLV'	instruction name		
000027F0	00002858			1720+	DC	A(RE40+16)	address of v2 source		

ASMA Ver.	0. 7. 0 zvector- e7- 28	8-Shi ftVec	tor				21 Apr 2025	13: 59: 18 Page	39
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
000027F4 000027F8 000027FC 00002800 00002808	00002868 00000010 00002848 00000000 00000000 00000000 00000000			1721+ 1722+ 1723+REA40 1724+ 1725+V1040	DC DC DC DS DS	A(RE40+32) A(16) A(RE40) FD XL16	address of v3 source result length result address gap V1 output		
00002810 00002818	00000000 00000000 00000000 00000000			1726+ 1727+*	DS	FD	gap		
00002820 00002820 00002826 0000282C 00002832	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806			1728+X40 1729+	DS LGF VL LGF VL	0F R1, V2ADDR v22, 0(R1) R1, V3ADDR v23, 0(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder		
00002838 0000283E 00002844 00002848	E766 7000 3E78 E760 5028 080E 07FB		00002808	1733+ 1734+ 1735+ 1736+RE40	VESRLV VST BR DC	V V22, V22, V23, 3 V22, V1040 R11 OF	test instruction (dest save v1 output return xl16 expected result	is a source)	
00002848 00002848 00002850	80000000 00000000 40000000 00000000			1737+ 1738	DROP DC		0000 400000000000000000000	result	
00002858 00002860 00002868	80000000 00000000 80000000 00000000 00000000			1739 1740	DC DC		0000 8000000000000000000000000000000000	v2 v3	
00002870	00000000 00000001			1741 1742		VESRLV, 3			
00002878 00002878 00002878	000028B8	00002878		1743+ 1744+ 1745+T41	DS USING DC	A(X41)	base for test data and taddress of test routine	test routine	
0000287C 0000287E 0000287F	0029 00 03			1746+ 1747+ 1748+	DC DC DC	H' 41' X' 00' HL1' 3'	test number m4		
00002880 00002888 0000288C	E5C5E2D9 D3E54040 000028F0 00002900			1749+ 1750+ 1751+	DC DC DC	CL8' VESRLV' A(RE41+16) A(RE41+32)	instruction name address of v2 source address of v3 source		
00002890 00002894 00002898	00000010 000028E0 0000000 00000000			1752+ 1753+REA41 1754+	DC DC DS	A(16) A(RE41) FD	result length result address gap V1 output		
000028A0 000028A8 000028B0	00000000 00000000 00000000 00000000			1755+V1041 1756+	DS DS	XL16 FD	V1 output gap		
000028B8 000028B8 000028BE 000028C4 000028CA	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		0000014	1757+* 1758+X41 1759+ 1760+ 1761+ 1762+	DS LGF VL LGF VL	R1, V3ADDR v23, O(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder	! a a a a a a a a a a a	
000028D0 000028D6 000028DC 000028E0	E766 7000 3E78 E760 5028 080E 07FB		000028A0	1763+ 1764+ 1765+ 1766+RE41	VST BR DC	V V22, V22, V23, 3 V22, V1041 R11 OF	test instruction (dest save v1 output return x116 expected result	is a source)	
000028E0 000028E0	00200000 00000000			1767+ 1768	DROP DC	R5 XL16' 0020000000000	0000 0010000000000000000000	resul t	
000028E8 000028F0 000028F8	00100000 00000000 80000000 00000000 80000000 00000000			1769	DC	XL16' 8000000000000	0000 8000000000000000000000000000000000	v2	

ASMA Ver.	0. 7. 0 zv	ector- e7- 2	8-Shi ftVect	tor				21 Apr 2025	13: 59: 18	Page	40
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT						
00002900 00002908	00000000				1770	DC	XL16' 000000000000	000A 00000000000000B'	<b>v</b> 3		
00002910					1771 1772 1773+	VRR_C DS	VESRLV, 3 OFD				
00002910			00002910		1774+	USING	*, <b>R</b> 5	base for test data and t	test routi	1e	
00002910 00002914	00002950				1775+T42 1776+	DC DC	A(X42)	address of test routine			
00002914	002A 00				1770+	DC DC	H' 42' X' 00'	test number			
00002917	03				1778+	DC	HL1' 3'	m4			
00002918 00002920	E5C5E2D9 1 00002988	D3E54040			1779+ 1780+	DC DC	CL8' VESRLV' A(RE42+16)	instruction name address of v2 source			
00002920	00002988				1780+ 1781+	DC DC	A(RE42+10) A(RE42+32)	address of v2 source			
00002928	0000010				1782+	DC	A(16)	result length			
0000292C 00002930	00002978 00000000	0000000			1783+REA42 1784+	DC DS	A(RE42) FD	result address			
00002930	00000000				1784+ 1785+V1042	DS DS	XL16	gap V1 output			
00002940	00000000				1500	D.C.	TID.				
00002948	00000000	00000000			1786+ 1787+*	DS	FD	gap			
00002950					1787+ 1788+X42	DS	0F				
00002950	E310 5010			00000010	1789+	LGF	R1, V2ADDR	load v2 source			
00002956 0000295C	E761 0000 E310 5014			0000000 0000014	1790+ 1791+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00002336	E771 0000			00000014	1792+	VL	v23, 0(R1)	use v23 to test decoder			
00002968	E766 7000			0000000	1793+		V V22, V22, V23, 3	test instruction (dest	is a sour	ce)	
0000296E 00002974	E760 5028 07FB	080E		00002938	1794+ 1795+	VST BR	V22, V1042 R11	save v1 output return			
00002978	OTID				1796+RE42	DC	0F	xl16 expected result			
00002978	0000000	0000000			1797+		R5	0000 00000000000000101	14		
00002978 00002980	00000000 (				1798	DC	XL16 00000000020	0000 0000000000000010'	resul t		
00002988	80000000	0000000			1799	DC	XL16' 800000000000	0000 80000000000000000	v2		
00002990 00002998	80000000 (				1800	DC	VI 16! 000000000000	002A 000000000000003B'	v3		
00002938 000029A0	00000000				1000	DC	ALIO UUUUUUUUUUU	002A 00000000000000	VJ		
					1801		VEGET I				
000029A8					1802 1803+	VRR_C DS	VESRLV, 3 OFD				
000029A8			000029A8		1804+	<b>USING</b>	*, <b>R</b> 5	base for test data and t	test routi	1e	
000029A8	000029E8				1805+T43	DC	A(X43)	address of test routine			
000029AC 000029AE	002B 00				1806+ 1807+	DC DC	H' 43' X' 00'	test number			
000029AF	03	DOTE 10:5			1808+	DC	HL1' 3'	m4			
000029B0 000029B8	E5C5E2D9 1 00002A20	D3E54040			1809+ 1810+	DC DC	CL8' VESRLV' A(RE43+16)	instruction name address of v2 source			
000029BC	00002A20 00002A30				1810+ 1811+	DC DC	A(RE43+16) A(RE43+32)	address of v2 source			
000029C0	0000010				1812+	DC	A(16)	result length			
000029C4 000029C8	00002A10 00000000	0000000			1813+REA43 1814+	DC DS	A(RE43) FD	result address			
000029D0	00000000	0000000			1815+V1043	DS	XL16	gap V1 output			
000029D8	00000000				1010.	DC	ED				
000029E0	00000000	UUUUUUU			1816+ 1817+*	DS	FD	gap			
000029E8 000029E8	E310 5010	0014		00000010	1818+X43 1819+	DS LGF	OF R1, V2ADDR	load v2 source			
OOOONJEO	TO10 0010	JUIT		0000010	1010	LUI	wi, vandun	Todu Yw Soul CC			

ASMA Ver. 0.7.0 zvector-e7-28-ShiftVector

ADDR1

00002A40

00002AD8

ADDR2

00000000

00000014

00000000

000029D0

**STM** 

1820+

1821+

1822+

1823+

1824+

1825+

1827 +

1828

1829

1830

1831 1832

1833+

1834+

1836+

1837+

1838+

1839 +

1840+

1841+

1842+

1835+T44

1826+RE43

**OBJECT CODE** 

E310 5014 0014

E771 0000 0806

E766 7000 3E78

E760 5028 080E

01FFFFFF FFFFFFFF

00003FFF FFFFFFFF FFFFFFF FFFFFFF

FFFFFFF FFFFFFF

0000000 00000007

00000000 00000012

E5C5E2D9 D3E54040

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 3E78

E760 5028 080E

**00000000 3FFFFFF** 

0000000 00001FFF

FFFFFFF FFFFFFF

FFFFFFF FFFFFFF

00000000 00000022

0000000 00000033

07FB

00002A80

00002AB8

00002AC8

00000010

002C

00

03

000029EE E761 0000 0806

07FB

L<sub>0</sub>C

000029F4

000029FA

00002A00

00002A06

00002A0C

00002A10

00002A10

00002A10

00002A18

00002A20

00002A28

00002A30

00002A38

00002A40

00002A40

00002A40

00002A44

00002A46

00002A47

00002A48

00002A50

00002A54

00002A58

00002A80

00002A86

00002A8C

00002A92

00002A98

00002A9E

00002AA4

00002AA8

00002AA8

00002AA8

00002AB0

00002AB8

00002AC0

00002AC8

00002AD0

00002AD8

00002AD8

1846+ 1847+\* 1848+X44 00000010 1849+ 00000000 1850+

1851+

1852+

1853+

1854+

1855+

1857 +

1858

1859

1860

1867+

1868 +

1856+RE44

00000014

00000000

00002A68

**LGF** R1, V2ADDR v22, 0(R1)VL R1, V3ADDR LGF VL v23, 0(R1)**VESRLV V22, V22, V23, 3** 

v22, 0(R1)

R1, V3ADDR

VL v23, 0(R1) VESRLV V22, V22, V23, 3

V22, V1043

R11

0F

**R5** 

VRR\_C VESRLV, 3

USING \*, R5

**OFD** 

A(X44)

H' 44'

X' 00'

HL1'3'

A(16)

FD

FD

0F

R11

H' 45'

X' 00'

0F

**XL16** 

**A(RE44)** 

CL8' VESRLV'

A(RE44+16)

A(RE44+32)

VL

**LGF** 

**VST** 

BR

DC

DC

DC

DC

DS

DC

DC

DC

DC

DC

DC

DC

DC

DC

DS

DS

DS

DS

**VST** 

BR

DC

DC

**DROP** 

**DROP** 

V22, V1044

save v1 output return

**R5** XL16' 00000003FFFFFF 000000000001FFF'

return

**m4** 

gap

DC DC  $\mathbf{v3}$ 

XL16' 000000000000022 00000000000033'

1861 1862 VRR\_C VESRLV, 3 1863 1864+ DS **OFD** 1865+ USING \*, R5 1866+T45 DC A(X45)

DC

DC

base for test data and test routine address of test routine test number

00002AD8 00002B18 00002ADC 002D 00002ADE 00

ASNA Ver.	0. 7. 0 Zvector- e7- 20	s-siii i tvec	COL				21 Apr 2023	13: 39: 16	rage	42
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00002ADF 00002AE0	03 E5C5E2D9 D3E54040			1869+ 1870+	DC DC	HL1'3' CL8' VESRLV'	m4 instruction name			
00002AE8	00002B50			1871+	DC	A(RE45+16)	address of v2 source			
00002AEC	00002B60			1872+	DC	A(RE45+32)	address of v3 source			
00002AF0	00000010			1873+	DC	A(16)	result length			
00002AF4	00002B40			1874+REA45	DC	A(RE45)	result address			
00002AF8	0000000 00000000			1875+	DS	FD	gap			
00002B00	00000000 00000000			1876+V1045	DS	XL16	gap V1 output			
00002B08	00000000 00000000			1077	D.C.	TD.				
00002B10	00000000 00000000			1877+	DS	FD	gap			
00002B18				1878+* 1879+X45	DS	0F				
00002B18	E310 5010 0014		00000010	1879+A43 1880+	LGF	R1, V2ADDR	load v2 source			
00002B18	E761 0000 0806		00000010	1881+	VL	v22, 0(R1)	use v22 to test decoder			
00002B1E	E310 5014 0014		00000014	1882+	LGF	R1, V3ADDR	load v3 source			
00002B2A	E771 0000 0806		00000000	1883+	VL	v23, 0(R1)	use v23 to test decoder			
00002B30	E766 7000 3E78			1884+		V V22, V22, V23, 3	test instruction (dest	is a source	ce)	
00002B36	E760 5028 080E		00002B00	1885+	VST	V22, V1045	save v1 output			
00002B3C	07FB			1886+	BR	R11	return			
00002B40				1887+RE45	DC	<b>OF</b>	xl16 expected result			
00002B40				1888+	DROP	R5		_		
00002B40	00200000 00000000			1889	DC	XL16' 002000000000	0000 00100000000000000'	resul t		
00002B48	00100000 00000000			1000	D.C.	VI 101 000000000000	0000 0000000000000000000000000000000000	0		
00002B50	8000000 00000000			1890	DC	XL16, 80000000000000	0000 8000000000000000'	v2		
00002B58 00002B60	80000000 00000000 F0000000 0000000A			1891	DC	VI 16' F00000000000	000A F00000000000000B'	$\mathbf{v3}$		
00002B00	F000000 000000A F0000000 0000000B			1031	DC	ALIO FOOOOOOOO	OUOA POOOOOOOOOOO	VJ		
00002200	10000000 000000D			1892						
				1893	VRR C	VESRLV, 3				
00002B70				1894+	DS	OFD				
00002B70		00002B70		1895+	<b>USING</b>		base for test data and	test routir	ne e	
00002B70	00002BB0			1896+T46	DC	A(X46)	address of test routine			
00002B74	002E			1897+	DC	H' 46'	test number			
00002B76	00			1898+	DC	X' 00'	•			
00002B77				1899+	DC	HL1'3'	m4			
00002B78 00002B80	E5C5E2D9 D3E54040 00002BE8			1900+ 1901+	DC DC	CL8' VESRLV'	instruction name address of v2 source			
00002B84	00002BF8			1901+ 1902+	DC DC	A(RE46+16) A(RE46+32)	address of v2 source			
00002B84	00002010			1902+	DC	A(16)	result length			
00002B8C	00002BD8			1904+REA46	DC	A(RE46)	result address			
00002B90	00000000 00000000			1905+	DS	FD				
00002B98	0000000 00000000			1906+V1046	DS	XL16	gap V1 output			
00002BA0	0000000 00000000						•			
00002BA8	00000000 00000000			1907+	DS	FD	gap			
20000775				1908+*	D.C.	a=				
00002BB0	F010 F010 0011		00000010	1909+X46	DS	OF	1 1 0			
00002BB0	E310 5010 0014		00000010		LGF	R1, V2ADDR	load v2 source			
00002BB6	E761 0000 0806		00000000 0000014	1911+	VL LCE	v22, 0(R1)	use v22 to test decoder			
00002BBC 00002BC2	E310 5014 0014 E771 0000 0806		00000014	1912+ 1913+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
00002BC2	E771 0000 0800 E766 7000 3E78		0000000	1913+ 1914+		V23, U(R1) V V22, V22, V23, 3	test instruction (dest	is a source	<b>(</b> A2	
	T100 1000 OF10					V22, V1046		is a sould		
MMMZ.DL.F	E760 5028 080E		00002898	1915+	V.5 I	V &, & , V   11/41)	Save vi ournur			
00002BCE 00002BD4	E760 5028 080E 07FB		00002B98	1915+ 1916+	VST BR		save v1 output return			
00002BCE 00002BD4 00002BD8	E760 5028 080E 07FB		00002В98	1915+ 1916+ 1917+RE46	BR DC	R11 OF	return			
00002BD4			00002B98	1916+	BR	R11				

MA Ver.	0. 7. 0 zvector-e7-2	28-Shi ftVeo	ctor			21 A <sub>1</sub>	pr 2025	13: 59: 18	Page	43
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
002BE0	0000000 00001FFF									
002BE8 002BF0	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1920	DC	XL16' FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFFF'	v2		
02BF8	F0000000 00000022 F0000000 00000033			1921	DC	XL16' F00000000000022 F00000000000	0033'	v3		
0200	10000000 00000033			1922						
				1923						

0F

DS

1975+X48

ASMA Ver. 0.7.0 zvector-e7-28-ShiftVector

00002CE0

ASNA Ver.	0. 7. 0 Zvector-e7-2	o-siii i tvec	COL				21 Apr 2023	13: 39: 16 Page	43
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002CE6 00002CEC	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000000 0000014	1976+ 1977+ 1978+	VL LGF	v22, 0(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
00002CF8	E771 0000 0806 E766 7000 0E7A E760 5028 080E		00000000 00002CC8	1979+ 1980+ 1981+	VL VESRAV VST	v23, 0(R1) V V22, V22, V23, 0 V22, V1048	use v23 to test decoder test instruction (dest save v1 output	is a source)	
00002D04 00002D08	07FB		00002000	1982+ 1983+RE48	BR DC	R11 OF	return xl 16 expected result		
	80C0E0F0 F8FCFEFF 80C0E0F0 F8FCFEFF			1984+ 1985	DROP DC	R5 XL16' 80C0E0F0F8FCF	FEFF 80C0E0F0F8FCFEFF'	resul t	
00002D18	80808080 80808080 80808080 80808080			1986	DC	XL16' 8080808080808	8080 8080808080808080'	v2	
	00010203 04050607			1987	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v3	
	08090A0B OCODOE0F			1988 1989		VESRAV, O			
00002D38 00002D38		00002D38		1990+ 1991+	DS USING	0FD * R5	base for test data and	test routine	
00002D38	00002D78	00002Д30		1992+T49	DC	A(X49)	address of test routine	test routine	
	0031			1993+	DC	H' 49'	test number		
	00 00			1994+ 1995+		X' 00' HL1' 0'	m4		
00002D40	E5C5E2D9 C1E54040			1996+	DC	CL8' VESRAV'	instruction name		
	00002DB0			1997+		A(RE49+16)	address of v2 source		
	00002DC0 00000010			1998+ 1999+	DC DC	A(RE49+32) A(16)	address of v3 source result length		
00002D54	00002DA0			2000+REA49	DC	A(RE49)	result address		
	00000000 00000000			2001+	DS	FD	gap V1 output		
00002D68	00000000 00000000 00000000 00000000 000000			2002+V1049 2003+	DS DS	XL16 FD			
00002D70				2004+*	טע	ΓU	gap		
00002D78				2005+X49		OF			
	E310 5010 0014 E761 0000 0806		00000010 00000000	2006+ 2007+		R1, V2ADDR	load v2 source use v22 to test decoder		
	E310 5014 0014		00000000	2007+		v22, O(R1) R1, V3ADDR	load v3 source		
00002D8A	E771 0000 0806		00000000	2009+	VL	v23, 0(R1)	use v23 to test decoder		
00002D96	E766 7000 0E7A E760 5028 080E 07FB		00002D60	2010+ 2011+ 2012+	VESRAV VST BR	V V22, V22, V23, 0 V22, V1049 R11	test instruction (dest save v1 output return	is a source)	
00002DA0	V. 2.12			2013+RE49	DC	0F	xl16 expected result		
00002DA0	EGEGEGEE PPPPPPPP			2014+		R5	EEEE EGEGEEEEEEEEEE		
	FOF8FCFE FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			2015	DC	XL16' FUF8FCFEFFFF	FFFF F8FCFEFFFFFFFFF	resul t	
00002DB0	F0F1F2F3 F4F5F6F7 F8F9FAFB FCFDFEFF			2016	DC	XL16' F0F1F2F3F4F5F	F6F7 F8F9FAFBFCFDFEFF'	v2	
00002DC0	00010203 04050607 08090A0B 0C0D0E0F			2017	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v3	
				2018	VDD C	VECDAY O			
00002DD0 00002DD0		00002DD0		2019 2020+ 2021+		VESRAV, 0 OFD *, R5	base for test data and	test routine	
00002DD0	00002E10			2022+T50	DC	A(X50)	address of test routine	1 11 11 11 11	
	0032 00			2023+ 2024+	DC DC	H' 50' X' 00'	test number		

result

v2

 $\mathbf{v3}$ 

**m4** 

gap

return

instruction name

result length

result address

load v2 source

load v3 source

save v1 output

xl16 expected result

use v22 to test decoder

use v23 to test decoder

address of test routine

test number

instruction name

result length

gap V1 output

result address

load v2 source

load v3 source

save v1 output

xl16 expected result

use v22 to test decoder

use v23 to test decoder

test instruction (dest is a source)

resul t

address of v2 source

address of v3 source

m4

gap

return

XL16' F0F8FCFEFFFFFFFF F8FCFEFFFFFFFFFF

**DROP** 

2074+

2075

**R5** 

test instruction (dest is a source)

base for test data and test routine

gap V1 output

address of v2 source

address of v3 source

00002ED0

00002ED0

FOF8FCFE FFFFFFFF

ASMA Ver.	0. 7. 0 zvector- e7- 2	8-Shi ftVect	tor				21 Apr 2025	13: 59: 18	Page	47
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00002ED8 00002EE0 00002EE8	F8FCFEFF FFFFFFFF F0F1F2F3 F4F5F6F7 F8F9FAFB FCFDFEFF			2076	DC	XL16' F0F1F2F3F4F5	F6F7 F8F9FAFBFCFDFEFF'	v2		
00002EF0 00002EF8	F0F1F2F3 F4F5F6F7 F8F9FAFB FCFDFEFF			2077	DC	XL16' F0F1F2F3F4F5	F6F7 F8F9FAFBFCFDFEFF'	v3		
00002210				2078 2079 2080 *Hal fword		AIRCO AV. 4				
00002F00 00002F00		00002F00		2081 2082+ 2083+	VRR_C DS USING	VESRAV, 1 OFD * P5	base for test data and	est routir	10	
00002F00 00002F04	00002F40 0034	00002100		2084+T52 2085+	DC DC	A(X52) H' 52'	address of test routine test number	lest Toutif	ie	
00002F08	00 01 E5C5E2D9 C1E54040			2086+ 2087+ 2088+	DC DC DC	X' 00' HL1' 1' CL8' VESRAV'	m4 instruction name			
00002F10 00002F14 00002F18	00002F78 00002F88 00000010			2089+ 2090+ 2091+	DC DC DC	A(RE52+16) A(RE52+32) A(16)	address of v2 source address of v3 source result length			
00002F1C 00002F20 00002F28	00002F68 00000000 00000000 00000000 00000000			2092+REA52 2093+ 2094+V1052	DC DS DS	A(RE52) FD XL16	result address gap V1 output			
00002F30 00002F38	00000000 00000000 00000000 00000000			2095+ 2096+* 2097+X52	DS	FD OF	gap			
00002F40 00002F40 00002F46 00002F4C	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	2097+X32 2098+ 2099+ 2100+	DS LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source			
00002F52 00002F58 00002F5E	E771 0000 0806 E766 7000 1E7A E760 5028 080E		00000000 00002F28	2101+ 2102+ 2103+	VL	v23, 0(R1) / V22, V22, V23, 1 V22, V1052	use v23 to test decoder test instruction (dest save v1 output	is a sourc	ce)	
00002F64 00002F68 00002F68	07FB		00002120	2104+ 2105+RE52 2106+	BR DC	R11 OF R5	return xl16 expected result			
00002F68 00002F70	40002000 10000800 04000200 01000080			2107	DC		0800 0400020001000080'	result		
00002F78 00002F80	40004000 40004000 40004000 40004000			2108	DC		4000 4000400040004000'	<b>v</b> 2		
	00000001 00020003 00040005 00060007			2109	DC	XL16' 0000000100020	0003 0004000500060007'	<b>v</b> 3		
00002F98 00002F98	00003EB9	00002F98		2110 2111 2112+ 2113+	DS USING		base for test data and to	test routin	ie	
00002F98 00002F9C 00002F9E	00002FD8 0035 00			2114+T53 2115+ 2116+	DC DC DC	A(X53) H' 53' X' 00'	address of test routine test number			
00002FA0 00002FA8	01 E5C5E2D9 C1E54040 00003010			2117+ 2118+ 2119+	DC DC DC	HL1' 1' CL8' VESRAV' A(RE53+16)	instruction name address of v2 source			
00002FAC 00002FB0 00002FB4	00003020 00000010 00003000			2120+ 2121+ 2122+REA53	DC DC DC	A(RE53+32) A(16) A(RE53)	address of v3 source result length result address			
00002FB8	00000000 00000000 00000000 00000000			2123+ 2124+V1053	DS DS	FD XL16	gap V1 output			

VRR\_C VESRAV, 1

**OFD** 

2170 2171

2172 +

L<sub>0</sub>C

00002FC8 00002FD0

00002FD8

00002FD8

00002FDE

00002FE4

00002FEA

00002FF0

00002FF6

00002FFC

00003000

00003000

00003000

00003008 00003010

00003018 00003020

00003028

00003030

00003030

00003030

00003034

00003036

00003037

00003038

00003040

00003044

00003048

0000304C

00003050

00003058

00003060

00003068

00003070

00003070

00003076

0000307C

00003082

00003088

0000308E

00003094

00003098

00003098

00003098

000030A0 000030A8

000030B0

000030B8

000030C0

000030C8

ASMA Ver.	0. 7. 0 zvector-e7-2	28-Shi ftVec	tor				21 Apr 2025	13: 59: 18	Page	49
LOC	OBJECT CODE	ADDR1	ADDR2	STMF						
000030C8		000030C8		2173+	USING	*. <b>R</b> 5	base for test data and	test routin	e	
000030C8	00003108			2174+T55	DC	A(X55)	address of test routine			
000030CC	0037			2175+	DC	H' 55'	test number			
000030CE	00			2176+	DC	X' 00'				
000030CF	01			2177+	DC	HL1' 1'	m4			
000030D0	E5C5E2D9 C1E54040			2178+	DC	CL8' VESRAV'	instruction name			
000030D8	00003140			2179+	DC	A(RE55+16)	address of v2 source			
000030DC	00003150			2180+	DC	A(RE55+32)	address of v3 source			
000030E0	0000010			2181+	DC	A(16)	result length			
000030E4	00003130			2182+REA55	DC	A(RE55)	result address			
000030E8	0000000 00000000			2183+	DS	FD	gap			
000030F0	0000000 00000000			2184+V1055	DS	XL16	gap V1 output			
000030F8	0000000 00000000						•			
00003100	0000000 00000000			2185+	DS	FD	gap			
				2186+*			<u> </u>			
00003108				2187+X55	DS	<b>OF</b>				
			00000010	2188+	LGF	R1, V2ADDR	load v2 source			
	E761 0000 0806		00000000	2189+	VL	v22, 0(R1)	use v22 to test decoder			
			0000014	2190+	LGF	R1, V3ADDR	load v3 source			
	E771 0000 0806		00000000	2191+	VL	v23, 0(R1)	use v23 to test decoder			
00003120	E766 7000 1E7A			2192+	VESRA	V V22, V22, V23, 1	test instruction (dest	is a sourc	e)	
00003126	E760 5028 080E		000030F0	2193+	<b>VST</b>	V22, V1055	save v1 output			
0000312C	07FB			2194+	BR	R11	return			
00003130				2195+RE55	DC	<b>OF</b>	xl16 expected result			
00003130				2196+	DROP	R5		_		
	FOF1F979 FD3DFEDE			2197	DC	XL16' F0F1F979FD3D	FEDE FF8FFFD7FFF3FFFD'	resul t		
	FF8FFFD7 FFF3FFFD				<b>.</b>					
				2198	DC	XL16' F0F1F2F3F4F5	F6F7 F8F9FAFBFCFDFEFF'	v2		
	F8F9FAFB FCFDFEFF			0400	D.C.	W 401 00000004000	0000 000 1000 7000 000 000	0		
	00000001 00020003			2199	DC	XL16' 000000010002	0003 0004000500060007'	v3		
00003158	00040005 00060007			0000						
				2200	VDD C	VECDAY 1				
00000100				2201		VESRAV, 1				
00003160		00000100		2202+	DS		hara Carata data and a		_	
00003160	00000140	00003160		2203+	USING		base for test data and	test routin	e	
00003160	000031A0			2204+T56	DC	A(X56)	address of test routine			
00003164	0038			2205+	DC DC	H' 56'	test number			
00003166 00003167	00 01			2206+ 2207+	DC DC	X' 00' HL1' 1'	m4			
00003167	E5C5E2D9 C1E54040			2207+ 2208+	DC DC	CL8' VESRAV'	ma instruction name			
00003108	000031D8			2209+	DC DC	A(RE56+16)	address of v2 source			
00003170	000031E8			2210+	DC	A(RE56+10) A(RE56+32)	address of v2 source			
00003174	00003128			2211+	DC DC	A(RESO+S2) A(16)	result length			
00003178 0000317C	0000010 000031C8			2212+REA56	DC DC	A(RE56)	result address			
00003170	00003108			2213+	DS	FD				
00003180	0000000 0000000			2214+V1056	DS DS	XL16	gap V1 output			
00003100	0000000 0000000			~~I+\I000	DO	ALIO	VI oucpuc			
00003198	0000000 0000000			2215+	DS	FD	gan			
0000100				2216+*	DO	<b>.</b> <i>.</i>	gap			
000031A0				2217+X56	DS	0F				
000031A0	E310 5010 0014		0000010	2218+	LGF	R1, V2ADDR	load v2 source			
000031A6	E761 0000 0806		00000000	2219+	VL	v22, 0(R1)	use v22 to test decoder			
000031AC	E310 5014 0014		00000000	2220+	LGF	R1, V3ADDR	load v3 source			
000031B2	E771 0000 0806		00000014	2221+	VL	v23, 0(R1)	use v23 to test decoder			
000031B8	E766 7000 1E7A			2222+		V V22, V22, V23, 1	test instruction (dest	is a source	e)	
000031BE	E760 5028 080E		00003188	2223+	VST	V22, V1056	save v1 output		/	
<del></del>						,				

ASWA ver.	0. 7. 0 zvector-e7-2	8-Sniftvec	tor				21 Apr 2025	13: 59: 18	rage	50
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
000031C4 000031C8	07FB			2224+ 2225+RE56	BR DC	R11 OF	return xl16 expected result			
000031C8 000031C8 000031D0	FFF0FFF9 FFFDFFFE FFFFFFFF FFFFFFF			2226+ 2227	DROP DC	R5 XL16' FFF0FFF9FFFD	FFFE FFFFFFFFFFFFFF	resul t		
000031D8 000031E0	F0F1F2F3 F4F5F6F7 F8F9FAFB FCFDFEFF			2228	DC	XL16' F0F1F2F3F4F5	F6F7 F8F9FAFBFCFDFEFF'	v2		
000031E8 000031F0	00080009 000A000B 000C000D 000E000F			2229	DC	XL16' 00080009000A	OOOB OOOCOOODOOOEOOOF'	v3		
00003110	OOCOOD OOCOOT			2230 2231	VRR C	VESRAV, 1				
000031F8				2232+	DS DS	OFD				
000031F8		000031F8		2233+	USING		base for test data and t	test routin	e	
000031F8	00003238			2234+T57	DC	A(X57)	address of test routine			
000031FC	0039			2235+	DC	H' 57'	test number			
000031FE	00			2236+	DC	X' 00'				
000031FF	01			2237+	DC	HL1' 1'	m4			
00003200	E5C5E2D9 C1E54040			2238+	DC	CL8' VESRAV'	instruction name			
00003208	00003270			2239+	DC	A(RE57+16)	address of v2 source			
0000320C	00003280			2240+	DC	A(RE57+32)	address of v3 source			
$00003210 \\ 00003214$	00000010 00003260			2241+ 2242+REA57	DC DC	A(16) A(RE57)	result length result address			
00003214	0000000 00000000			2243+	DS DS	FD				
00003210	0000000 0000000			2244+V1057	DS	XL16	gap V1 output			
00003228	0000000 00000000			2211111001	DO	ALIO	VI oucput			
00003230	0000000 00000000			2245+	DS	FD	gap			
				2246+*			8 1			
00003238				2247+X57	DS	<b>0F</b>				
00003238	E310 5010 0014		00000010	2248+	LGF	R1, V2ADDR	load v2 source			
0000323E	E761 0000 0806		00000000	2249+	VL	v22, 0(R1)	use v22 to test decoder			
00003244	E310 5014 0014		00000014	2250+	LGF	R1, V3ADDR	load v3 source			
0000324A 00003250	E771 0000 0806 E766 7000 1E7A		0000000	2251+ 2252+	VL VECDAY	v23, 0(R1) V V22, V22, V23, 1	use v23 to test decoder test instruction (dest	is a source	(0)	
00003256	E760 7000 1E7A E760 5028 080E		00003220	2253+	VESKA VST	V V22, V22, V23, 1 V22, V1057	save v1 output	is a sourc	e)	
0000325C	07FB		00003220	2254+	BR	R11	return			
00003260	0,112			2255+RE57	DC	0F	xl 16 expected result			
00003260				2256+	DROP	R5				
00003260	8000C000 E000F000			2257	DC	XL16' 8000C000E000]	FOOO F800FCOOFEOOFFOO'	resul t		
00003268	F800FC00 FE00FF00									
00003270	80008000 80008000			2258	DC	XL16' 8000800080008	8000 8000800080008000'	v2		
00003278	80008000 80008000			9950	DC .	VI 16! E000E001E009	FOO? FOO4FOOFFOOFFOO?!	0		
00003280 00003288	F000F001 F002F003 F004F005 F006F007			2259	DC	ALIO FUUUFUUIFUU2	F003 F004F005F006F007'	v3		
				2260	VDD C	VECDAV 1				
00003290				2261 2262+	VKK_C DS	VESRAV, 1 OFD				
00003290		00003290		2263+	USI NG		base for test data and t	test routin	Δ	
00003290	000032D0	00000£00		2264+T58	DC	A(X58)	address of test routine	CSC TOUCTH		
00003294	003A			2265+	DC	H' 58'	test number			
00003296	00			2266+	DC	X' 00'				
00003297	01			2267+	DC	HL1' 1'	m4			
00003298	E5C5E2D9 C1E54040			2268+	DC	CL8' VESRAV'	instruction name			
000032A0	00003308			2269+	DC	A(RE58+16)	address of v2 source			
000032A4	00003318			2270+	DC	A(RE58+32)	address of v3 source			
000032A8	00000010			2271+	DC	A(16)	result length			
000032AC	000032F8			2272+REA58	DC	A(RE58)	result address			

ASMA Ver.	0. 7. 0 zvector- e7-28	3-ShiftVec	tor				21 Apr 2025	13: 59: 18 Page	51
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
000032B0 000032B8	00000000 00000000 00000000 00000000			2273+ 2274+V1058	DS DS	FD XL16	gap V1 output		
000032C0 000032C8	00000000 00000000			2275+ 2276+*	DS	FD	gap		
000032D0 000032D0 000032D6	E310 5010 0014 E761 0000 0806		00000010 00000000	2277+X58 2278+ 2279+	DS LGF VL	OF R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
000032DC 000032E2 000032E8	E310 5014 0014 E771 0000 0806 E766 7000 1E7A		00000014 00000000	2280+ 2281+ 2282+	LGF VL VESRAV	R1, V3ADDR v23, O(R1) V V22, V22, V23, 1	load v3 source use v23 to test decoder test instruction (dest	is a source)	
000032EE 000032F4 000032F8	E760 5028 080E 07FB		000032B8	2283+ 2284+ 2285+RE58	VST BR DC	V22, V1058 R11 OF	save v1 output return xl16 expected result		
000032F8 000032F8 00003300	F0F1F979 FD3DFEDE FF8FFFD7 FFF3FFFD			2286+ 2287	DROP DC	R5 XL16' F0F1F979FD3D	FEDE FF8FFFD7FFF3FFFD'	result	
00003308 00003310 00003318	F0F1F2F3 F4F5F6F7 F8F9FAFB FCFDFEFF F000F001 F002F003			2288 2289	DC DC		F6F7 F8F9FAFBFCFDFEFF' F003 F004F005F006F007'	v2 v3	
00003320	F004F005 F006F007			2290 2291 *Word	ьс	ALIG TOUTOUTOUR		•	
00003328 00003328		00003328		2292 2293+ 2294+	VRR_C DS USING	VESRAV, 2 OFD * P5	base for test data and	tost moutino	
00003328 00003328 0000332C 0000332E	00003368 003B 00	00003328		2295+T59 2296+ 2297+	DC DC DC	A(X59) H' 59' X' 00'	address of test routine test number		
0000332F 00003330 00003338	02 E5C5E2D9 C1E54040 000033A0			2298+ 2299+ 2300+	DC DC DC	HL1' 2' CL8' VESRAV' A(RE59+16)	m4 instruction name address of v2 source		
0000333C 00003340 00003344	000033B0 00000010 00003390			2301+ 2302+ 2303+REA59	DC DC DC	A(RE59+32) A(16) A(RE59)	address of v3 source result length result address		
00003348 00003350 00003358	00000000 00000000 00000000 00000000 000000			2304+ 2305+V1059	DS DS	FD XL16	gap V1 output		
00003360 00003368	00000000 00000000			2306+ 2307+* 2308+X59	DS DS	FD OF	gap		
00003368 0000336E 00003374	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	2309+ 2310+ 2311+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
0000337A 00003380 00003386	E771 0000 0806 E766 7000 2E7A E760 5028 080E		00000000 00003350	2312+ 2313+ 2314+	<b>VST</b>	v23, 0(R1) V V22, V22, V23, 2 V22, V1059	use v23 to test decoder test instruction (dest save v1 output	is a source)	
0000338C 00003390 00003390	07FB			2315+ 2316+RE59 2317+	BR DC DROP	R11 OF R5	return xl16 expected result		
00003390 00003398 000033A0	40000000 20000000 10000000 08000000 40000000 40000000			2318 2319	DC DC		0000 1000000008000000' 0000 40000004000000'	result v2	
000033A8 000033B0 000033B8	4000000 4000000 0000000 0000001 00000002 00000003			2320	DC		0001 000000020000003'	v3	

ASMA Ver.	0. 7. 0 zv	ector-e7-2	8-Shi ftVec	tor				21 Apr 2025	13: 59: 18	Page	53
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT						
000034AA 000034B0	E771 0000 E766 7000	2E7A		00000000	2372+ 2373+	VL VESRAV	v23, 0(R1) V V22, V22, V23, 2	use v23 to test decoder test instruction (dest	is a sourc	ce)	
000034B6 000034BC 000034C0	E760 5028 07FB	6 080E		00003480	2374+ 2375+ 2376+RE61	VST BR DC	V22, V1061 R11 OF	save v1 output return x116 expected result			
000034C0 000034C0 000034C8	FF800000 FFE00000				2377+ 2378	DROP DC	R5 XL16' FF800000FFC0	0000 FFE00000FFF00000'	result		
000034D0 000034D8	80000000 80000000	80000000			2379	DC	XL16' 800000080000	0000 8000000080000000'	v2		
000034E0 000034E8	00000008 0000000A	0000009			2380	DC	XL16' 0000000800000	0009 0000000A000000B'	<b>v</b> 3		
					2381 2382		VESRAV, 2				
000034F0 000034F0 000034F0	00003530		000034F0		2383+ 2384+ 2385+T62	DS USING DC	OFD *, R5 A(X62)	base for test data and address of test routine	test routii	ne	
000034F0 000034F4 000034F6	00003330 003E 00				2386+ 2387+	DC DC	H' 62' X' 00'	test number			
000034F7 000034F8	02 E5C5E2D9	C1E54040			2388+ 2389+	DC DC	HL1' 2' CL8' VESRAV'	m4 instruction name			
00003500 00003504	00003568 00003578				2390+ 2391+	DC DC	A(RE62+16) A(RE62+32)	address of v2 source address of v3 source			
00003508 0000350C 00003510	00000010 00003558 00000000	0000000			2392+ 2393+REA62 2394+	DC DC DS	A(16) A(RE62) FD	result length result address			
00003518 00003520	00000000	0000000			2395+V1062	DS	XL16	gap V1 output			
00003528	0000000	0000000			2396+ 2397+*	DS	FD	gap			
00003530 00003530	E310 5010			00000010	2398+X62 2399+	DS LGF	OF R1, V2ADDR	load v2 source			
00003536 0000353C 00003542	E761 0000 E310 5014 E771 0000	0014		00000000 00000014 00000000		VL LGF VL	v22, 0(R1) R1, V3ADDR v23, 0(R1)	use v22 to test decoder load v3 source use v23 to test decoder			
00003548 0000354E	E766 7000 E760 5028	2E7A		00003518	2403+ 2404+		V V22, V22, V23, 2 V22, V1062	test instruction (dest save v1 output	is a source	ce)	
00003554 00003558	07FB				2405+ 2406+RE62	BR DC	R11 0F	return xl16 expected result			
00003558 00003558 00003560	F0F1F2F3 FE3E7EBE				2407+ 2408	DROP DC	R5 XL16' F0F1F2F3FA7A	FB7B FE3E7EBEFF9FBFDF'	resul t		
00003568 00003570	FOF1F2F3 F8F9FAFB	<b>F4F5F6F7</b>			2409	DC	XL16' F0F1F2F3F4F5	F6F7 F8F9FAFBFCFDFEFF'	v2		
$\begin{array}{c} 00003578 \\ 00003580 \end{array}$	0000000 0000002	0000001			2410	DC	XL16' 0000000000000	0001 0000000200000003'	v3		
00003588					2411 2412 2413+	VRR_C DS	VESRAV, 2 OFD				
00003588 00003588	000035C8		00003588		2414+ 2415+T63	USI NG DC		base for test data and address of test routine		ne	
0000358C 0000358E	003F 00				2416+ 2417+	DC DC	H' 63' X' 00'	test number			
0000358F 00003590 00003598	02 E5C5E2D9 00003600	C1E54040			2418+ 2419+ 2420+	DC DC DC	HL1' 2' CL8' VESRAV' A(RE63+16)	m4 instruction name address of v2 source			

ADIM VCI.	0. 7. 0 Zvector- e7- 28	- SIII I CVEC	LUI				21 Apr 2023	15: 59: 16 Page	34
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
0000359C 000035A0 000035A4	00003610 00000010 000035F0			2421+ 2422+ 2423+REA63	DC DC DC		address of v3 source result length result address		
000035A8 000035B0	0000000 00000000 0000000 00000000			2424+ 2425+V1063	DS DS		gap V1 output		
000035B8 000035C0	00000000 00000000 00000000 00000000			2426+ 2427+*	DS	FD	gap		
000035C8 000035C8	E310 5010 0014		00000010	2428+X63 2429+			load v2 source		
000035CE 000035D4 000035DA	E761 0000 0806 E310 5014 0014 E771 0000 0806		0000000 0000014 0000000	2430+ 2431+ 2432+	VL LGF VL	R1, V3ADDR	use v22 to test decoder load v3 source use v23 to test decoder		
000035E0 000035E6	E766 7000 2E7A E760 5028 080E		000035B0	2433+ 2434+		V23, V(R1) V22, V22, V23, 2 V22, V1063	test instruction (dest save v1 output	is a source)	
000035EC 000035F0	07FB		000000	2435+ 2436+RE63	BR DC	R11 0F	return xl16 expected result		
000035F0 000035F0 000035F8	FFF0F1F2 FFFA7AFB FFFE3E7E FFFF9FBF			2437+ 2438	DROP DC	R5 XL16' FFF0F1F2FFFA7	'AFB FFFE3E7EFFFF9FBF'	result	
00003600 00003608	FOF1F2F3 F4F5F6F7 F8F9FAFB FCFDFEFF			2439	DC	XL16' F0F1F2F3F4F5F	6F7 F8F9FAFBFCFDFEFF'	v2	
00003610 00003618	00000008 00000009 0000000A 0000000B			2440	DC	XL16' 0000000800000	0009 0000000A000000B'	<b>v</b> 3	
0000000				2441 2442		VESRAV, 2			
00003620 00003620 00003620	00003660	00003620		2443+ 2444+ 2445+T64	DS USING DC	OFD *, R5 A(X64)	base for test data and taddress of test routine	test routine	
00003624 00003626 00003627	0040 00 02			2446+ 2447+ 2448+	DC DC DC	H' 64' X' 00' HL1' 2'	test number m4		
00003628 00003630	E5C5E2D9 C1E54040 00003698			2449+ 2450+	DC DC	CL8' VESRAV' A(RE64+16)	instruction name address of v2 source		
00003634 00003638 0000363C	000036A8 00000010 00003688			2451+ 2452+ 2453+REA64	DC DC DC	A(RE64+32) A(16) A(RE64)	address of v3 source result length result address		
00003640 00003648	0000000 0000000 00000000 0000000 0000000			2454+ 2455+V1064	DS DS		gap V1 output		
00003650 00003658	00000000 00000000 0000000 00000000			2456+		FD	gap		
00003660 00003660	E310 5010 0014		00000010	2457+* 2458+X64 2459+	DS LGF	OF R1, V2ADDR	load v2 source		
00003666 0000366C	E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	2460+ 2461+	VL		use v22 to test decoder load v3 source		
00003672 00003678	E771 0000 0806 E766 7000 2E7A		00000000	2462+ 2463+	VL VESRAV	v23, 0(R1) / V22, V22, V23, 2	use v23 to test decoder test instruction (dest	is a source)	
0000367E 00003684	E760 5028 080E 07FB		00003648	2464+ 2465+	VST BR		save v1 output return		
00003688 00003688 00003688	80000000 C0000000			2466+RE64 2467+ 2468	DC DROP DC	<b>R5</b>	xl16 expected result	result	
00003688 00003690 000036A0	E0000000 F0000000 80000000 80000000 80000000 80000000			2469	DC		0000 8000000040000000	v2	

ASIM Ver.	0. 7. 0 zvector-e7-2	8-Sniftvec	tor				21 Apr 2025	13: 59: 18 P	age	<b>55</b>
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
	F0000000 F0000001 F0000002 F0000003			2470	DC	XL16' F000000F0000	0001 F0000002F0000003'	<b>v</b> 3		
				2471 2472	VRR C	VESRAV, 2				
000036B8				2473+	DS _	OFD				
000036B8		000036B8		2474+	USING		base for test data and t	test routine	<b>:</b>	
000036B8	000036F8			2475+T65	DC		address of test routine			
	0041			2476+			test number			
000036BE 000036BF	00 02			2477+ 2478+	DC DC	X' 00' HL1' 2'	m4			
000036E0	E5C5E2D9 C1E54040			2479+	DC DC		instruction name			
000036C8	00003730			2480+			address of v2 source			
000036CC	00003740			2481+			address of v3 source			
	0000010			2482+	DC	A(16)	result length			
000036D4	00003720			2483+REA65	DC		result address			
	0000000 00000000			2484+		FD	gap V1 output			
000036E0 000036E8	00000000 00000000 0000000 00000000			2485+V1065	DS	XL16	VI output			
000036E0	0000000 0000000			2486+	DS	FD	gap			
00000010				2487+*	DO	10	8 <b></b> h			
000036F8				2488+X65		<b>OF</b>				
000036F8	E310 5010 0014		0000010	2489+		R1, V2ADDR	load v2 source			
000036FE	E761 0000 0806		0000000	2490+			use v22 to test decoder			
00003704	E310 5014 0014		00000014	2491+		R1, V3ADDR	load v3 source			
0000370A 00003710	E771 0000 0806 E766 7000 2E7A		0000000	2492+ 2493+	VL VECDAY	v23, 0(R1) / V22, V22, V23, 2	use v23 to test decoder test instruction (dest	is a source	<b>3</b>	
00003716	E760 7000 2E7A E760 5028 080E		000036E0	2494+	VESITA	V22, V1065	save v1 output	is a source	;)	
0000371C	07FB		OOOOOOLO	2495+			return			
00003720				2496+RE65	DC	<b>OF</b>	xl16 expected result			
00003720				2497+		R5				
00003720 00003728	FFF0F1F2 FFFA7AFB FFFE3E7E FFFF9FBF			2498	DC	XL16' FFF0F1F2FFFA7	'AFB FFFE3E7EFFFF9FBF'	resul t		
00003730	F0F1F2F3 F4F5F6F7			2499	DC	XL16' F0F1F2F3F4F5F	6F7 F8F9FAFBFCFDFEFF'	v2		
	F8F9FAFB FCFDFEFF F0000008 F0000009			2500	DC	VI 16' FOOOOOQEOOO	0009 F000000AF000000B'	v3		
	F000000A F000000B			2300	ЪС	ALIO FUUUUUUUTUUU	TOOOOOAFOOOOOD	VJ		
				2501 2502						
				2502 *Doublewo	ord					
				2504	VRR_C	VESRAV, 3				
00003750				2505+		OFD				
00003750	00000700	00003750		2506+	USING		base for test data and	test routine	;	
	00003790			2507+T66 2508+	DC DC	A(X66) H' 66'	address of test routine test number			
	0042 00			2508+ 2509+	DC DC	X' 00'	test number			
	03			2510+			m4			
00003758	E5C5E2D9 C1E54040			2511+	DC		instruction name			
00003760	000037C8			2512+	DC	A(RE66+16)	address of v2 source			
00003764	000037D8			2513+	DC	A(RE66+32)	address of v3 source			
	00000010 000037B8			2514+ 2515+REA66	DC DC		result length result address			
	00000000 00000000			2515+KEA00 2516+	DC DS					
	0000000 0000000			2517+V1066	DS DS	XL16	gap V1 output			
00003780	0000000 00000000						•			
00003788	00000000 00000000			2518+	DS	FD	gap			
				2519+*						

ASNA Ver.	0. 7. 0 zvector- e7- 2	8-Sniftvec	tor				21 Apr 2025	13: 39: 18	Page 56
LOC	OBJECT CODE	ADDR1	ADDR2	STMF					
00003796 0000379C 000037A2 000037A8 000037AE	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 3E7A E760 5028 080E 07FB		00000010 00000000 00000014 00000000 00003778	2520+X66 2521+ 2522+ 2523+ 2524+ 2525+ 2526+ 2527+	VL LGF VL	OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V V22, V22, V23, 3 V22, V1066 R11	load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return	is a source	e)
000037B8 000037B8 000037B8 000037C0	4000000 0000000 2000000 0000000			2528+RE66 2529+ 2530	DC DROP DC	OF R5	xl16 expected result	result	
000037C8 000037D0	40000000 00000000 40000000 00000000			2531	DC	XL16' 4000000000000	0000 40000000000000000	v2	
000037D8 000037E0	00000000 00000000 0000000 00000001			2532	DC	XL16' 000000000000	0000 0000000000000001'	v3	
000037EC	00003828 0043 00	000037E8		2533 2534 2535+ 2536+ 2537+T67 2538+ 2539+	DS USING DC DC	VESRAV, 3 OFD *, R5 A(X67) H' 67' X' 00'	base for test data and taddress of test routine test number	test routin	e
000037EF 000037F0 000037F8	03 E5C5E2D9 C1E54040 00003860			2540+ 2541+ 2542+	DC DC DC	HL1' 3' CL8' VESRAV' A(RE67+16)	m4 instruction name address of v2 source		
000037FC 00003800 00003804	00003870 00000010 00003850			2543+ 2544+ 2545+REA67	DC DC DC	A(RE67+32) A(16) A(RE67)	address of v3 source result length result address		
00003808 00003810 00003818	00000000 00000000 0000000 00000000 000000			2546+ 2547+V1067	DS DS	FD XL16	gap V1 output		
00003820 00003828	00000000 00000000			2548+ 2549+* 2550+X67	DS DS	FD OF	gap		
	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		00000010 00000000 00000014 00000000	2551+ 2552+ 2553+ 2554+	LGF VL LGF VL	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder		
0000383A 00003840 00003846	E766 7000 3E7A E760 5028 080E		00003810	2555+ 2556+		V V22, V22, V23, 3 V22, V1067	test instruction (dest save v1 output	is a source	e)
00003850 00003850	07FB			2557+ 2558+RE67 2559+	BR DC DROP	R11 OF R5	return xl16 expected result		
00003850 00003858 00003860	8000000 00000000 C000000 0000000 8000000 0000000			2560 2561	DC DC		0000 C0000000000000000'	result v2	
00003868 00003870	8000000 0000000 8000000 0000000 0000000 00000001			2562	DC		0000 0000000000000000000000000000000000	v3	
00003880				2563 2564 2565+	VRR_C DS	VESRAV, 3 OFD			
00003880 00003880 00003884	000038C0 0044	00003880		2566+ 2567+T68 2568+	USING DC DC		base for test data and taddress of test routine test number	test routin	e

ASMA Ver.	0. 7. 0 zvector- e7- 2	8-Shi ftVec	tor				21 Apr 2025 1	3: 59: 18	Page	57
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00003886 00003887	00 03			2569+ 2570+	DC DC	X' 00' HL1' 3'	m4			
00003888 00003890 00003894	E5C5E2D9 C1E54040 000038F8 00003908			2571+ 2572+ 2573+	DC DC DC	CL8' VESRAV' A(RE68+16) A(RE68+32)	instruction name address of v2 source address of v3 source			
00003898 0000389C	00000010 000038E8			2574+ 2575+REA68	DC DC	A(16) A(RE68)	result length result address			
000038A0	0000000 00000000			2576+	DS	FD	gap V1 output			
000038A8 000038B0	00000000 00000000 0000000 00000000			2577+V1068	DS	XL16 FD	<u>-</u>			
000038B8 000038C0	00000000 00000000			2578+ 2579+* 2580+X68	DS DS	0F	gap			
000038C0	E310 5010 0014		00000010	2581+	LGF	R1, V2ADDR	load v2 source			
000038C6 000038CC	E761 0000 0806 E310 5014 0014		$00000000 \\ 00000014$	2582+ 2583+	VL LGF	v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
000038D2 000038D8	E771 0000 0806 E766 7000 3E7A		0000000	2584+ 2585+		v23, 0(R1) V V22, V22, V23, 3	use v23 to test decoder test instruction (dest i	s a sourc	e)	
000038DE 000038E4	E760 5028 080E 07FB		000038A8	2586+ 2587+	VST BR	V22, V1068 R11	save v1 output return			
000038E8 000038E8				2588+RE68 2589+	DC DROP	OF R5	xl16 expected result			
000038E8 000038F0	FFE00000 00000000 FFF00000 00000000			2590	DC		0000 FFF0000000000000' r	resul t		
000038F8 00003900	8000000 0000000 8000000 00000000			2591	DC	XL16' 800000000000	0000 800000000000000' v	<b>72</b>		
$00003908 \\ 00003910$	00000000 0000000A 0000000 0000000B			2592	DC	XL16' 0000000000000	000A 00000000000000B' v	<b>'</b> 3		
				2593 2594		VESRAV, 3				
00003918 00003918		00003918		2595+ 2596+	DS USING		base for test data and te	est routin	e	
00003918 0000391C	0045			2597+T69 2598+	DC DC	A(X69) H' 69'	address of test routine test number			
0000391E 0000391F	00 03			2599+ 2600+	DC DC	X' 00' HL1' 3'	m4			
00003920 00003928	E5C5E2D9 C1E54040 00003990			2601+ 2602+	DC DC	CL8' VESRAV' A(RE69+16)	instruction name address of v2 source			
0000392C 00003930	000039A0 00000010			2603+ 2604+	DC DC	A(RE69+32) A(16)	address of v3 source result length			
00003934 00003938	00003980 0000000 00000000			2605+REA69 2606+	DC DS	A(RE69) FD	result address			
00003940 00003948	0000000 0000000 0000000 00000000			2607+V1069	DS	XL16	gap V1 output			
00003950	00000000 00000000			2608+ 2609+*	DS	FD	gap			
00003958 00003958	E310 5010 0014		00000010	2610+X69 2611+	DS LGF	OF R1, V2ADDR	load v2 source			
0000395E 00003964	E761 0000 0806 E310 5014 0014		00000000 00000014	2612+ 2613+	VL LGF	v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00003304 0000396A 00003970	E771 0000 0806 E766 7000 3E7A		00000000	2614+ 2615+	VL	v23, 0(R1) V V22, V22, V23, 3	use v23 to test decoder test instruction (dest i	s a sourc	e)	
00003976 0000397C	E760 5028 080E 07FB		00003940	2616+ 2617+	VST BR	V22, V1069 R11	save v1 output		~ <i>,</i>	
0000397C 00003980 00003980	V/11			2618+RE69 2619+	DC DROP	<b>OF</b>	xl16 expected result			

DS

DS

FD

**XL16** 

gap V1 output

2666+

2667+V1071

00003A68

00003A70

00003A78

0000000 00000000

0000000 00000000

ASMA Ver.	0. 7. 0 zvector- e7- 28	<b>8-Shi ftVec</b>	tor				21 Apr 2025	13: 59: 18 Pa	age 59	)
LOC	OBJECT CODE	ADDR1	ADDR2	STMF						
00003A80	00000000 00000000			2668+ 2669+*	DS	FD	gap			
00003A8E	E310 5010 0014 E761 0000 0806		00000010 00000000	2670+X71 2671+ 2672+	DS LGF VL	v22, 0(R1)	load v2 source use v22 to test decoder			
00003A9A 00003AA0	E310 5014 0014 E771 0000 0806 E766 7000 3E7A		00000014	2673+ 2674+ 2675+	LGF VL VESRAV	v23, 0(R1) / V22, V22, V23, 3	load v3 source use v23 to test decoder test instruction (dest	is a source	)	
00003AAC 00003AB0	E760 5028 080E 07FB		00003A70	2676+ 2677+ 2678+RE71	VST BR DC	<b>OF</b>	save v1 output return x116 expected result			
00003AB8				2679+ 2680	DROP DC		CBC FFFFFFFFFFFFFF	resul t		
00003AC8	F8F9FAFB FCFDFEFF			2681	DC DC		F6F7 F8F9FAFBFCFDFEFF'	v2		
				2682	DC	YF10, 00000000000000	0022 0000000000000033'	<b>v</b> 3		
00003AE0		000004F0		2683 2684 2685 2686+	DS _	VESRAV, 3				
00003AE0 00003AE0	00003B20	00003AE0		2687+ 2688+T72	USI NG DC	*, R5 A(X72)	base for test data and taddress of test routine	test routine		
00003AE4 00003AE6	0048 00			2689+ 2690+	DC DC	H' 72' X' 00'	test number			
00003AF0	03 E5C5E2D9 C1E54040 00003B58			2691+ 2692+ 2693+	DC DC DC	CL8' VESRAV' A(RE72+16)	m4 instruction name address of v2 source			
00003AF8 00003AFC				2694+ 2695+ 2696+REA72	DC DC DC	A(RE72)	address of v3 source result length result address			
00003B10	00000000 00000000 0000000 00000000 000000			2697+ 2698+V1072	DS DS	FD XL16	gap V1 output			
	00000000 00000000			2699+ 2700+*	DS		gap			
00003B20 00003B20 00003B26 00003B2C	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	2701+X72 2702+ 2703+ 2704+	DS LGF VL LGF	v22, 0(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source			
00003B38 00003B3E	E771 0000 0806 E766 7000 3E7A E760 5028 080E		00000000 00003B08	2705+ 2706+ 2707+	<b>VST</b>	V V22, V22, V23, 3 V22, V1072	use v23 to test decoder test instruction (dest save v1 output	is a source	)	
00003B44 00003B48 00003B48	07FB			2708+ 2709+RE72 2710+	BR DC DROP		return xl16 expected result			
00003B48 00003B50	FFE00000 00000000 FFF00000 00000000			2711	DC		0000 FFF00000000000000'	resul t		
00003B58 00003B60 00003B68	80000000 00000000 80000000 00000000 F0000000 0000000A			<ul><li>2712</li><li>2713</li></ul>	DC DC		0000 80000000000000000' 000A F00000000000000B'	v2 v3		
00003B68 00003B70	F0000000 0000000A F0000000 0000000B			2714	DC	ALIO FOUUUUUUUUU	OUA FUUUUUUUUUUUUUU	٧J		
00003B78				2715 2716+	VRR_C DS	VESRAV, 3 OFD				

2768+

2748 DC F' 0' 2749 DC F' 0'

2750 \* 2751 \* table of pointers to individual load test 2752 \*

A(T13)

DC

		~		
00003C18		<b>2753 E7TESTS</b>	DS	<b>OF</b>
		2754	PTTAB	LE
00003C18		<b>2755+TTABLE</b>	DS	0F
00003C18	000010B8	2756+	DC	A(T1)
00003C1C	00001150	2757+	DC	A(T2)
00003C20	000011E8	2758+	DC	A(T3)
00003C24	00001280	2759+	DC	A(T4)
00003C28	00001318	2760+	DC	A(T5)
00003C2C	000013B0	2761+	DC	A(T6)
00003C30	00001448	2762+	DC	A(T7)
00003C34	000014E0	2763+	DC	A(T8)
00003C38	00001578	2764+	DC	A(T9)
00003C3C	00001610	2765+	DC	A(T10)
00003C40	000016A8	2766+	DC	A(T11)
00003C44	00001740	2767+	DC	A(T12)

ASMA Ver. 0.7.0 zvector-e7-28-ShiftVector

ADDR1

00003B78

ADDR2

00000010

00000000

00000014

00000000

00003BA0

**STM** 

2717+

2719+

2720+

2721+

2722+

2723+

2724+

2725+

2727+

2729+

2732+

2733+

2734+

2735+

2736+

2737+

2738+

2740+

2741

2742

2743

2739+RE73

2730+\* 2731+X73

2726+REA73

2728+V1073

2718+T73

USING \*, R5

DC

DC

DC

DC

DC

DC

DC

DC

DC

DS

DS

DS

DS

**LGF** 

VL

LGF

VL

**VST** 

BR

DC

DC

DC

DC

DROP

A(X73)

H' 73'

X' 00'

HL1'3'

A(16)

FD

FD

 $\mathbf{0F}$ 

R11

0F

**R5** 

**XL16** 

**A(RE73)** 

CL8' VESRAV

A(RE73+16)

A(RE73+32)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

**VESRAV V22, V22, V23, 3** 

V22, V1073

m4

gap

return

END OF TABLE

**OBJECT CODE** 

E5C5E2D9 C1E54040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 3E7A

E760 5028 080E

FFFFFFF FC3C7CBC

FFFFFFFF FFFFFF1F

F0F1F2F3 F4F5F6F7

F8F9FAFB FCFDFEFF

F0000000 00000022

F0000000 00000033

07FB

00003BB8

00003BF0

00003C00

00000010

00003BE0

0049

00

03

**LOC** 

00003B78

00003B78

00003B7C

00003B7E

00003B7F

00003B80

00003B88

00003B8C

00003B90

00003B94

00003B98

00003BA0

00003BA8

00003BB0

00003BB8

00003BB8

00003BBE

00003BC4

00003BCA

00003BD0

00003BD6

00003BDC

00003BE0

00003BE0

00003BE0

00003BE8 00003BF0

00003BF8 00003C00

00003C08

00003C10 00000000

00003C14 00000000

00003C48 000017D8

			_					-	Page	
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
0003C4C	00001870			2769+	DC	A(T14)				
0003C50	00001908			<b>2770</b> +	DC	A(T15)				
0003C54	000019A0			2771+	DC	A(T16)				
003C58	00001A38			2772+	DC	A(T17)				
003C5C	00001AD0			2773+	DC	A(T18)				
003C60	00001B68			2774+	DC	A(T19)				
003C64	00001C00			2775+	DC	A(T20)				
003C68	00001C98			2776+	DC	A(T21)				
003C6C	00001D30			2777+	DC	A(T22)				
003C70	00001DC8			2778+	DC	A(T23)				
003C74	00001E60			2779+	DC	A(T24)				
003C78	00001EF8			2780+	DC	A(T25)				
003C7C	00001F90			2781+	DC	A(T26)				
003C80	00002028			2782+	DC	A(T27)				
003C84	000020C0			2783+	DC	A(T28)				
003C88	00002158			2784+	DC	A(T29)				
003C8C	000021F0			2785+	DC	A(T30)				
003C90	00002288			2786+	DC	A(T31)				
003C94	00002320			2787+	DC	A(T32)				
003C98	000023B8			2788+	DC	A(T33)				
003C9C	00002450			2789+	DC	A(T34)				
003CA0	000024E8			2790+	DC	A(T35)				
003CA4	00002580			2791+	DC	A(T36)				
003CA8	00002618			2792+	DC	A(T37)				
003CAC	000026B0			2793+	DC	A(T38)				
003CB0	00002748			2794+	DC	A(T39)				
003CB4	000027E0			2795+	DC	A(T40)				
003CB8	00002720			2796+	DC	A(T41)				
003CBC	00002910			2797+	DC	A(T42)				
003CC0	000029A8			2798+	DC	A(T43)				
003CC4	000020A0			2799+	DC	A(T44)				
003CC4	00002A40 00002AD8			2800+	DC	A(T45)				
003CCC	00002AD0			2801+	DC	A(T46)				
003CD0	00002D70			2802+	DC	A(T47)				
003CD4	00002C00			2802+ 2803+	DC	A(T48)				
003CD4	00002CA0			2804+	DC	A(T49)				
003CDC	00002DD0			2805+	DC	A(T50)				
003CE0	00002BB0			2806+	DC	A(T51)				
003CE0	00002F00			2807+	DC	A(T52)				
003CE4 003CE8	00002F00 00002F98			2807+ 2808+	DC DC	A(T53)				
003CEC	00002198			2809+	DC DC	A(155) A(T54)				
003CEC 003CF0	000030C8			2810+	DC DC	A(T55)				
003CF0 003CF4	00003160			2811+	DC DC	A(155) A(T56)				
003CF4 003CF8	00003160 000031F8			2812+	DC DC	A(150) A(T57)				
003CFC	00003178			2812+ 2813+	DC DC	A(T58)				
003D00	00003290			2814+	DC DC	A(156) A(T59)				
003D04	00003328 000033C0			2815+	DC DC	A(139) A(T60)				
003D04	00003360			2816+	DC DC	A(160) A(T61)				
003D0C	00003458 000034F0			2817+	DC DC	A(161) A(T62)				
003D10	000034F0			2817+ 2818+	DC DC	A(162) A(T63)				
003D14	00003620			2819+	DC DC	A(163) A(T64)				
003D14 003D18				2819+ 2820+	DC DC	A(164) A(T65)				
003D18	000036B8			2820+ 2821+	DC DC					
	00003750					A(T66) A(T67)				
003D20 003D24	000037E8 00003880			2822+ 2823+	DC DC	A(167) A(T68)				
	VVVVOOV			6060±	I)(	ALIDAL				

LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
		MUNI	INDIKA		D.C.	A (MMA)			
003D2C 003D30	000039B0 00003A48			2825+ 2826+	DC DC DC DC	A(T70) A(T71)			
003D34	00003AE0			2827+	DC	A(T72)			
003D38	00003B78			2828+ 2829+*		A(T73)			
003D3C 003D40	00000000 0000000			2830+ 2831+	DC DC	A(0) A(0)	END OF TAB	LE	
				2832			TWO OF TABLE		
003D44 003D48	0000000 0000000			2833 2834	DC DC	F' 0' F' 0'	END OF TABLE		

wa ver.	0. 7. 0 zvector- e7	7 - 20 - SIII F T VEC	COL					21 Apr 2025	15: 59: 16	rage	64
LOC	OBJECT CODE	ADDR1	ADDR2	STMI							
		0000016	0000001	2883 V22	EQU	22					
		00000017	00000001	2884 V23	EQU	23					
		00000018	00000001	2885 V24 2886 V25	EQU EQU	24 25					
		000001A	00000001	2887 V26	EQU	26					
		0000001B 0000001C	00000001	2888 V27 2889 V28	EQU EQU	22 23 24 25 26 27 28 29					
		0000001D	00000001	2890 V29	EQU EQU EQU EQU EQU EQU	29					
		0000001E 0000001F	00000001	2891 V30 2892 V31	EQU EQU	30 31					
		0000011	0000001	2893		01					
				2894	END						

	ZVECTOI	- e7- 28- Shi f											zı Apr	2023	<b>13: 59:</b> 1	18 Pa	ge
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCES											
EGI N	I	00000200	2	157	123	153	154	155									
TLRO	$ar{\mathbf{F}}$	0000048C	4	352	167	168	169	170									
CNUM	Ĉ	00001073	16	403	267	269	275	277									
TEST	4	00000000	64	417	216	200	~.0	~									
TESTS	Ē	00003C18	4	2753	209												
IT	X	00003013	18	398	268	276											
DTEST	II	00001047 0000031E	10	<b>253</b>	214	210											
J	T	0000031E	1	342	202	256											
JPSW	J.		4	342	342	230											
	D	00000460	8		342												
ILCONT	U	0000030E	1	243	945	054											
ILED	r	00001000	4	380	245	254											
ILMSG	U	0000030A	1	237	227												
ILPSW	D	00000478	8	344	346												
ALLTEST	Ť	00000488	4	346	257	101	400										
0001	F	00000280	8	186	190	191	193										
<b>AGE</b>	1	00000000	15692	0		<b>.</b>											
_	U	00000400	1	364	365	366	367										
<b>34</b>	U	00010000	1	366													
	U	0000007	1	421	274												
	U	00100000	1	367													
<b>G</b>	Ι	000003A8	4	302	201	285											
<b>GCMD</b>	C	000003F6	9	332	315	316											
GMSG	C	000003FF	95	333	309	330	<b>307</b>										
GMVC	I	000003F0	6	330	313												
GOK	Ī	000003BE	2	311	308												
GRET	Ĩ	000003DE	$\tilde{4}$	326	319	322											
GSAVE	F	000003E4	4	329	305	326											
EXTE7	Î	000002D4	1	211	230	248											
PNAME	č	00000008	8	$\frac{211}{423}$	272	~ 10											
IGE	Ü	00001000	1	365	~ . ~												
T3	Č	00001000 0000105D	18	<b>401</b>	268	269	270	276	277	278							
TLI NE	č	0000103B	16	386	393	284	210	210	211	210							
RTLNG	Ü	00001008 0000003F	10	393	283	۵0 <del>4</del>											
	C		1		278												
TM4	C	00001044	2	391 389	278 272												
TNAME	C	00001033	8														
RTNUM	C	00001018	3	387	270	107	170	100	100	100	104	100	010	010	044	0.45	000
	U	0000000	1	2840	117	167	170	190	192	193	194	199	218	219	244	245	282
	<b>T</b> T	0000001	4	0044	283	286	302	305	307	309	311	326	F 4~	T 40	F 40	550	F ~~
	U	0000001	1	2841	200	225	226	254	255	284	316	330	547	548	549	550	577
					578	579	580	607	608	609	610	637	638	639	640	668	669
					670	671	698	699	700	701	728	729	730	731	758	759	760
					761	788	789	790	791	818	819	820	821	849	850	851	852
					879	880	881	882	909	910	911	912	939	940	941	942	969
					970	971	972	999	1000	1001	1002	1030	1031	1032	1033	1060	1061
					1062	1063	1090	1091	1092	1093	1120	1121	1122	1123	1150	1151	1152
					1153	1181	1182	1183	1184	1211	1212	1213	1214	1246	1247	1248	1249
					1276	1277	1278	1279	1306	1307	1308	1309	1336	1337	1338	1339	1367
					1368	1369	1370	1397	1398	1399	1400	1427	1428	1429	1430	1457	1458
					1459	1460	1487	1488	1489	1490	1517	1518	1519	1520	1548	1549	1550
					1551	1578	1579	1580	1581	1608	1609	1610	1611	1638	1639	1640	1641
					1668	1669	1670	1671	1698	1699	1700	1701	1729	1730	1731	1732	1759
					1760	1761	1762	1789	1790	1791	1792	1819	1820	1821	1822	1849	1850
					1851	1852	1880	1881	1882	1883	1910	1911	1912	1913	1946	1947	1948
					1949	1976	1977	1978	1979	2006	2007	2008	2009	2036	2037	2038	2039
					2066	2067	2068	2069	2098	2099	2100	2101	2128	2129	2130	2131	2158

ASMA Ver. 0.7.0	zvector	- e7- 28- Shi f	tVector									21 Apr	2025	13: 59:	18 Pa	ge 60
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCE	S										
					2250 225 2342 2369 2459 2469 2552 2559 2643 264	2370 2461 2554	2279 2371 2462 2581 2672	2280 2372 2489 2582 2673	2281 2399 2490 2583 2674	2309 2400 2491 2584 2702	2310 2401 2492 2611 2703	2311 2402 2521 2612 2704	2312 2429 2522 2613 2705	2339 2430 2523 2614 2732	2340 2431 2524 2641 2733	2341 2432 2551 2642 2734
R10 R11	U U	0000000A 0000000B	1	2850 2851	2735 155 16 222 22: 885 91: 1282 131: 1674 170- 2072 210- 2465 249:	553 5 945 2 1342 1 1735 1 2134 5 2527	583 975 1373 1765 2164 2557	613 1005 1403 1795 2194 2587	643 1036 1433 1825 2224 2617	674 1066 1463 1855 2254 2647	704 1096 1493 1886 2284 2677	734 1126 1523 1916 2315 2708	764 1156 1554 1952 2345 2738	794 1187 1584 1982 2375	824 1217 1614 2012 2405	855 1252 1644 2042 2435
R12 R13 R14 R15 R2	U U U U U	000000C 000000D 000000E 000000F 00000002	1 1 1 1	2852 2853 2854 2855 2842 2843	209 213 238 263 201 266 315 32	3 289 5 267	247 290 274 327	275	282	285	286	303	305	311	312	313
R4 R5	Ŭ U	00000004 00000005	1 1	2844 2845	212 213 653 676 857 864 1045 1063 1254 126	683 887 8 1075	264 706 894 1098 1291	288 713 917 1105 1314	532 736 924 1128 1321	555 743 947 1135 1344	562 766 954 1158 1352	585 773 977 1166 1375	592 796 984 1189 1382	615 803 1007 1196 1405	622 826 1015 1219 1412	645 834 1038 1231 1435
					1442 146 1646 165 1834 185 2044 205 2233 225 2437 244 2626 264	3 1676 7 1865 1 2074 6 2263 1 2467	1495 1683 1888 2083 2286 2474 2679	1502 1706 1895 2106 2294 2497 2687	1525 1714 1918 2113 2317 2506 2710	1533 1737 1931 2136 2324 2529 2717	1556 1744 1954 2143 2347 2536 2740	1563 1767 1961 2166 2354 2559	1586 1774 1984 2173 2377 2566	1593 1797 1991 2196 2384 2589	1616 1804 2014 2203 2407 2596	1623 1827 2021 2226 2414 2619
R6 R7 R8	U U	00000006 00000007 00000008	1 1 1	2846 2847 2848	153 15		159	161	2710	2/1/	2740					
R9 RE1 RE10 RE11	Ü F F F	00000009 00001120 00001678 00001710	1 4 4	2849 554 825 856	154 16 538 53 809 81 840 84	162 541 812	164	101								
RE12 RE13 RE14 RE15	F F F F	00001748 00001840 000018D8 00001970	4 4	886 916 946 976	870 87 900 90 930 93 960 96	873 903 933										
RE16 RE17 RE18 RE19	F F F F	00001A08 00001AA0 00001B38 00001BD0	4 4 4 4	1006 1037 1067 1097	990 99 1021 102: 1051 105: 1081 108:	993 2 1024 2 1054										
RE2 RE20 RE21 RE22	F F F F	000011B8 00001C68 00001D00 00001D98	4 4 4 4	584 1127 1157 1188	568 569 1111 1111 1141 1149 1172 1173	571 2 1114 2 1144										
RE23 RE24 RE25 RE26	F F F F	00001E30 00001EC8 00001F60 00001FF8	4 4 4 4	1218 1253 1283	1202 1203 1237 1233 1267 1263 1297 1293	3 1205 3 1240 3 1270										

SYMB0L	ТҮРЕ	VALUE	LENGTH	DEFN	REFEREN	ICEC							-				ge
						ICES											
057 058	X	00003220	16 16	2244	2253												
059	X	000032B8 00003350	16	2274 2305	2283 2314												
06	X	00003330 000013D8	16	694	703												
060	X	000033E8	16	2335	2344												
061	X	00003480	16	2365	2374												
062	X	00003518	16	2395	2404												
063	X	000035B0	16	2425	2434												
064 065	A Y	00003648 000036E0	16 16	2455 2485	2464 2494												
066	X	00003020	16	2517	2526												
067	X	00003810	16	2547	2556												
068	X	000038A8	16	2577	2586												
069	X	00003940	16	2607	2616												
07	X	00001470	16	724	733												
070 071	X	000039D8 00003A70	16 16	2637 2667	2646 2676												
072	X	00003A70	16	2698	2707												
073	X	00003B00	16	2728	2737												
08	X	00001508	16	754	763												
09	X	000015A0	16	<b>784</b>	793												
OUTPUT	X	00000028	16	429	226												
) • • • • • • • • • • • • • • • • • • •	U	00000002	1	2863													
<b>:0</b> : <b>1</b>	U	00000014 00000015	1	2881 2882													
2	Ŭ	00000013	1	2883	548	551	<b>552</b>	578	581	<b>582</b>	608	611	612	638	641	642	669
.~		0000010	-	2000		673	699	702	703	729	732	733	759	762	763	789	792
						819	822	<b>823</b>	<b>850</b>	<b>853</b>	<b>854</b>	880	883	884	910	913	914
						943	944	970	973	974	1000	1003	1004	1031	1034	1035	1061
						1065	1091	1094	1095	1121	1124	1125	1151	1154	1155	1182	1185
						212 340	1215 1341	1216 1368	1247 1371	1250 1372	1251 1398	1277 1401	1280 1402	1281 1428	1307 1431	1310 1432	1311 1458
						462	1488	1491	1492	1518	1521	1522	1549	1552	1553	1579	
						609	1612	1613	1639	1642	1643	1669	1672	1673	1699	1702	1703
						1733	1734	1760	1763	1764	1790	1793	1794	1820	1823	1824	1850
						<b>854</b>	1881	1884	1885	1911	1914	1915	1947	1950	1951	1977	1980
						2007	2010	2011	2037	2040	2041	2067	2070	2071	2099	2102	2103
						2132	2133	2159	2162	2163	2189	2192	2193	2219	2222	2223	2249
						2253 2400	2279 2403	2282 2404	2283 2430	2310 2433	2313 2434	2314 2460	2340 2463	2343 2464	2344 2490	2370 2493	2373 2494
						2525	2526	2552	2555	2556	2582	2585	2586	2612	2615	2616	2642
						2646	2672	2675	2676	2703	2706	2707	2733	2736	2737		
3	U	0000017	1	2884	<b>550</b>	<b>551</b>	<b>580</b>	<b>581</b>	610	611	640	641	671	672	701	702	731
					732	761	762	791	792	821	822	852	853	882	883	912	913
						943	972	973	1002	1003	1033	1034	1063	1064	1093	1094	1123
						153 1 <b>340</b>	1154 1370	1184 1371	1185 1400	1214 1401	1215 1430	1249 1431	1250 1460	1279 1461	1280 1490	1309 1491	1310 1520
						551	1552	1581	1582	1611	1612	1641	1642	1671	1672	1701	1702
						733	1762	1763	1792	1793	1822	1823	1852	1853	1883	1884	1913
					<b>1914</b> 1	949	1950	1979	1980	2009	2010	2039	2040	2069	2070	2101	2102
					2131 2	2132	2161	2162	2191	2192	2221	2222	2251	2252	2281	2282	2312
						2342	2343	2372	2373	2402	2403	2432	2433	2462	2463	2492	2493
					2524 2	2525	2554	2555	2584	2585	2614	2615	<b>2644</b>	2645	2674	2675	2705
							9790										
4	U	00000018	1	2885		2735	2736										

ACRO	DEFN	REFEREN	ICES	28- Shi ft										•		13: 59: 18	8	75
HECK TABLE R_C	69 493 448	176 2754 530 1043 1561 2081 2594	560 1073 1591 2111 2624	590 1103 1621 2141 2654	620 1133 1651 2171 2685	651 1164 1681 2201 2715	681 1194 1712 2231	711 1229 1742 2261	741 1259 1772 2292	771 1289 1802 2322	801 1319 1832 2352	832 1350 1863 2382	862 1380 1893 2412	892 1410 1929 2442	922 1440 1959 2472	952 1470 1989 2504	982 1500 2019 2534	1013 1531 2049 2564

