
WA Ver.	0. 7. 0 zvector- e7-	- 17- AddSub		03 Apr 2025 15: 39: 11 Page				
.0C	OBJECT CODE	ADDR1	ADDR2	STMT				
				2 *********************				
				3 * A * Zvector F7 instruction tests for VRR-c encoded:				
				4 * Zvector E7 instruction tests for VRR-c encoded: 5 *				
				6 * E7F1 VACC - Vector Add Compute Carry				
				7 * E7F3 VA - Vector Add				
				8 * E7F5 VSCBI - Vector Subtract Compute Borrow Indication 9 * E7F7 VS - Vector Subtract				
				10 *				
				11 * James Wekel March 2025 12 ************************************				
				12				
				14 ********************				
				15 *				
				16 * basic instruction tests				
				17 * 18 **********************************				
				19 * This program tests proper functioning of the z/arch E7 VRR-c Vector				
				20 * Add and Vector Subtract instructions.				
				21 * 22 * Exceptions are not tested.				
				23 *				
				24 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch				
				25 * obvious coding errors. None of the tests are thorough. They are 26 * NOT designed to test all aspects of any of the instructions.				
				27 *				
				28 **********************				
				29 * 30 * *Testcase zvector-e7-17-AddSub				
				31 * *				
				32 * * Zvector E7 instruction tests for VRR-c encoded:				
				33 * * 34 * * E7F1 VACC - Vector Add Compute Carry				
				35 * * E7F3 VA - Vector Add				
				36 * * E7F5 VSCBI - Vector Subtract Compute Borrow Indication 37 * * E7F7 VS - Vector Subtract				
				37 * * E7F7 VS - Vector Subtract 38 * *				
				39 * * #				
				40 * * # This tests only the basic function of the instructions. 41 * * # Exceptions are NOT tested.				
				42 * * #				
				43 * *				
				44 * mainsize 2 45 * numcpu 1				
				46 * sysclear				
				47 * archlvl z/Arch				
				48 * 49 * loadcore "\$(testpath)/zvector-e7-17-AddSub.core" 0x0				
				50 *				
				51 * diag8cmd enable # (needed for messages to Hercules console)				
				52 * runtest 5 53 * diag8cmd disable # (reset back to default)				
				54 *				
				55 * *Done				
				56 *				



ASMA Ver.	0. 7. 0 zvector-e7-	17- AddSub					03 Apr 2025 15: 39: 11 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				59 *****	*****	*******	**********	
				60 *		K Macro - Is a Facilit	ty Bit set?	
				61 * 62 *	If th	o facility bit is NOT	set, an message is issued and	
				63 *		est is skipped.	set, an message is issued and	
				64 *				
				65 * 66 *		k uses RO, R1 and R2		
				67 * eg.	FCHEC	K 134, 'vector-packed-o	decimal'	
				68 ****** 69	MACRO			
				70	FCHEC	K &BITNO, &NOTSETMSG		
				71 .* 72 .*		&BIINU: 1	facility bit number to check G : 'facility name'	
				73		&FBBYTE Fac	cility bit in Byte	
				74 75	LCLA	&FBBIT Fac	cility bit within Byte	
				76	LCLA			
				77 &L(1) 78	SetA	128, 64, 32, 16, 8, 4, 2, 1	bit positions within byte	
				79 &FBBY		&BITNO/8		
				80 &FBBI' 81 .*		&L((&BITNO-(&FBBYTE*8	S))+1) NO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'	
				82		<u> </u>		
				83 84 *	В	X&SYSNDX	Fcheck data area	
				85 *			ski p messgae	
				86 SKT&SY 87	YSNDX DC DC	C' Skipping tests: C&NOTSETMSG	'	
				88	DC	C' (bit &BITNO) is no	ot installed.'	
				89 SKL&SY 90 *	YSNDX EQU	*-SKT&SYSNDX	facility bits	
				91	DS	FD	gap	
				92 FB&SYS 93	SNDX DS DS	4FD FD		
				94 *		ľΨ	gap	
				95 X&SYSI 96	NDX EQU * LA	DO ((VOCVCMINV EDOCVCM	VDV) /Q) 1	
				97		RO, ((X&SYSNDX-FB&SYSNFB&SYSNDX	get facility bits	
				98			- V	
				99 100	XGR I C	RO, RO RO, FB&SYSNDX+&FBBYTE	get fbit byte	
				101	N	RO, =F' &FBBIT'	get fbit byte is bit set?	
				102 103 *	RNZ	XC&SYSNDX		
				104 * faci	ility bit	not set, issue messag	ge and exit	
				105 * 106	LA	RO, SKL&SYSNDX	message length	
				107	LA	R1, SKT&SYSNDX	message address	
				108 109	BAL	R2, MSG		
				110	В	ЕОЈ		
				111 XC&SYS 112	SNDX EQU MEND	* 		
				112	14171417			

ASMA Ver.	0. 7. 0 zvector-e7-1	7- AddSub					03 Apr 2025 15: 39: 11 Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
				114 ****** 115 *	Low co	ore PSWs	***********	
00000000		00000000 00000000	0000355F	116 ******* 117 ZVE7TST 118	START		Low core addressability	
		00000140	00000000	119 120 SVOLDPS	W EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW	
0000000 000001A0 000001A8	00000001 80000000 00000000 00000200	00000000	000001A0	122 123 124	ORG DC DC	ZVE7TST+X' 1A0' X' 000000018000000 AD(BEGIN)	z/Architecure RESTART PSW	
000001A0	0000000 00000200			164	DC	AD(DEGIN)		
000001B0 000001D0 000001D8	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	126 127 128	ORG DC DC	ZVE7TST+X' 1D0' X' 000200018000000 AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW 00'	
000001E0		000001E0	00000200	130	ORG	ZVE7TST+X' 200'	Start of actual test program	
					****** ***		**************************************	
				137 * Regis	itecture ster Usa	e Mode: z/Arch age:		
				138 * 139 * RO 140 * R1-4		work) work)		
				141 * R5 142 * R6-1 143 * R8	R7 (1	esting control tal work) irst base registen	ole - current test base	
				144 * R9 145 * R10 146 * R11	So T	econd base register hird base register 7TEST call return	er	
				147 * R12 148 * R13	E'	7TESTS register work)		
				149 * R14 150 * R15 151 * 152 ******	Se	ubroutine call econdary Subroutin ********	ne call or work	
00000200 00000200		00000200 00001200		154 155	USI NG USI NG	BEGIN, R8 BEGIN+4096, R9	FIRST Base Register SECOND Base Register	
00000200	0500	00002200		156			THIRD Base Register	
00000202				158 BEGIN 159 160	BALR BCTR BCTR	R8, 0	Initalize FIRST base register Initalize FIRST base register Initalize FIRST base register	
	4190 8800 4190 9800		00000800 00000800	162 163 164	LA LA	R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register	

ASMA Ver.	0. 7. 0 zvector- e7	- 17- AddSub					03 Apr 2025 15: 39: 11 Page	7
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				233 ******** 234 * result	****** t not a	s expected:	***********	
				235 * 236 * 237 ******	*****	and instruction	est number, instruction under test n m4 **************	
0000030A	45F0 812C	0000030A	00000001 0000032C	238 FAILMSG 239	EQU BAL	* R15, RPTERROR		
				~	ue aft	er a failed tes	**************************************	
0000030E	5800 829C	0000030E	00000001 0000049C	244 FAILCONT 245		* RO, =F' 1'	set failed test indicator	
00000312 00000316	5000 8E00 41C0 C004		00001000 00000004	246 247 248	ST LA	RO, FAILED R12, 4(0, R12)	next test address	
0000031A			0000004 000002D4	249	В	NEXTE7	next test address	
				251 ******** 252 * end of 253 ******		**************************************	**************************************	
0000031E 00000322	5810 8E00 1211	0000031E	00000001 00001000	254 ENDTEST 255 256	EQU L LTR	* R1, FAILED R1, R1	did a test fail?	
00000324 00000328	4780 8270 47F0 8288		00000470 00000488	257 258	BZ B	EOJ FAI LTEST	No, exit Yes, exit with BAD PSW	

ASMA Ver.	0. 7. 0 zvector- e7- 1	7- AddSub					03 Apr 2025 15: 39: 11 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				299 ******* 300 * 301 * 302 ******	Issue	HERCULES MESSAGE poin R2 = return address	**************************************
000003A8 000003AC	4900 82A0 07D2		000004A0	304 MSG 305	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
000003AE	9002 81E4		000003E4	307	STM	RO, R2, MSGSAVE	Save registers
000003B2 000003B6 000003BA	4900 82A2 47D0 81BE 4100 005F		000004A2 000003BE 0000005F	309 310 311	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
000003BE 000003C0 000003C2	1820 0620 4420 81F0		000003F0	313 MSGOK 314 315	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to 0/P buffer
	4120 200A 4110 81F6		0000000A 000003F6	317 318	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
000003CE 000003D2	83120008 4780 81DE		000003DE	320 321	DC BZ	X' 83', X' 12', X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
000003D6 000003D8	1222 4780 81DE		000003DE	322 323 324	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
000003DC	0000			325 326	DC	Н' О'	CRASH for debugging purposes
000003DE 000003E2	9802 81E4 07F2		000003E4	328 MSGRET 329	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
000003E4 000003F0	00000000 00000000 D200 81FF 1000	000003FF	00000000	331 MSGSAVE 332 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
	D4E2C7D5 D6C8405C 40404040 40404040			334 MSGCMD 335 MSGMSG 336	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector- e7- 1	7- AddSub						03 Apr 2025 15: 39: 11 Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					

00000400	0000001 0000000			0.40	Eo IDGIII	D.C.	ODLOL WIGOCOCO	0400000001 AP(0)	
	00020001 80000000							018000000', AD(0)	
00000470	B2B2 8260		00000460	344	EOJ	LPSWE	EOJPSW	Normal completion	
00000478	00020001 80000000			346	FAI LPSW	DC	OD' O' , X' 0002000	018000000', AD(X'BAD')	
00000488	B2B2 8278		00000478	348	FAI LTEST	LPSWE	FAILPSW	Abnormal termination	
				350 351 352	******	****** Worki r *****	**************************************	**************	
0000048C	0000000			354	CTLRO	DS	F	CRO	
00000490				355			F		
00000494	00000040			357		LTORG	, =F' 64'	Literals pool	
00000498	00000040 00003460 00000001			358 359 360			=F 04 =A(E7TESTS) =F' 1'		
000004A0	0000 005F			361 362			=H' 0' =AL2(L' MSGMSG)		
				363 364 365	*	some o	constants		
		00000400	00000001	366		EQU	1024	One KB	
		00001000 00010000 00100000	00000001 00000001 00000001	368 369		EQU EQU EQU	(4*K) (64*K) (K*K)	Size of one page 64 KB 1 MB	
		AABBCCDD 000000DD	00000001 00000001	370 371	REG2PATT REG2LOW	EQU	X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

ASMA Ver.	0. 7. 0 zvector- e7- 1	17- AddSub				03 Apr 2025 15: 39: 11 Page	13
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				416 *	E7TEST DSECT	**************************************	
00000000 00000004 00000006 00000007 000000010 00000014 00000018 0000001C 00000020 00000028 00000038	00000000 0000 00 40404040 40404040 00000000 00000000 00000000 0000000			419 E7TEST 420 TSUB 421 TNUM 422 423 M4 424 425 OPNAME 426 V2ADDR 427 V3ADDR 428 RELEN 429 READDR 430 431 V10UTPUT 432 433	DSECT , DC A(0) DC H' 00' DC X' 00' DC HL1' 00' DC CL8' ' DC A(0) DC A(0) DC A(0) DC A(0) DC A(0) DC FD DS FD DS FD T DS XL16 DS FD	pointer to test Test Number m4 used E7 name address of v2 source address of v3 source RESULT LENGTH result (expected) address gap V1 Output gap	
				434 * 435 * 436 * 437 *	test routine will followed by EXPECTED R	l be here (from VRR-c macro) ESULT	
000010B4		00000000	0000355F	439 ZVE7TST 440	CSECT , DS OF		
				443 * Ma	cros to help buil	**************************************	
				446 * 447 * macro 448 * 449 450	to generate indiv	idual test	
				451 . * 452 . * 453	VRR_C &I NST, &M4	&INST - VRR-c instruction under test &m4 - m4 field	
				454 455 &TNUM 456 457	GBLA &TNUM SETA &TNUM+1 DS OFD		
				458 459 460 T&TNUM 461 462	USING *, R5 DC A(X&TNUM) DC H' &TNUM DC X' 00'	base for test data and test routine address of test routine test number	
				463 464 465	DC HL1' &M4' DC CL8' &I NST' DC A(RE&TNUM+	m4 instruction name 16) address of v2 source	

	0. 7. 0 zvector- e7-						03 Apr 2025 15: 39: 11 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				466 467	DC DC	A(RE&TNUM+32) A(16)	address of v3 source result length
				468 REA&T	TNUM DC	A (RE&TNUM)	result address
				469 470 V10&7	DS FNUM DS	FD XL16	gap V1 output
				471	DS	FD	gap
				472 .* 473 *			
				474 X&TNU		OF	load v9 course
				475 476	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
				477 478	LGF	R1, V3ADDR	load v3 source
				479	VL	v23, 0(R1)	use v23 to test decoder
				480 481	&I NST	V22, V22, V23, &M4	test instruction (dest is a source)
				482	VST	V22, V10&TNUM	save v1 output
				483 484	BR	R11	return
				485			
				486 RE&TN 487	NUM DC	0F	xl16 expected result
				488	DROP	R5	
				489	MEND		
				491 *	one to con	anata tabla of no	ointons to individual tosts
				493 *		_	ointers to individual tests
				494 495	MACRO PTTAB		
				496	GBLA	&TNUM	
				497 498 &CUR	LCLA SETA	&CUR 1	
				499 . *			
				500 TTABI 501 . LOOF		OF	
					ANUI		
				502 . *			
				503	DC	A(T&CUR)	
				503 504 . * 505 &CUR	SETA	&CUR+1	
				503 504 . * 505 &CUR 506			. LOOP
				503 504 . * 505 &CUR 506 507 * 508	SETA AIF DC	&CUR+1 (&CUR LE &TNUM). A(0)	. LOOP END OF TABLE
				503 504 . * 505 &CUR 506 507 * 508 509	SETA AI F	&CUR+1 (&CUR LE &TNUM).	
				503 504 . * 505 &CUR 506 507 * 508	SETA AIF DC	&CUR+1 (&CUR LE &TNUM). A(0)	

SMA Ver.	0. 7. 0 zvector- e7- 1	17- AddSub					03 Apr 2025	15: 39: 11 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
							********	*****
				514 * 515 ******	E7 VR	R-c tests *******	*********	*****
				516	PRINT			
				517 *		V . All C		
					I VACC B VA	Vector Add CorVector Add	mpute Carry	
				520 * E7F5	5 VSCBI	- Vector Subtrac	ct Compute Borrow Indicat	i on
				521 * E7F7 522 *	7 VS	- Vector Subtrac	et	
				523 *	VRR- c	instruction, m4		
				524 *		followed by	1 1 (7/4)	
				525 * 526 *		16 byte expect 16 byte V2 sou	ted result (V1)	
				527 *		16 byte V2 sou	irce	
				528 *		·		
				529 * 530 * VA	- V	ector Add		
				531 *				
				532 *Byte 533	VRR_C	VA O		
00010B8				534 +	DS	OFD		
00010B8	000010E0	000010B8		535+	USING		base for test data and	
00010B8 00010BC	000010F8 0001			536+T1 537+	DC DC	A(X1) H' 1'	address of test routine test number	,
00010BE	00			538 +	DC	X' 00'		
00010BF 00010C0	00 E5C14040 40404040			539+ 540+	DC DC	HL1' 0' CL8' VA'	m4 instruction name	
00010C8	00001130			541+	DC	A(RE1+16)	address of v2 source	
00010CC	00001140			542+	DC	A(RE1+32)	address of v3 source	
00010D0 00010D4	00000010 00001120			543+ 544+REA1	DC DC	A(16) A(RE1)	result length result address	
00010D8	0000000 00000000			545 +	DS	FD	gap V1 output	
00010E0 00010E8	00000000 00000000 0000000 00000000			546+V101	DS	XL16	V1 output	
00010E8	0000000 0000000			547+	DS	FD	gap	
0001000				548+*	DC	OΓ		
00010F8 00010F8	E310 5010 0014		0000010	549+X1 550+	DS LGF	OF R1, V2ADDR	load v2 source	
00010FE	E761 0000 0806		00000000	551 +	VL	v22, 0(R1)	use v22 to test decoder	•
0001104 000110A	E310 5014 0014 E771 0000 0806		00000014 00000000	552+ 553+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder	•
000110A	E771 0000 0800 E766 7000 0EF3		0000000	554+	VL VA	V23, U(K1) V22, V22, V23, 0	test instruction (dest	
0001116	E760 5028 080E		000010E0	555 +	VST	V22, V101	save v1 output	,
000111C 0001120	07FB			556+ 557+RE1	BR DC	R11 OF	return xl16 expected result	
0001120				558 +	DROP	R5	-	
0001120	00010203 04050607			559	DC	XL16' 000102030405	50607 OAOCOE1012141608'	resul t
0001128 0001130	OAOCOE10 12141608 FFFFFFFF FFFFFFF			560	DC	XL16' FFFFFFFFFFF	FFFF 0102030405060708'	v2
0001138	01020304 05060708							
0001140 0001148	01020304 05060708 090A0B0C 0D0E0F00			561	DC	XL16' 010203040506	60708 090A0B0C0D0E0F00'	v3
5501140	OCCIODOC ODOLOI OO			562				
0001150				563 564	VRR_C			
0001150				564 +	DS	OFD		

VST

V22, V103

save v1 output

00001210

615 +

00001246

E760 9010 080E

ASMA Ver.	0.7.0 zvector-e7-1	7- AddSub					03 Apr 2025	15: 39: 11	Page	17
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
0000124C	07FB			616+	BR	R11	return			
00001250				617+RE3	DC	OF	xl16 expected result			
00001250				618+	DROP	R5		1.		
00001250 00001258	FFFFFFF FFFFFFF 07070707 070707F7			619	DC	XL16 FFFFFFFFFFF	FFFF 07070707070707F7'	resul t		
00001238	FEFDFCFB FAF9F8F7			620	DC	XL16' FEFDFCFBFAF9F	78F7 090A0B0C0D0E0F00'	v2		
00001268	O9OAOBOC ODOEOFOO							• • •		
00001270	01020304 05060708			621	DC	XL16' 0102030405060	708 FEFDFCFBFAF9F8F7'	$\mathbf{v3}$		
00001278	FEFDFCFB FAF9F8F7			600						
				622 623 *Halfword	1					
				624	VRR_C	VA, 1				
00001280				625 +	DS	OFD				
00001280	00001000	00001280		626+	USING		base for test data and t	test routin	ie	
$00001280 \\ 00001284$	000012C0 0004			627+T4 628+	DC DC	A(X4) H' 4'	address of test routine test number			
00001284	0004			629+	DC DC	X' 00'	test number			
00001287	01			630+	DC		m4			
00001288	E5C14040 40404040			631+	DC	CL8' VA'	instruction name			
00001290	000012F8			632+	DC	A(RE4+16)	address of v2 source			
$00001294 \\ 00001298$	00001308 00000010			633+ 634+	DC DC	A(RE4+32) A(16)	address of v3 source result length			
0000129C	000012E8			635+REA4	DC	A(RE4)	result address			
000012A0	0000000 00000000			636+	DS					
000012A8	00000000 00000000			637+V104	DS	XL16	gap V1 output			
000012B0 000012B8	0000000 00000000 0000000 00000000			638+	DS	FD	dan			
ООООТЕВО	0000000 0000000			639+*	טט	T D	gap			
000012C0				640+X4	DS	0F				
000012C0	E310 5010 0014		00000010	641+	LGF	R1, V2ADDR	load v2 source			
000012C6 000012CC	E761 0000 0806 E310 5014 0014		00000000 0000014	642+ 643+	VL LGF	v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
000012CC 000012D2	E771 0000 0806		00000014	644+	VL	v23, 0(R1)	use v23 to test decoder			
000012D8	E766 7000 1EF3		0000000	645+	VA	V22, V22, V23, 1	test instruction (dest	is a sourc	ce)	
000012DE	E760 5028 080E		000012A8	646+	VST	V22, V104	save v1 output		·	
000012E4 000012E8	07FB			647+ 648+RE4	BR DC	R11 0F	return			
000012E8				649+	DROP	R5	xl16 expected result			
000012E8	01010303 05050707			650	DC		0707 0A0C0E1012141608'	resul t		
000012F0	OAOCOE10 12141608					W 4 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 				
000012F8 00001300	FFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			651	DC	XL16' FFFFFFFFFFFF	FFFF 0102030405060708'	v2		
	01020304 05060708 01020304 05060708			652	DC	XI.16' 0102030405060	0708 090A0B0C0D0E0F00'	v 3		
00001308	090A0B0C 0D0E0F00			JU2	DO	ALIO UIUMUUUTUUUU	7. 00 OUTODOCODOLOTOO	V O		
				653						
00001010				654	VRR_C					
00001318 00001318		00001318		655+ 656+	DS USING	0FD * R5	base for test data and t	test routin	16	
00001318	00001358	00001310		657+T5	DC	A(X5)	address of test routine	Lest Toutill	ie	
0000131C	0005			658 +	DC	H' 5'	test number			
0000131E	00			659+	DC	X' 00'	4			
0000131F 00001320	01 E5C14040 40404040			660+ 661+	DC DC	HL1' 1' CL8' VA'	m4 instruction name			
00001320	00001390			662+	DC	A(RE5+16)	address of v2 source			
0000132C	000013A0			663+	DC	A(RE5+32)	address of v3 source			
00001330	00000010			664+	DC	A(16)	result length			

ASMA Ver.	0. 7. 0 zvector- e7- 1	7- AddSub					03 Apr 2025	15: 39: 11 Pa	ge 18
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
				665+REA5	DC	A (DEE)	manult addmana		
00001334	00001380			666+	DC		result address		
00001338 00001340	0000000 0000000 0000000 0000000			667+V105	DS DS	XL16	gap V1 output		
00001340	0000000 0000000			007+1103	אמ	ALIO	vi oucput		
00001348	0000000 0000000			668+	DS	FD	dan		
00001330	0000000 0000000			669+*	טט	r <i>u</i>	gap		
00001358				670+X5	DS	0F			
00001358	E310 5010 0014		0000010	671+	LGF	R1, V2ADDR	load v2 source		
0000135E	E761 0000 0806		00000010	672+	VL		use v22 to test decoder		
00001364	E310 5014 0014		00000000	673+		R1, V3ADDR	load v3 source		
0000136A	E771 0000 0806		00000014	674+	VL		use v23 to test decoder		
000013370	E766 7000 1EF3		0000000	675+	VA	V23, V22, V23, 1	test instruction (dest	is a source)	
00001376	E760 5028 080E		00001340	676+	VST	V22, V105	save v1 output	is a source,	
0000137C	07FB		00001010	677+	BR		return		
00001370	0,12			678+RE5	DC		xl16 expected result		
00001380				679+	DROP	R5	milo emperera resure		
00001380	02040608 0A0C0E10			680	DC		E10 09090B0B0D0D0EFF'	resul t	
00001388	09090B0B ODODOEFF								
00001390	01020304 05060708			681	DC	XL16' 0102030405060	708 090A0B0C0D0E0F00'	v2	
00001398	O9OAOBOC ODOEOFOO								
000013A0	01020304 05060708			682	DC	XL16' 0102030405060	708 FFFFFFFFFFFFFF	v3	
000013A8	FFFFFFF FFFFFFF								
				683					
				684	VRR_C				
000013B0				685 +	DS	OFD			
000013B0		000013B0		686 +	USING		base for test data and t	test routine	
000013B0	000013F0			687+T6	DC	A(X6)	address of test routine		
000013B4	0006			688 +	DC	H' 6'	test number		
000013B6	00			689+	DC	X' 00'	_		
000013B7	01			690+	DC		m4		
000013B8	E5C14040 40404040			691+	DC	CL8' VA'	instruction name		
000013C0	00001428			692+	DC	A(RE6+16)	address of v2 source		
000013C4	00001438			693+	DC	A(RE6+32)	address of v3 source		
000013C8 000013CC	0000010			694+ 695+REA6	DC	A(16)	result length result address		
000013CC	00001418 00000000 00000000			696+	DC DS	A(RE6) FD			
000013D0 000013D8	0000000 0000000			697+V106	DS DS	XL16	gap V1 output		
000013D8 000013E0	0000000 0000000			0377100	טט	ALIU	vi oucpuc		
000013E0 000013E8	0000000 0000000			698+	DS	FD	gap		
00001010				699+*	2.5		9t.		
000013F0				700+X6	DS	0F			
000013F0	E310 5010 0014		00000010	701+	LGF	R1, V2ADDR	load v2 source		
000013F6	E761 0000 0806		00000000	702+	VL	v22, 0(R1)	use v22 to test decoder		
000013FC	E310 5014 0014		00000014	703+		R1, V3ADDR	load v3 source		
00001402	E771 0000 0806		00000000	704+	VL		use v23 to test decoder		
00001408	E766 7000 1EF3			705 +	VA	V22, V22, V23, 1	test instruction (dest	is a source)	
0000140E	E760 5028 080E		000013D8	706 +	VST	V22, V106	save v1 output	, 	
00001414	07FB			707+	BR	R11	return		
00001418				708+RE6	DC	<u>OF</u>	xl16 expected result		
00001418				709+	DROP	R5			
00001418	FFFFFFF FFFFFFF			710	DC	XL16' FFFFFFFFFFF	FFF 08070807080707F7'	resul t	
00001420	08070807 080707F7			711	D.C.	VI 401 PEPPECEPPE	COLD OOO LOBO COROLLOS	0	
00001428	FEFDFCFB FAF9F8F7			711	DC	XL16 FEFDFCFBFAF91	78F7 090A0B0C0D0E0F00'	v2	
00001430	090A0B0C 0D0E0F00			710	DC	VI 101 0100000407000	700 EEEDECEDEAEOEOE	0	
00001438	01020304 05060708			712	DC	AL10 0102030405060	708 FEFDFCFBFAF9F8F7'	v3	
00001440	FEFDFCFB FAF9F8F7								

ASMA Ver.	0. 7. 0 zvector-e7-1	17- AddSub					03 Apr 2025	15: 39: 11	Page	19
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
				713 714 *Word 715	VRR_C	VA, 2				
00001448				716+	DS	OFD				
00001448	00001400	00001448		717+	USING		base for test data and t	est routin	ie	
00001448 0000144C	00001488 0007			718+T7 719+	DC DC	A(X7) H' 7'	address of test routine test number			
0000144C 0000144E	0007			713+ 720+	DC	X' 00'	test number			
0000144F	02			721+	DC	HL1' 2'	m4			
00001450	E5C14040 40404040			722+	DC	CL8' VA'	instruction name			
00001458	00001400			723+	DC	A(RE7+16)	address of v2 source			
0000145C 00001460	000014D0 00000010			724+ 725+	DC DC	A(RE7+32) A(16)	address of v3 source result length			
00001464	000014B0			726+REA7	DC	A(RE7)	result address			
00001468	0000000 00000000			727+	DS	FD	gap V1 output			
00001470	00000000 00000000			728+V107	DS	XL16	V1 output			
00001478 00001480	00000000 00000000 0000000 00000000			729+	DS	FD	gan			
00001400				729+ 730+*	DO	1.0	gap			
00001488				731+X7	DS	0F				
00001488	E310 5010 0014		00000010	732+	LGF	R1, V2ADDR	load v2 source			
0000148E 00001494	E761 0000 0806 E310 5014 0014		00000000 0000014	733+ 734+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00001494 0000149A	E771 0000 0806		00000014	735+	VL	v23, 0(R1)	use v23 to test decoder			
000014A0	E766 7000 2EF3			736 +	VA	V22, V22, V23, 2	test instruction (dest	is a source	ce)	
000014A6	E760 5028 080E		00001470	737+	VST	V22, V107	save v1 output			
000014AC 000014B0	07FB			738+ 739+RE7	BR DC	R11 0F	return xl16 expected result			
000014B0				739+RE7 740+	DROP	R5	xi io expected resurt			
000014B0	01020303 05060707			741	DC		0707 0A0C0E1012141608'	resul t		
000014B8	0A0C0E10 12141608			740	D.C	VI 101 PEPPPPPPPPPP	EEEE 01000004050007001	0		
000014C0 000014C8	FFFFFFF FFFFFFF 01020304 05060708			742	DC	XL16 FFFFFFFFFF	FFFF 0102030405060708'	v2		
	01020304 05060708			743	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	v3		
000014D8	O9OAOBOC ODOEOFOO									
				744 745	VDD C	VA 9				
000014E0				745 746+	VRR_C DS	VA, Z OFD				
000014E0		000014E0		747 +	USING		base for test data and t	est routin	ıe	
000014E0	00001520			748+T8	DC	A(X8)	address of test routine			
000014E4 000014E6	0008			749+ 750+	DC DC	H' 8' X' 00'	test number			
000014E6 000014E7	02			750+ 751+	DC DC	HL1' 2'	m4			
000014E8	E5C14040 40404040			752 +	DC	CL8' VA'	instruction name			
000014F0	00001558			753+	DC	A(RE8+16)	address of v2 source			
000014F4 000014F8	00001568 00000010			754+ 755+	DC DC	A(RE8+32) A(16)	address of v3 source			
000014F8 000014FC	000010			756+ REA8	DC DC	A(RE8)	result length result address			
00001500	0000000 00000000			757+	DS	FD				
00001508	00000000 00000000			758+V108	DS	XL16	gap V1 output			
00001510 00001518	00000000 00000000 0000000 00000000			759 +	DS	FD	dan			
00001310	0000000 00000000			760+*	אט	ĽΨ	gap			
00001520				761+X8	DS	0F				
00001520	E310 5010 0014		00000010	762+	LGF	R1, V2ADDR	load v2 source			
00001526	E761 0000 0806		0000000	763+	VL	v22, 0(R1)	use v22 to test decoder			

ASMA Ver.	0. 7. 0 zvector- e7- 1	7- AddSub					03 Apr 2025	15: 39: 11 Page	20
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
0000152C 00001532	E310 5014 0014 E771 0000 0806		00000014 00000000	764+ 765+	LGF VL	R1, V3ADDR v23, 0(R1)	load v3 source use v23 to test decoder		
00001538 0000153E 00001544	E766 7000 2EF3 E760 5028 080E 07FB		00001508	766+ 767+ 768+	VA VST BR	V22, V22, V23, 2 V22, V108 R11	test instruction (dest save v1 output return	is a source)	
00001548 00001548 00001548	02040608 0A0C0E10			769+RE8 770+ 771	DC DROP DC	OF R5	xl16 expected result 0E10 090A0B0B0D0E0EFF'	resul t	
00001550 00001558	090A0B0B 0D0E0EFF 01020304 05060708			772	DC		0708 090A0B0C0D0E0F00'	v2	
00001560 00001568 00001570	090A0B0C 0D0E0F00 01020304 05060708 FFFFFFFF FFFFFFF			773	DC	XL16' 010203040506	0708 FFFFFFFFFFFFFF	v3	
				774 775	VRR_C				
00001578 00001578 00001578	000015B8	00001578		776+ 777+ 778+T9	DS USING DC	A(X9)	base for test data and address of test routine	test routine	
0000157C 0000157E 0000157F	0009 00 02			779+ 780+ 781+	DC DC DC	H' 9' X' 00' HL1' 2'	test number m4		
00001580 00001588	E5C14040 40404040 000015F0			782+ 783+	DC DC	CL8' VA' A(RE9+16)	instruction name address of v2 source		
0000158C 00001590 00001594	00001600 00000010 000015E0			784+ 785+ 786+REA9	DC DC DC	A(RE9+32) A(16) A(RE9)	address of v3 source result length result address		
00001598 000015A0 000015A8	00000000 00000000 00000000 00000000 000000			787+ 788+V109	DS DS	FD XL16	gap V1 output		
000015B0	00000000 00000000			789+ 790+*	DS DC	FD	gap		
000015B8 000015B8 000015BE	E310 5010 0014 E761 0000 0806		00000010 00000000	791+X9 792+ 793+	DS LGF VL	0F R1, V2ADDR v22, 0(R1)	load v2 source use v22 to test decoder		
000015C4 000015CA 000015D0	E310 5014 0014 E771 0000 0806 E766 7000 2EF3		00000014 00000000	794+ 795+ 796+	LGF VL VA	R1, V3ADDR v23, O(R1) V22, V22, V23, 2	load v3 source use v23 to test decoder test instruction (dest	is a source)	
000015D6 000015DC 000015E0	E760 5028 080E 07FB		000015A0	797+ 798+ 799+RE9	VST BR DC	V22, V109 R11 OF	save v1 output return x116 expected result	,	
000015E0 000015E0	FFFFFFF FFFFFFF			799+RE9 800+ 801	DROP DC	R 5	FFFF 08080807080807F7'	result	
000015E8 000015F0 000015F8				802	DC	XL16' FEFDFCFBFAF9	F8F7 090A0B0C0D0E0F00'	v2	
00001600	01020304 05060708 FEFDFCFB FAF9F8F7			803	DC	XL16' 010203040506	0708 FEFDFCFBFAF9F8F7'	v 3	
00001515				804 805 *Doublewe 806	VRR_C				
00001610 00001610 00001610	00001650	00001610		807+ 808+ 809+T10	DS USING DC	0FD *, R5 A(X10)	base for test data and address of test routine		
00001614 00001616 00001617				810+ 811+ 812+	DC DC DC	H' 10' X' 00' HL1' 3'	test number m4		
				·					

ASWA Ver.	0. 7. 0 zvector-e7-17	7- AddSub					03 Apr 2025	15: 39: 11 Pa	age 21
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
00001618	E5C14040 40404040			813+	DC	CL8' VA'	instruction name		
00001620	00001688			814+	DC	A(RE10+16)	address of v2 source		
00001624	00001698			815+	DC	A(RE10+32)	address of v3 source		
00001628	0000010			816 +	DC	A(16)	result length		
0000162C	00001678			817+REA10	DC	A(RE10)	result address		
00001630	0000000 00000000			818+	DS				
00001638	00000000 00000000			819+V1010	DS	XL16	gap V1 output		
	00000000 00000000			010111010		1220	11 ouepue		
00001648	0000000 00000000			820+	DS	FD	gap		
00001010				821+*	DO	12	8"P		
00001650				822+X10	DS	0F			
	E310 5010 0014		00000010	823+	LGF	R1, V2ADDR	load v2 source		
00001656	E761 0000 0806		00000010	824+	VL	v22, 0(R1)	use v22 to test decoder		
	E310 5014 0014		00000000	825+		R1, V3ADDR	load v3 source		
	E771 0000 0806		00000014	826+	VL	v23, 0(R1)	use v23 to test decoder		
	E766 7000 3EF3		0000000	827+	VA VA	V23, V(R1) V22, V22, V23, 3	test instruction (dest	is a source)	
	E760 5028 080E		00001638	828+	VST	V22, V1010		is a source,	
0000166E	07FB		00001036	829+	BR		save v1 output		
	U/FD			830+RE10	DC	R11 0F	return		
00001678						R5	xl16 expected result		
00001678	01090904 05060707			831+	DROP		707 040C0E1019141C09!	ma aul 4	
	01020304 05060707			832	DC	AL10 0102030403000	0707 0A0C0E1012141608'	resul t	
	0A0C0E10 12141608			000	D.C.	VI 401 DEEDEEDEEDEE	EEEE 01000004050007001	0	
	FFFFFFF FFFFFFF			833	DC	XL16 FFFFFFFFFF	FFF 0102030405060708'	v2	
	01020304 05060708			004	D.C.	VI 101 0100000405000	200 00010B0C0B0E0E001	0	
00001698 000016A0	01020304 05060708 090A0B0C 0D0E0F00			834	DC	XL16 0102030405060	0708 090A0B0C0D0E0F00'	v3	
000016A8	OSCHODOC ODCIOTOS			835 836 837+	VRR_C DS	VA, 3 OFD			
000016A8		000016A8		838+	USING		base for test data and t	est routine	
000016A8	000016E8			839+T11	DC	A(X11)	address of test routine		
000016AC	000B			840+	DC	H'11'	test number		
000016AE	00			841+	DC	X' 00'			
	03			842+	DC	HL1' 3'	m4		
000016B0	E5C14040 40404040			843+	DC	CL8' VA'	instruction name		
	00001720			844+	DC	A(RE11+16)	address of v2 source		
000016BC	00001730			845+	DC	A(RE11+32)	address of v3 source		
000016C0	0000010			846+	DC	A(16)	result length		
000016C4	00001710			847+REA11	DC	A(RE11)	result address		
	0000000 00000000			848+	DS		gap		
	0000000 00000000			849+V1011	DS	XL16	gap V1 output		
000016D8	0000000 00000000						•		
000016E0	0000000 00000000			850 +	DS	FD	gap		
				851+*			_		
000016E8				852+X11	DS	0F			
	E310 5010 0014		0000010	853+	LGF	R1, V2ADDR	load v2 source		
	E761 0000 0806		0000000	854+	VL	v22, 0(R1)	use v22 to test decoder		
	E310 5014 0014		0000014	855+	LGF	R1, V3ADDR	load v3 source		
	E771 0000 0806		0000000	856 +	VL	v23, 0(R1)	use v23 to test decoder		
	E766 7000 3EF3			857+	VA	V22, V22, V23, 3	test instruction (dest	is a source)	
00001706	E760 5028 080E		000016D0	858+	VST	V22, V1011	save v1 output		
0000170C	07FB			859+	BR	R11	return		
00001710				860+RE11	DC	OF	xl16 expected result		
00001710				861+		R5	•		
00001710	02040608			862	DC		DE10 090A0B0C0D0E0EFF'	resul t	

ASMA Ver.	0. 7. 0 zvector- e7- 1	7- AddSub					03 Apr 2025	15: 39: 11	Page	22
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00001720 00001728	01020304 05060708 090A0B0C 0D0E0F00			863	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	v2		
	01020304 05060708 FFFFFFFF FFFFFFF			864	DC	XL16' 0102030405060	708 FFFFFFFFFFFFF	v 3		
				865 866	VRR_C	VA 3				
00001740				867 +	DS _	OFD				
00001740	00001700	00001740		868+	USING		base for test data and t	test routir	ıe	
$00001740 \\ 00001744$	00001780 000C			869+T12 870+	DC DC	` '	address of test routine test number			
00001744	00			870+ 871+	DC DC	X' 00'	test number			
00001747	03			872+	DC	HL1' 3'	m4			
00001748	E5C14040 40404040			873+	DC		instruction name			
00001750 00001754	000017B8 000017C8			874+ 875+	DC DC		address of v2 source address of v3 source			
00001754	00001768			876+	DC DC		result length			
0000175C	000017A8			877+REA12	DC	A(RE12)	result address			
00001760	0000000 00000000			878+	DS	FD	gap V1 output			
00001768 00001770	00000000 00000000 0000000 00000000			879+V1012	DS	XL16	VI output			
00001770	0000000 0000000			880+	DS	FD	gap			
				881+*			8-r			
00001780	T040 7040 0044		00000010	882+X12	DS	OF				
00001780 00001786	E310 5010 0014 E761 0000 0806		00000010 00000000	883+ 884+	LGF VL	•	load v2 source use v22 to test decoder			
00001780 0000178C	E310 5014 0014		00000000	885+	LGF		load v3 source			
00001792	E771 0000 0806		00000000	886 +	VL	v23, 0(R1)	use v23 to test decoder			
00001798	E766 7000 3EF3		00001700	887+	VA	V22, V22, V23, 3	test instruction (dest	is a source	ce)	
0000179E 000017A4	E760 5028 080E 07FB		00001768	888+ 889+	VST BR	V22, V1012 R11	save v1 output return			
000017A4 000017A8	0/16			890+RE12	DC		xl16 expected result			
000017A8				891+	DROP	R5	•	_		
	FFFFFFF FFFFFFF 08080808 080807F7			892	DC	XL16' FFFFFFFFFFFF	FFF 08080808080807F7'	result		
000017B8	FEFDFCFB FAF9F8F7 090A0B0C 0D0E0F00			893	DC	XL16' FEFDFCFBFAF9F	78F7 090A0B0C0D0E0F00'	v2		
000017C8	01020304 05060708 FEFDFCFB FAF9F8F7			894	DC	XL16' 0102030405060	708 FEFDFCFBFAF9F8F7'	v3		
				895 896 *Quadword	d .					
				897	VRR_C	VA, 4				
000017D8				898+	DS _	OFD				
000017D8	00001010	000017D8		899+	USING		base for test data and t	test routin	ie	
000017D8 000017DC	00001818 000D			900+T13 901+	DC DC		address of test routine test number			
000017DE	0000			902+	DC	X' 00'				
000017DF	04			903+	DC		m4			
000017E0 000017E8	E5C14040 40404040 00001850			904+ 905+	DC DC		instruction name address of v2 source			
000017E8 000017EC	00001860			905+ 906+	DC DC		address of v2 source			
000017F0	0000010			907+	DC	A(16)	result length			
000017F4	00001840			908+REA13	DC	` '	result address			
000017F8 00001800	00000000 00000000 00000000 00000000			909+ 910+V1013	DS DS	FD XL16	gap V1 output			
00001808	00000000 00000000									
00001810	00000000 00000000			911+	DS	FD	gap			

USING *, R5

A(X15)

base for test data and test routine

address of test routine

959+

960+T15

00001908

00001908

00001948

VL

v23, 0(R1)

use v23 to test decoder

1011 +

00000000

000019F2

E771 0000 0806

ASMA Ver.	0. 7. 0 zvector- e7- 1	7- AddSub					03 Apr 2025	15: 39: 11	Page	25
TOC	OD IECT CODE	ADDD1	ADDDO	CTMC			•		J	
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000019F8	E766 7000 0EF7			1012+	VS	V22, V22, V23, 0	test instruction (dest	is a sour	ce)	
000019FE	E760 5028 080E		000019C8	1013+	VST	V22, V1016	save v1 output		,	
00001A04	07FB			1014+	BR	R11	return			
00001A08				1015+RE16	DC	<u>of</u>	xl16 expected result			
00001A08	EEEDECED EAEOEOE			1016+	DROP	R5		14		
00001A08 00001A10	FEFDFCFB FAF9F8F7 F8F8F8F8 F8F8F808			1017	DC	XL16 FEFDFCFBFAF9	F8F7 F8F8F8F8F8F868'	resul t		
00001A10	FFFFFFFF FFFFFFFF			1018	DC	YI 16' FFFFFFFFFFF	FFFF 0102030405060708'	v2		
00001A10	01020304 05060708			1010	ьс	ALIO PPITITITITI	1111 0102030403000700	V &		
00001A28	01020304 05060708			1019	DC	XL16' 010203040506	0708 090A0B0C0D0E0F00'	v 3		
00001A30	O9OAOBOC ODOEOFOO									
				1020						
00001100				1021	VRR_C					
00001A38 00001A38		00001420		1022+ 1023+	DS	OFD * DE	has for tost data and t	-aat mauti		
00001A38	00001A78	00001A38		1023+ 1024+T17	USI NG DC	A(X17)	base for test data and taddress of test routine	lest routi	ie	
00001A36	0001478			1024+117 1025+	DC DC	H' 17'	test number			
00001A3E	00			1026+	DC	X' 00'	cose number			
00001A3F	00			1027+	DC	HL1' 0'	m4			
00001A40	E5E24040 40404040			1028+	DC	CL8' VS'	instruction name			
00001A48	00001AB0			1029+	DC	A(RE17+16)	address of v2 source			
00001A4C	00001AC0			1030+	DC	A(RE17+32)	address of v3 source			
00001A50 00001A54	0000010 00001AA0			1031+ 1032+REA17	DC DC	A(16) A(RE17)	result length result address			
00001A54	00001AA0			1032+REA17 1033+	DS DS	FD				
00001A60	0000000 0000000			1034+V1017	DS	XL16	gap V1 output			
00001A68	00000000 00000000						•			
00001A70	00000000 00000000			1035+	DS	FD	gap			
00001A78				1036+* 1037+X17	DC	OE				
00001A78	E310 5010 0014		00000010	1037+X17 1038+	DS LGF	OF R1, V2ADDR	load v2 source			
00001A7E	E761 0000 0806		00000000	1039+	VL	v22, 0(R1)	use v22 to test decoder			
00001A84	E310 5014 0014		00000014	1040+	LGF	R1, V3ADDR	load v3 source			
00001A8A	E771 0000 0806		00000000	1041+	VL	v23, 0(R1)	use v23 to test decoder			
00001A90	E766 7000 0EF7			1042+	VS	V22, V22, V23, 0	test instruction (dest	is a sour	ce)	
00001A96	E760 5028 080E		00001A60	1043+	VST	V22, V1017	save v1 output			
00001A9C 00001AA0	07FB			1044+ 1045+RE17	BR DC	R11 0F	return xl16 expected result			
00001AA0				1045+KE17 1046+	DROP	R5	ATTO EXPECTED TESUIT			
00001AA0	0000000 00000000			1047	DC		0000 0A0B0C0D0E0F1001'	resul t		
00001AA8	OAOBOCOD OEOF1001									
00001AB0	01020304 05060708			1048	DC	XL16' 010203040506	0708 090A0B0C0D0E0F00'	v2		
00001AB8 00001AC0	090A0B0C 0D0E0F00 01020304 05060708			1049	DC	VI 16' 010909040506	0708 FFFFFFFFFFFFF	v3		
00001AC0	FFFFFFF FFFFFFF			1043	DC	AL10 010203040300	U/VO FFFFFFFFFFFFF	VJ		
JUJUIACU				1050						
				1051	VRR_C					
00001AD0				1052+	DS	OFD				
00001AD0	00001810	00001AD0		1053+	USING		base for test data and t	test routi	1e	
00001AD0 00001AD4	00001B10 0012			1054+T18 1055+	DC DC	A(X18) H' 18'	address of test routine test number			
00001AD4	0012			1055+ 1056+	DC DC	н 18 Х' 00'	cest number			
00001AD0	00			1057+	DC	HL1'0'	m4			
00001AD8	E5E24040 40404040			1058+	DC	CL8' VS'	instruction name			
00001AE0	00001B48			1059+	DC	A(RE18+16)	address of v2 source			
00001AE4	00001B58			1060+	DC	A(RE18+32)	address of v3 source			

ASMA Ver.	0. 7. 0 zvector- e7- 1	7- AddSub					03 Apr 2025	15: 39: 11 Pa	ge 26
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001AE8	0000010			1061+	DC	A(16)	result length		
00001AEC	00001B38			1062+REA18	DC	A(RE18)	result address		
00001AF0	$00000000 \ 00000000$			1063+	DS	FD	gap V1 output		
00001AF8	0000000 00000000			1064+V1018	DS	XL16	V1 output		
00001B00 00001B08	0000000 0000000 0000000 00000000			1065+	DS	FD	gap		
00001200				1066+*	DO	1.0	8 - P		
00001B10				1067+X18	DS	0F			
00001B10	E310 5010 0014		00000010	1068+	LGF	R1, V2ADDR	load v2 source		
00001B16 00001B1C	E761 0000 0806 E310 5014 0014		00000000 0000014	1069+ 1070+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
00001B1C	E771 0000 0806		00000014	1071+	VL	v23, 0(R1)	use v23 to test decoder		
00001B28	E766 7000 0EF7			1072+	VS	V22, V22, V23, 0	test instruction (dest	is a source)	
00001B2E	E760 5028 080E		00001AF8	1073+	VST	V22, V1018	save v1 output		
00001B34	07FB			1074+	BR	R11	return		
00001B38 00001B38				1075+RE18 1076+	DC DROP	0F R5	xl16 expected result		
00001B38	FDFBF9F7 F5F3F1EF			1077	DC		F1EF 0B0D0F1113151709'	resul t	
00001B40	OBODOF11 13151709								
00001B48	FEFDFCFB FAF9F8F7			1078	DC	XL16' FEFDFCFBFAF91	F8F7 090A0B0C0D0E0F00'	v2	
00001B50 00001B58	090A0B0C 0D0E0F00 01020304 05060708			1079	DC	VI 16! 0109090405060	0708 FEFDFCFBFAF9F8F7'	v3	
00001B38	FEFDFCFB FAF9F8F7			1079	DC	AL10 0102030403000	J/UO FEFDFCFDFAF9F0F/	VS	
00001200	TELEFICIE TALLOTOL.			1080					
				1081 *Halfword					
00001BC0				1082	VRR_C				
00001B68 00001B68		00001B68		1083+ 1084+	DS USING	OFD * R5	base for test data and	tast routina	
00001B68	00001BA8	00001200		1085+T19			address of test routine	cese rouerne	
00001B6C				10007110	DC	A(AIJ)	address of test routine		
	0013			1086+	DC DC	A(X19) H' 19'	test number		
00001B6E	00			1086+ 1087+	DC DC	H' 19' X' 00'	test number		
00001B6E 00001B6F	00 01			1086+ 1087+ 1088+	DC DC DC	H' 19' X' 00' HL1' 1'	test number m4		
00001B6E 00001B6F 00001B70	00 01 E5E24040 40404040			1086+ 1087+ 1088+ 1089+	DC DC DC DC	H' 19' X' 00' HL1' 1' CL8' VS'	m4 instruction name		
00001B6E 00001B6F	00 01			1086+ 1087+ 1088+	DC DC DC	H' 19' X' 00' HL1' 1'	test number m4		
00001B6E 00001B6F 00001B70 00001B78 00001B7C 00001B80	00 01 E5E24040 40404040 00001BE0 00001BF0 00000010			1086+ 1087+ 1088+ 1089+ 1090+ 1091+ 1092+	DC DC DC DC DC DC DC	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16)	m4 instruction name address of v2 source address of v3 source result length		
00001B6E 00001B6F 00001B70 00001B78 00001B7C 00001B80 00001B84	00 01 E5E24040 40404040 00001BE0 000001BF0 00000010 00001BD0			1086+ 1087+ 1088+ 1089+ 1090+ 1091+ 1092+ 1093+REA19	DC DC DC DC DC DC DC	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19)	m4 instruction name address of v2 source address of v3 source result length result address		
00001B6E 00001B6F 00001B70 00001B78 00001B7C 00001B80 00001B84 00001B88	00 01 E5E24040 40404040 00001BE0 00001BF0 0000010 00001BD0 00000000 00000000			1086+ 1087+ 1088+ 1089+ 1090+ 1091+ 1092+ 1093+REA19 1094+	DC DC DC DC DC DC DC DC DC	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19) FD	m4 instruction name address of v2 source address of v3 source result length result address		
00001B6E 00001B6F 00001B70 00001B78 00001B7C 00001B80 00001B84	00 01 E5E24040 40404040 00001BE0 000001BF0 00000010 00001BD0			1086+ 1087+ 1088+ 1089+ 1090+ 1091+ 1092+ 1093+REA19	DC DC DC DC DC DC DC	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19)	m4 instruction name address of v2 source address of v3 source result length		
00001B6E 00001B6F 00001B70 00001B78 00001B80 00001B84 00001B88 00001B90	00 01 E5E24040 40404040 00001BE0 00001BF0 0000010 00001BD0 0000000 00000000 00000000 00000000			1086+ 1087+ 1088+ 1089+ 1090+ 1091+ 1092+ 1093+REA19 1094+ 1095+V1019	DC DC DC DC DC DC DC DC DC	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19) FD	m4 instruction name address of v2 source address of v3 source result length result address		
00001B6E 00001B6F 00001B70 00001B78 00001B80 00001B84 00001B88 00001B90 00001B98	00 01 E5E24040 40404040 00001BE0 00001BF0 0000010 00001BD0 0000000 00000000 00000000 00000000 000000			1086+ 1087+ 1088+ 1089+ 1090+ 1091+ 1092+ 1093+REA19 1094+ 1095+V1019 1096+ 1097+*	DC	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19) FD XL16 FD	m4 instruction name address of v2 source address of v3 source result length result address gap V1 output		
00001B6E 00001B6F 00001B70 00001B78 00001B80 00001B84 00001B88 00001B90 00001B90 00001BA0	00 01 E5E24040 40404040 00001BE0 0000010 00001BD0 00000000 00000000 00000000 00000000 000000		0000010	1086+ 1087+ 1088+ 1089+ 1090+ 1091+ 1092+ 1093+REA19 1094+ 1095+V1019 1096+ 1097+* 1098+X19	DC D	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19) FD XL16 FD OF	m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap		
00001B6E 00001B70 00001B78 00001B7C 00001B80 00001B84 00001B88 00001B90 00001B98 00001BA0	00 01 E5E24040 40404040 00001BE0 00001BF0 0000010 00001BD0 0000000 00000000 0000000 0000000 000000		00000010 00000000	1086+ 1087+ 1088+ 1089+ 1090+ 1091+ 1092+ 1093+REA19 1094+ 1095+V1019 1096+ 1097+* 1098+X19 1099+	DC D	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19) FD XL16 FD OF R1, V2ADDR	m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source		
00001B6E 00001B70 00001B70 00001B7C 00001B80 00001B84 00001B88 00001B90 00001BA0 00001BA8 00001BA8 00001BA8	00 01 E5E24040 40404040 00001BE0 00001BF0 0000010 00001BD0 00000000 00000000 00000000 00000000 000000		00000010 00000000 00000014	1086+ 1087+ 1088+ 1089+ 1090+ 1091+ 1092+ 1093+REA19 1094+ 1095+V1019 1096+ 1097+* 1098+X19	DC DC DC DC DC DC DC DS DS DS LGF VL LGF	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR	m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap		
00001B6E 00001B70 00001B70 00001B78 00001B80 00001B84 00001B88 00001B90 00001BA0 00001BA8 00001BA8 00001BAE 00001BB4 00001BB4	00 01 E5E24040 40404040 00001BE0 00001BF0 00000010 00000000 00000000 00000000 00000000		00000000	1086+ 1087+ 1088+ 1089+ 1090+ 1091+ 1092+ 1093+REA19 1094+ 1095+V1019 1096+ 1097+* 1098+X19 1099+ 1100+ 1101+ 1102+	DC DC DC DC DC DC DC DC DS DS DS LGF VL LGF VL	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder		
00001B6E 00001B70 00001B78 00001B7C 00001B80 00001B84 00001B88 00001B90 00001BA0 00001BA8 00001BA8 00001BAB 00001BB4 00001BB4 00001BBA	00 01 E5E24040 40404040 00001BE0 000001BF0 000001BD0 00000000 00000000 00000000 00000000 000000		0000000 0000014 0000000	1086+ 1087+ 1088+ 1089+ 1090+ 1091+ 1092+ 1093+REA19 1094+ 1095+V1019 1096+ 1097+* 1098+X19 1099+ 1100+ 1101+ 1102+ 1103+	DC DC DC DC DC DC DC DS DS DS LGF VL LGF VL VS	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 1	m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest	is a source)	
00001B6E 00001B6F 00001B70 00001B78 00001B80 00001B84 00001B88 00001B90 00001BA0 00001BA8 00001BA8 00001BAE 00001BB4 00001BBA 00001BC0 00001BC0	00 01 E5E24040 40404040 00001BE0 000001BF0 000001BD0 00000000 00000000 00000000 00000000 000000		00000000 0000014	1086+ 1087+ 1088+ 1089+ 1090+ 1091+ 1092+ 1093+REA19 1094+ 1095+V1019 1096+ 1097+* 1098+X19 1099+ 1100+ 1101+ 1102+ 1103+ 1104+	DC DC DC DC DC DC DC DS DS DS LGF VL LGF VL VS VST	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19) FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 1 V22, V1019	m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output	is a source)	
00001B6E 00001B70 00001B78 00001B7C 00001B80 00001B84 00001B88 00001B90 00001BA0 00001BA8 00001BA8 00001BAB 00001BB4 00001BB4 00001BBA	00 01 E5E24040 40404040 00001BE0 000001BF0 000001BD0 00000000 00000000 00000000 00000000 000000		0000000 0000014 0000000	1086+ 1087+ 1088+ 1089+ 1090+ 1091+ 1092+ 1093+REA19 1094+ 1095+V1019 1096+ 1097+* 1098+X19 1099+ 1100+ 1101+ 1102+ 1103+	DC DC DC DC DC DC DC DS DS DS LGF VL LGF VL VS	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 1	m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return	is a source)	
00001B6E 00001B70 00001B70 00001B7C 00001B80 00001B84 00001B88 00001B90 00001BA0 00001BA8 00001BA8 00001BAE 00001BBA 00001BBA 00001BCC 00001BCC 00001BDO 00001BDO	00 01 E5E24040 40404040 00001BE0 000001BF0 00000000 00000000 00000000 00000000 000000		0000000 0000014 0000000	1086+ 1087+ 1088+ 1090+ 1091+ 1092+ 1093+REA19 1094+ 1095+V1019 1096+ 1097+* 1098+X19 1099+ 1100+ 1101+ 1102+ 1103+ 1104+ 1105+ 1106+RE19 1107+	DC DC DC DC DC DC DC DS DS DS LGF VL LGF VL VS VST BR DC DROP	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 1 V22, V1019 R11 OF R5	m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return xl16 expected result		
00001B6E 00001B70 00001B70 00001B78 00001B80 00001B84 00001B88 00001B90 00001BA0 00001BA8 00001BA8 00001BAE 00001BBA 00001BBA 00001BCO 00001BCC 00001BDO 00001BDO	00 01 E5E24040 40404040 00001BE0 000001BF0 00000000 00000000 00000000 00000000 000000		0000000 0000014 0000000	1086+ 1087+ 1088+ 1089+ 1090+ 1091+ 1092+ 1093+REA19 1094+ 1095+V1019 1096+ 1097+* 1098+X19 1099+ 1100+ 1101+ 1102+ 1103+ 1104+ 1105+ 1106+RE19	DC DC DC DC DC DC DC DS DS DS US	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 1 V22, V1019 R11 OF R5	m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return	is a source)	
00001B6E 00001B70 00001B70 00001B7C 00001B80 00001B84 00001B88 00001B90 00001BA0 00001BA8 00001BA8 00001BAE 00001BB4 00001BB4 00001BC0 00001BC0 00001BD0 00001BD0 00001BD0	00 01 E5E24040 40404040 00001BE0 000001BF0 00000000 00000000 00000000 00000000 000000		0000000 0000014 0000000	1086+ 1087+ 1088+ 1090+ 1091+ 1092+ 1093+REA19 1094+ 1095+V1019 1096+ 1097+* 1098+X19 1099+ 1100+ 1101+ 1102+ 1103+ 1104+ 1105+ 1106+RE19 1107+ 1108	DC DC DC DC DC DC DC DC DS DS DS DS LGF VL LGF VL VS VST BR DC DROP DC	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 1 V22, V1019 R11 OF R5 XL16' FEFDFCFBFAF91	m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return xl16 expected result	result	
00001B6E 00001B70 00001B70 00001B78 00001B80 00001B84 00001B88 00001B90 00001BA0 00001BA8 00001BA8 00001BAE 00001BBA 00001BBA 00001BCO 00001BCC 00001BDO 00001BDO	00 01 E5E24040 40404040 00001BE0 000001BF0 00000000 00000000 00000000 00000000 000000		0000000 0000014 0000000	1086+ 1087+ 1088+ 1090+ 1091+ 1092+ 1093+REA19 1094+ 1095+V1019 1096+ 1097+* 1098+X19 1099+ 1100+ 1101+ 1102+ 1103+ 1104+ 1105+ 1106+RE19 1107+	DC DC DC DC DC DC DC DS DS DS LGF VL LGF VL VS VST BR DC DROP	H' 19' X' 00' HL1' 1' CL8' VS' A(RE19+16) A(RE19+32) A(16) A(RE19) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 1 V22, V1019 R11 OF R5 XL16' FEFDFCFBFAF91	m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return xl16 expected result		

ASMA Ver.	0. 7. 0 zvector- e7- 1	17- AddSub					03 Apr 2025	15: 39: 11	Page	27
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00001BF0 00001BF8	01020304 05060708 090A0B0C 0D0E0F00			1110	DC	XL16' 010203040506	0708 090A0B0C0D0E0F00'	v3		
				1111 1112	VRR_C	VS 1				
00001C00				1113+	DS DS	OFD				
00001C00		00001C00		1114+	USING	*, R 5	base for test data and	test routi	ne	
00001C00	00001C40			1115+T20	DC	A(X20)	address of test routine			
00001C04	0014			1116+	DC	H' 20'	test number			
00001C06 00001C07	00 01			1117+ 1118+	DC DC	X' 00' HL1' 1'	A			
00001C07	E5E24040 40404040			1110+ 1119+	DC DC	CL8' VS'	m4 instruction name			
00001C10	00001C78			1120+	DC	A(RE20+16)	address of v2 source			
00001C14	00001C88			1121+	DC	A(RE20+32)	address of v3 source			
00001C18	0000010			1122+	DC	A(16)	result length			
00001C1C	00001C68			1123+REA20	DC	A(RE20)	result address			
00001C20 00001C28	00000000 00000000 0000000 00000000			1124+ 1125+V1020	DS DS	FD XL16	gap V1 output			
00001C28	0000000 0000000			1123+11020	טע	ALIO	vi oucpuc			
00001C38	00000000 00000000			1126+ 1127+*	DS	FD	gap			
00001C40				1128+X20	DS	0F				
00001C40	E310 5010 0014		00000010	1129+	LGF	R1, V2ADDR	load v2 source			
00001C46	E761 0000 0806		00000000	1130+	VL	v22, 0(R1)	use v22 to test decoder			
00001C4C 00001C52	E310 5014 0014 E771 0000 0806		00000014 00000000	1131+ 1132+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
00001C52	E766 7000 1EF7		0000000	1133+	VS	V23, U(R1) V22, V22, V23, 1	test instruction (dest	is a sour	ce)	
00001C5E	E760 5028 080E		00001C28	1134+	VST	V22, V1020	save v1 output		/	
00001C64	07FB			1135+	BR	R11	return			
00001C68				1136+RE20	DC	0F	xl16 expected result			
00001C68 00001C68	0000000 00000000			1137+ 1138	DROP DC	R5 XL16' 0000000000000	0000 090B0B0D0D0F0F01'	resul t		
00001C70 00001C78 00001C80	090B0B0D 0D0F0F01 01020304 05060708 090A0B0C 0D0E0F00			1139	DC	XL16' 010203040506	0708 090A0B0C0D0E0F00'	v2		
00001C88	01020304 05060708 FFFFFFFF FFFFFFF			1140	DC	XL16' 010203040506	0708 FFFFFFFFFFFFF	v 3		
0001000				1141 1142	VRR_C	VS, 1				
00001C98				1143+	DS _	OFD				
00001C98	00001000	00001C98		1144+	USING		base for test data and		ne	
00001C98 00001C9C	00001CD8 0015			1145+T21 1146+	DC DC	A(X21) H' 21'	address of test routine test number			
00001C9C 00001C9E				1140+ 1147+	DC DC	N' 00'	test number			
00001C9F				1148+	DC	HL1' 1'	m4			
00001CA0	E5E24040 40404040			1149+	DC	CL8' VS'	instruction name			
00001CA8	00001D10			1150+	DC	A(RE21+16)	address of v2 source			
00001CAC	00001D20			1151+	DC	A(RE21+32)	address of v3 source			
00001CB0 00001CB4	00000010 00001D00			1152+ 1153+REA21	DC DC	A(16) A(RE21)	result length result address			
00001CB4	00001000			1154+	DS	FD	gap			
00001CC0	00000000 00000000			1155+V1021	DS	XL16	V1 output			
00001CC8	00000000 00000000						-			
00001CD0	00000000 00000000			1156+	DS	FD	gap			
00001CD8	E310 5010 0014		00000010	1157+* 1158+X21 1159+	DS LGF	OF R1, V2ADDR	load v2 source			
00001000	2010 0010 0011		0000010				Toda va Source			

ASMA Ver.	0. 7. 0 zvector-e7-1	7- AddSub					03 Apr 2025	15: 39: 11 P	age 28
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
LUC	ODJECT CODE	ADDKI	ADDIC	SIVII					
00001CDE	E761 0000 0806		00000000	1160+	VL	v22, 0(R1)	use v22 to test decoder		
00001CE4 00001CEA	E310 5014 0014 E771 0000 0806		00000014 00000000	1161+ 1162+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder		
00001CEA	E771 0000 0800 E766 7000 1EF7		0000000	1162+	VE VS	V23, U(N1) V22, V22, V23, 1	test instruction (dest	is a source	2)
00001CF6	E760 5028 080E		00001CC0	1164+	VST	V22, V1021	save v1 output	15 6 55 61 55	,
00001CFC	07FB			1165+	BR	R11	return		
00001D00 00001D00				1166+RE21 1167+	DC DROP	OF R5	xl16 expected result		
00001D00	FDFBF9F7 F5F3F1EF			1167+	DC		F1EF 0A0D0E1112151609'	resul t	
00001D08	OAODOE11 12151609								
00001D10	FEFDFCFB FAF9F8F7			1169	DC	XL16' FEFDFCFBFAF91	F8F7 090A0B0C0D0E0F00'	v2	
00001D18 00001D20	090A0B0C 0D0E0F00 01020304 05060708			1170	DC	XI 16' 0102030405060	0708 FEFDFCFBFAF9F8F7'	v3	
00001D20	FEFDFCFB FAF9F8F7			1170	ЪС	ALIO 0102030403000	ordo ilibicibiai oi oi r	V 3	
				1171					
				1172 *Word 1173	VDD C	VC 9			
00001D30				1173	VRR_C DS	OFD			
00001D30		00001D30		1175+	USING		base for test data and	test routine	
00001D30	00001D70			1176+T22	DC	A(X22)	address of test routine		
00001D34 00001D36	0016 00			1177+ 1178+	DC DC	H' 22' X' 00'	test number		
00001D30 00001D37	02			1176+ 1179+	DC DC	HL1' 2'	m4		
00001D38	E5E24040 40404040			1180+	DC	CL8' VS'	instruction name		
00001D40	00001DA8			1181+	DC	A(RE22+16)	address of v2 source		
00001D44 00001D48	00001DB8 00000010			1182+ 1183+	DC DC	A(RE22+32) A(16)	address of v3 source result length		
00001D48 00001D4C	000010			1184+REA22	DC DC	A(RE22)	result address		
00001D50	0000000 00000000			1185+	DS	FD	gap V1 output		
00001D58	0000000 00000000 0000000 00000000			1186+V1022	DS	XL16	V1 output		
00001D60 00001D68	0000000 0000000			1187+	DS	FD	gap		
				1188+*			8		
00001D70	T010 7010 0014		0000010	1189+X22	DS	OF	1 1 0		
00001D70 00001D76	E310 5010 0014 E761 0000 0806		00000010 00000000	1190+ 1191+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
00001D70	E310 5014 0014			1191+	LGF	R1, V3ADDR	load v3 source		
00001D82	E771 0000 0806			1193+	VL	v23, 0(R1)	use v23 to test decoder		
00001D88	E766 7000 2EF7		00001750	1194+	VS	V22, V22, V23, 2	test instruction (dest	is a source	e)
00001D8E 00001D94	E760 5028 080E 07FB		00001D58	1195+ 1196+	VST BR	V22, V1022 R11	save v1 output return		
00001D98	J. 12			1197+RE22	DC	OF	xl 16 expected result		
00001D98	DEFENDATE DATABASE			1198+	DROP	R5	-	1.	
00001D98 00001DA0	FEFDFCFB FAF9F8F7 F7F7F7F8 F7F7F808			1199	DC	XL16' FEFDFCFBFAF91	F8F7 F7F7F7F8F7F7F808'	resul t	
00001DA8	FFFFFFF FFFFFFF			1200	DC	XL16' FFFFFFFFFFFF	FFFF 0102030405060708'	v2	
00001DB0 00001DB8	01020304 05060708 01020304 05060708			1201	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	v3	
00001DC0	O9OAOBOC ODOEOFOO								
				1202 1203	VRR_C	VS 2			
00001DC8				1203 1204+	DS	OFD			
00001DC8		00001DC8		1205+	USING	*, R 5	base for test data and	test routine	;
00001DC8	00001E08			1206+T23	DC	A(X23)	address of test routine		
00001DCC 00001DCE	0017 00			1207+ 1208+	DC DC	H' 23' X' 00'	test number		
OOOOIDCE	UU .			16007	DC	A UU			

ASMA Ver.	0. 7. 0 zvector- e7- 1	7- AddSub					03 Apr 2025	15: 39: 11	Page	30
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00001ED0 00001ED8 00001EE0 00001EE8	0A0C0E11 12141609 FEFDFCFB FAF9F8F7 090A0B0C 0D0E0F00 01020304 05060708			1260 1261	DC DC		78F7 090A0B0C0D0E0F00'	v2 v3		
00001EE8	FEFDFCFB FAF9F8F7			1201	ЪС	AL10 0102030403000	700 FEFDICEBRAF9F0F7	VJ		
00001EF8				1262 1263 *Doublewe 1264 1265+	ord VRR_C DS	VS, 3 OFD				
00001EF8 00001EF8	00001F38	00001EF8		1266+ 1267+T25	USI NG DC	*, R5 A(X25)	base for test data and taddress of test routine		ıe	
00001EFC 00001EFE 00001EFF	0019 00 03			1268+ 1269+ 1270+	DC DC DC	X' 00' HL1' 3'	test number			
00001F00 00001F08 00001F0C	E5E24040 40404040 00001F70 00001F80			1271+ 1272+ 1273+	DC DC DC	CL8' VS' A(RE25+16) A(RE25+32)	instruction name address of v2 source address of v3 source			
00001F10 00001F14 00001F18	00000010 00001F60 00000000 00000000			1274+ 1275+REA25 1276+	DC DC DS	A(RE25)	result length result address gap			
00001F20 00001F28 00001F30	00000000 00000000 00000000 00000000 000000			1277+V1025 1278+	DS DS	XL16 FD	gap V1 output gap			
00001F38 00001F38	E310 5010 0014		00000010	1279+* 1280+X25 1281+	DS LGF	OF R1, V2ADDR	load v2 source			
00001F3E 00001F44 00001F4A	E761 0000 0806 E310 5014 0014 E771 0000 0806		00000010 00000000 00000014 00000000	1282+ 1283+ 1284+	VL LGF VL		use v22 to test decoder load v3 source use v23 to test decoder			
00001F50 00001F56 00001F5C	E766 7000 3EF7 E760 5028 080E 07FB		00001F20	1285+ 1286+ 1287+	VS VST BR	V22, V22, V23, 3 V22, V1025 R11	test instruction (dest save v1 output return	is a sourc	ce)	
00001F60 00001F60 00001F60	FEFDFCFB FAF9F8F7			1288+RE25 1289+ 1290	DC DROP DC	R5	xl16 expected result 8F7 F7F7F7F7F7F7F808'	result		
00001F68 00001F70 00001F78	F7F7F7F7 F7F7F808 FFFFFFFF FFFFFFFF 01020304 05060708			1291	DC	XL16' FFFFFFFFFFF	FFF 0102030405060708'	v2		
00001F80 00001F88	01020304 05060708 090A0B0C 0D0E0F00			1292 1293	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	v3		
00001F90 00001F90		00001F90		1294 1295+ 1296+	VRR_C DS USING	OFD	base for test data and	test routir	ıe	
00001F90 00001F94 00001F96	00001FD0 001A 00			1297+T26 1298+ 1299+	DC DC DC		address of test routine test number		-5	
00001F97 00001F98 00001FA0	03 E5E24040 40404040 00002008			1300+ 1301+ 1302+	DC DC DC	HL1' 3'	m4 instruction name address of v2 source			
00001FA4 00001FA8 00001FAC	00002018 00000010 00001FF8			1303+ 1304+ 1305+REA26	DC DC DC	A(RE26+32)	address of v3 source result length result address			
00001FB0 00001FB8 00001FC0	00000000 00000000 00000000 00000000 000000			1306+ 1307+V1026	DS DS	FD	gap V1 output			

			17- AddSub					03 Apr 2025	15: 39: 11 Page	•
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI					
00020C0	00000100		000020C0		1357+	USING		base for test data and t	test routine	
00020C0 00020C4	00002100 001C				1358+T28 1359+	DC DC	A(X28) H' 28'	address of test routine test number		
00020C4 00020C6	0010				1360+	DC DC	X' 00'	test number		
00020C7	04				1361+	DC	HL1' 4'	m4		
00020C8	E5E24040	40404040			1362+	DC	CL8' VS'	instruction name		
00020D0	00002138				1363+	DC	A(RE28+16)	address of v2 source		
00020D4	00002148				1364+	DC	A(RE28+32)	address of v3 source		
00020D8	00000010				1365+	DC	A(16)	result length		
0020DC	00002128	0000000			1366+REA28	DC	A(RE28)	result address		
0020E0	00000000				1367+ 1368+V1028	DS DS	FD XL16	gap V1 output		
0020E8 0020F0	00000000				1300+11020	אמ	ALIO	vi output		
0020F8	00000000				1369+	DS	FD	gap		
002010	0000000	0000000			1370+*	DO	12	8 _n b		
002100					1371+X28	DS	OF			
002100	E310 5010	0014		0000010	1372+	LGF	R1, V2ADDR	load v2 source		
002106	E761 0000			00000000	1373+	VL	v22, 0(R1)	use v22 to test decoder		
00210C	E310 5014			00000014	1374+	LGF	R1, V3ADDR	load v3 source		
002112	E771 0000			0000000	1375+	VL	v23, 0(R1)	use v23 to test decoder		
002118	E766 7000			000000000	1376+	VS	V22, V22, V23, 4	test instruction (dest	is a source)	
00211E	E760 5028	USUE		000020E8	1377+ 1378+	VST	V22, V1028	save v1 output		
002124 002128	07FB				1379+RE28	BR DC	R11 0F	return xl16 expected result		
002128					1379+RE28 1380+	DROP	R5	xi io expected resurt		
002128	C1E547F1	479F6DB9			1381	DC		DB9 EE80435D2CCEA68C'	resul t	
002130	EE80435D				1001	20	ALIO CILOTTITOTO		1 CSui C	
002138	3A6F0F67				1382	DC	XL16' 3A6F0F677D7C5	F4B 17669C374BC86A57'	v2	
002140	17669C37									
002148	7889C776				1383	DC	XL16' 7889C77635DCI	7191 28E658DA1EF9C3CB'	v3	
002150	28E658DA	1EF9C3CB			4004					
					1384	VDD C	VC A			
002158					1385 1386+	VRR_C DS	vS, 4 0FD			
002158			00002158		1387+	USI NG		base for test data and t	tast routina	
002158	00002198		00002130		1388+T29	DC	A(X29)	address of test routine	test ToutThe	
00215C	001D				1389+	DC	H' 29'	test number		
00215E	00				1390+	DC	X' 00'	0000		
00215F	04				1391+	DC	HL1' 4'	m4		
002160	E5E24040	40404040			1392+	DC	CL8' VS'	instruction name		
002168	000021D0				1393+	DC	A(RE29+16)	address of v2 source		
00216C	000021E0				1394+	DC	A(RE29+32)	address of v3 source		
002170	00000010 000021C0				1395+ 1396+REA29	DC DC	A(16) A(RE29)	result length		
002174 002178	00002100	0000000			1390+KEA29 1397+	DC DS		result address		
002178	00000000				1398+V1029	DS DS	XL16	gap V1 output		
002188	00000000				1000111020	20	1210	VI oucpue		
002190	00000000				1399+	DS	FD	gap		
000100					1400+*	DC	OF			
002198	E210 E010	0014		00000010	1401+X29	DS	OF	lood v9 source		
002198 00219E	E310 5010 E761 0000			00000010 00000000	1402+ 1403+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
00219E 0021A4	E310 5014			0000000	1403+ 1404+	VL LGF	R1, V3ADDR	load v3 source		
0021AA	E771 0000			00000014	1405+	VL	v23, 0(R1)	use v23 to test decoder		
	E766 7000			300000	1406+	VS	V23, V(R1) V22, V22, V23, 4	test instruction (dest	is a source)	
0021B0	E/OU /OUU					VST	V22, V1029	save v1 output	/	

ISMA Ver.	0. 7. 0 zvector- e7-1	17- AddSub					03 Apr 2025	15: 39: 11 Pag	e 3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002298	00002300			1457+	DC	A(RE31+16)	address of v2 source		
0000229C	00002310			1458+	DC	A(RE31+32)	address of v3 source		
00022A0	0000010			1459+	DC	A(16)	result length		
00022A4	000022F0			1460+REA31	DC	A(RE31)	result address		
00022A8	0000000 00000000			1461+	DS				
						VI 10	gap V1 output		
00022B0 00022B8	00000000 00000000 00000000 00000000			1462+V1031	DS	XL16	vi output		
00022B8	0000000 0000000			1463+	DS	FD	gap		
0002200	00000000 00000000			1464+*	DO	10	8 ^u P		
000022C8				1465+X31	DS	0F			
00022C8	E310 5010 0014		00000010	1466+	LGF	R1, V2ADDR	load v2 source		
00022CE	E761 0000 0806		00000000	1467+	VL	v22, 0(R1)	use v22 to test decoder		
00022D4	E310 5014 0014		00000014	1468+	LGF	R1, V3ADDR	load v3 source		
00022DA	E771 0000 0806		00000000	1469+	VL	v23, 0(R1)	use v23 to test decoder		
00022E0	E766 7000 0EF5			1470+	VSCBI	V22, V22, V23, 0	test instruction (dest	is a source)	
00022E6	E760 5028 080E		000022B0	1471+	VST	V22, V1031	save v1 output		
00022EC	07FB			1472+	BR	R11	return		
00022F0				1473+RE31	DC	0F	xl 16 expected result		
00022F0				1474+	DROP	R5	in 10 empered result		
00022F0	01010101 01010101			1475	DC		0101 0000000000000001'	resul t	
00022F8	00000000 00000001			1473	ьс	ALIO OIOIOIOIOIO	7101 0000000000000001	Tesuit	
				1.470	DC	VI 10! EEEEEEEEEE	EEEE 01000001050007001	0	
0002300	FFFFFFF FFFFFFF			1476	DC	XL16 FFFFFFFFFF	FFF 0102030405060708'	v2	
0002308	01020304 05060708							_	
0002310 0002318	01020304 05060708 090A0B0C 0D0E0F00			1477	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	v3	
0002010	OSONOBOC OBOLOTOO			1478					
				1479	VRR C	VSCBI, 0			
0002320				1480+	DS _	OFD			
0002320		00002320		1481+	USING		base for test data and t	test routine	
0002320	00002360	0000000		1482+T32	DC	A(X32)	address of test routine	eese rouerne	
0002324	0020			1483+	DC	H' 32'	test number		
				1484+		X' 00'	test number		
0002326	00				DC		_		
0002327	00			1485+	DC	HL1'0'	m4		
0002328	E5E2C3C2 C9404040			1486+	DC	CL8' VSCBI '	instruction name		
0002330	00002398			1487+	DC	A(RE32+16)	address of v2 source		
0002334	000023A8			1488+	DC	A(RE32+32)	address of v3 source		
0002338	0000010			1489+	DC	A(16)	result length		
000233C	00002388			1490+REA32	DC	A(RE32)	result address		
0002340	00000000 00000000			1491+	DS	FD	gap		
0002348	0000000 00000000			1492+V1032	DS	XL16	V1 output		
0002350	0000000 00000000			1102.11002	20	1210	11 ouepue		
0002358	0000000 00000000			1493+	DS	FD	gan		
0002000				1494+*	טע	1.0	gap		
				14047					
በበበያያደበ					DC	0E			
	F210 5010 0014		0000010	1495+X32	DS	OF	lood v9 source		
0002360	E310 5010 0014		00000010	1495+X32 1496+	LGF	R1, V2ADDR	load v2 source		
0002360 0002366	E761 0000 0806		00000000	1495+X32 1496+ 1497+	LGF VL	R1, V2ADDR v22, O(R1)	use v22 to test decoder		
0002360 0002366 000236C	E761 0000 0806 E310 5014 0014		$00000000 \\ 00000014$	1495+X32 1496+ 1497+ 1498+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
0002360 0002366 000236C 0002372	E761 0000 0806 E310 5014 0014 E771 0000 0806		00000000	1495+X32 1496+ 1497+ 1498+ 1499+	LGF VL LGF VL	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	use v22 to test decoder load v3 source use v23 to test decoder		
0002360 0002366 000236C 0002372 0002378	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EF5		0000000 0000014 0000000	1495+X32 1496+ 1497+ 1498+ 1499+ 1500+	LGF VL LGF VL VSCBI	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, O	use v22 to test decoder load v3 source	is a source)	
0002360 0002366 000236C 0002372 0002378	E761 0000 0806 E310 5014 0014 E771 0000 0806		$00000000 \\ 00000014$	1495+X32 1496+ 1497+ 1498+ 1499+	LGF VL LGF VL	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest	is a source)	
0002360 0002366 000236C 0002372 0002378	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EF5 E760 5028 080E		0000000 0000014 0000000	1495+X32 1496+ 1497+ 1498+ 1499+ 1500+	LGF VL LGF VL VSCBI VST	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, O V22, V1032	use v22 to test decoder load v3 source use v23 to test decoder	is a source)	
0002360 0002366 000236C 0002372 0002378 000237E	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EF5		0000000 0000014 0000000	1495+X32 1496+ 1497+ 1498+ 1499+ 1500+ 1501+ 1502+	LGF VL LGF VL VSCBI VST BR	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, O V22, V1032 R11	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return	is a source)	
0002360 0002366 000236C 0002372 0002378 000237E 0002384 0002388	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EF5 E760 5028 080E		0000000 0000014 0000000	1495+X32 1496+ 1497+ 1498+ 1499+ 1500+ 1501+ 1502+ 1503+RE32	LGF VL LGF VL VSCBI VST BR DC	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, O V22, V1032 R11 OF	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output	is a source)	
0002360 0002366 000236C 0002372 0002378 000237E 0002384 0002388 0002388	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EF5 E760 5028 080E 07FB		0000000 0000014 0000000	1495+X32 1496+ 1497+ 1498+ 1499+ 1500+ 1501+ 1502+ 1503+RE32 1504+	LGF VL LGF VL VSCBI VST BR DC DROP	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, O V22, V1032 R11 OF R5	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return x116 expected result		
00002360 00002366 0000236C 00002372 00002378 0000237E 00002384 00002388	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EF5 E760 5028 080E 07FB		0000000 0000014 0000000	1495+X32 1496+ 1497+ 1498+ 1499+ 1500+ 1501+ 1502+ 1503+RE32	LGF VL LGF VL VSCBI VST BR DC	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, O V22, V1032 R11 OF R5	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return	is a source) result	
0002360 0002366 000236C 0002372 0002378 000237E 0002384 0002388	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 0EF5 E760 5028 080E 07FB		0000000 0000014 0000000	1495+X32 1496+ 1497+ 1498+ 1499+ 1500+ 1501+ 1502+ 1503+RE32 1504+	LGF VL LGF VL VSCBI VST BR DC DROP	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, O V22, V1032 R11 OF R5 XL16' 010101010101010	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return x116 expected result		

ASMA Ver.	0. 7. 0 zvector-e7-1	7- AddSub					03 Apr 2025	15: 39: 11	Page	35
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
000023A0 000023A8	090A0B0C 0D0E0F00 01020304 05060708			1507	DC	XL16' 0102030405060)708 FFFFFFFFFFFFF'	v 3		
000023В0	FFFFFFFF FFFFFFFF			1508 1509	VRR C	VSCBI, O				
000023B8		000000000		1510+	DS	OFD	1 6 4 1 1			
000023B8 000023B8	000023F8	000023B8		1511+ 1512+T33	USI NG DC	*, k5 A(X33)	base for test data and address of test routine	test routin	ie	
000023BC 000023BE	0021 00			1513+ 1514+	DC DC	H'33' X'00'	test number			
000023BF	00			1515+	DC	HL1' 0'	m4			
000023C0 000023C8 000023CC	E5E2C3C2 C9404040 00002430 00002440			1516+ 1517+ 1518+	DC DC	CL8' VSCBI ' A(RE33+16)	address of v2 source			
000023D0	0000010			1519+	DC DC	A(RE33+32) A(16)	address of v3 source result length			
000023D4 000023D8	00002420 00000000 00000000			1520+REA33 1521+	DC DS	A(RE33) FD	result address			
000023E0 000023E8	0000000 0000000 0000000 00000000			1522+V1033	DS	XL16	gap V1 output			
000023F0	0000000 00000000			1523+ 1524+*	DS	FD	gap			
000023F8				1525+X33	DS	OF				
000023F8 000023FE	E310 5010 0014 E761 0000 0806		00000010 00000000	1526+ 1527+	LGF VL	R1, V2ADDR	load v2 source use v22 to test decoder			
000023FE	E310 5014 0014		0000000	1527+ 1528+	LGF	v22, 0(R1) R1, V3ADDR	load v3 source			
0000240A 00002410	E771 0000 0806 E766 7000 0EF5		0000000	1529+ 1530+	VL VSCRI	v23, 0(R1) V22, V22, V23, 0	use v23 to test decoder test instruction (dest	is a source	20)	
00002410 00002416 0000241C	E760 5028 080E 07FB		000023E0	1531+ 1532+	VST BR	V22, V1033 R11	save v1 output	is a source	<i>.</i> e <i>)</i>	
00002420 00002420				1533+RE33 1534+	DC DROP	OF R5	xl16 expected result			
00002420	01010001 01010100			1535	DC		0100 0000010000000000'	result		
$00002428 \\ 00002430 \\ 00002438$	00000100 00000000 FEFD01FB FAF9F807 090AFB0C 0D0E0F00			1536	DC	XL16' FEFD01FBFAF9I	F807 090AFB0C0D0E0F00'	v2		
00002440	01020304 05060708 FEFDF0FB FAF9F8F7			1537	DC	XL16' 0102030405060	0708 FEFDF0FBFAF9F8F7'	v3		
0000£440	TELUTURD PARTICE!			1538	_					
00002450				1539 *Halfword 1540 1541+		VSCBI, 1 OFD				
00002450	00000400	00002450		1542+	USING	*, R5	base for test data and		ıe	
00002450 00002454	00002490 0022			1543+T34 1544+	DC DC	A(X34) H' 34'	address of test routine test number			
00002456	00			1545+	DC	X' 00'				
00002457 00002458	01 E5E2C3C2 C9404040			1546+ 1547+	DC DC	HL1' 1' CL8' VSCBI'	m4 instruction name			
00002460 00002464	000024C8 000024D8			1548+ 1549+	DC DC	A(RE34+16) A(RE34+32)	address of v2 source address of v3 source			
00002468	0000010			1550+	DC	A(16)	result length			
0000246C 00002470	000024B8 00000000 00000000			1551+REA34 1552+	DC DS	A(RE34) FD	result address			
00002478	0000000 00000000			1552+ 1553+V1034	DS DS	XL16	gap V1 output			
00002480 00002488	00000000 00000000			1554+ 1555+*	DS	FD	gap			

DC

H' 36'

test number

1604 +

00002584

ASMA Ver	0. 7. 0 zvector- e7- 1	17- AddSub					03 Apr 2025	15: 39: 11 P	age	37
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00002586	00			1605+	DC	X' 00'				
00002587	01			1606+	DC	HL1' 1'	m4			
00002588	E5E2C3C2 C9404040			1607+	DC	CL8' VSCBI'	instruction name			
00002590	000025F8			1608+	DC	A(RE36+16)	address of v2 source			
00002594				1609+	DC DC	A(RE36+32)	address of v3 source			
00002598	00002008			1610+	DC					
						A(16)	result length			
0000259C	000025E8			1611+REA36	DC	A(RE36)	result address			
000025A0	00000000 00000000			1612+	DS	FD	gap			
000025A8	$00000000 \ 00000000$			1613+V1036	DS	XL16	V1 output			
000025B0				1014	DC	ED	_			
000025B8	0000000 00000000			1614+	DS	FD	gap			
00000500				1615+*	DC	OF.				
000025C0	F040 7040 0044		00000010	1616+X36	DS	OF	1 1 0			
000025C0			00000010	1617+	LGF	R1, V2ADDR	load v2 source			
000025C6	E761 0000 0806		00000000	1618+	VL	v22, O(R1)	use v22 to test decoder			
000025CC	E310 5014 0014		00000014	1619+	LGF	R1, V3ADDR	load v3 source			
000025D2	E771 0000 0806		00000000	1620+	VL	v23, 0(R1)	use v23 to test decoder			
000025D8	E766 7000 1EF5			1621+	VSCBI	V22, V22, V23, 1	test instruction (dest	is a source	e)	
000025DE	E760 5028 080E		000025A8	1622+	VST	V22, V1036	save v1 output			
000025E4	07FB			1623+	BR	R11	return			
000025E8				1624+RE36	DC	0F	xl16 expected result			
000025E8				1625+	DROP	R5				
000025E8	00010001 00000001			1626	DC	XL16' 000100010000	0001 00010000000000000'	resul t		
000025F0	00010000 00000000									
000025F8	FEFDFCOB OAF9F8F7			1627	DC	XL16' FEFDFC0B0AF9	F8F7 B90A0B0C0D0E0F00'	v2		
00002600	B90A0B0C OD0E0F00									
00002608	010203B4 B5060708			1628	DC	XL16' 010203B4B506	0708 OEFDFCFBFAF9F8F7'	$\mathbf{v3}$		
00002610	OEFDFCFB FAF9F8F7									
				1629						
				1630 *Word						
				1631		VSCBI, 2				
00002618				1632+	DS	OFD				
00002618		00002618		1633+	USING		base for test data and t	test routine		
00002618				1634+T37	DC	A(X37)	address of test routine			
0000261C	0025			1635+	DC	Н' 37'	test number			
0000261E				1636+	DC	X' 00'				
0000261F	02			1637+	DC	HL1' 2'	m4			
00002620				1638+	DC	CL8' VSCBI'	instruction name			
00002628	00002690			1639+	DC	A(RE37+16)	address of v2 source			
0000262C				1640+	DC	A(RE37+32)	address of v3 source			
00002630				1641+	DC	A(16)	result length			
00002634				1642+REA37	DC	A(RE37)	result address			
00002638				1643+	DS	FD	gap			
00002640				1644+V1037	DS	XL16	gap V1 output			
00002648										
00002650	00000000 00000000			1645+	DS	FD	gap			
				1646+*						
00002658				1647+X37	DS	0F				
00002658			00000010	1648+	LGF	R1, V2ADDR	load v2 source			
0000265E			00000000		VL	v22, 0(R1)	use v22 to test decoder			
00002664			00000014	1650+	LGF	R1, V3ADDR	load v3 source			
0000266A			00000000	1651+	VL	v23, 0(R1)	use v23 to test decoder	_		
00002670				1652+		V22, V22, V23, 2	test instruction (dest	is a source)	
00002676			00002640	1653+	VST	V22, V1037	save v1 output			
0000267C	07FB			1654+	BR	R11	return			
00002680				1655+RE37	DC	OF	xl16 expected result			

A	ASMA Ver.	0. 7. 0 zvector-e7-1	7- AddSub					03 Apr 2025	15: 39: 11	Page	38
	LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
(00002680	00000001 00000001			1656+ 1657		R5 XL16' 0000000100000	0001 00000000000000000'	result		
(00002688 00002690 00002698	00000000 00000000 FFFFFFF FFFFFFF 01020304 05060708			1658	DC	XL16' FFFFFFFFFFF	FFFF 0102030405060708'	v2		
(00002038 000026A0 000026A8	01020304 05060708 01020304 05060708 090A0B0C 0D0E0F00			1659	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	v3		
(000026B0 000026B0 000026B0 000026B4	000026F0 0026	000026B0		1660 1661 1662+ 1663+ 1664+T38 1665+	VRR_C DS USING DC DC	VSCBI, 2 OFD *, R5 A(X38) H' 38'	base for test data and taddress of test routine test number	test routir	ıe	
(00026B6 000026B7 000026B8 000026C0	00 00 02 E5E2C3C2 C9404040 00002728			1666+ 1667+ 1668+ 1669+		X' 00' HL1' 2' CL8' VSCBI' A(RE38+16)	m4 instruction name address of v2 source			
(000026C4 000026C8 000026CC 000026D0	00002738 00000010 00002718 00000000 00000000			1670+ 1671+ 1672+REA38 1673+	DC DC DC DC	A(RE38+32) A(16) A(RE38) FD	address of v3 source result length result address			
(000026D8 000026E0 000026E8	00000000 00000000 00000000 00000000 000000			1674+V1038 1675+ 1676+*	DS DS	XL16 FD	gap V1 output gap			
(000026F0 000026F0 000026F6 000026FC	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	1677+X38 1678+ 1679+ 1680+	VL LGF	OF R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source			
(00002702 00002708 0000270E 00002714	E771 0000 0806 E766 7000 2EF5 E760 5028 080E 07FB		00000000 000026D8	1681+ 1682+ 1683+ 1684+	VL VSCBI VST BR	v23, 0(R1) V22, V22, V23, 2 V22, V1038 R11	use v23 to test decoder test instruction (dest save v1 output return	is a sourc	e)	
(00002718 00002718 00002718	0000001 0000001			1685+RE38 1686+		OF R5	xl16 expected result	ma aul t		
(00002720 00002728	00000001 00000001 00000000 00000001 91020304 05060708			1687 1688			0708 090A0B0CAD0E0F00'	result v2		
(00002730 00002738 00002740	090A0B0C AD0E0F00 01020304 05060708 FFFFFFF OFFFFFF			1689	DC	XL16' 0102030405060	0708 FFFFFFFF0FFFFFF	v 3		
(00002748				1690 1691 1692+	VRR_C DS	VSCBI, 2 OFD				
(00002748 00002748 0000274C	00002788 0027	00002748		1693+ 1694+T39 1695+	USING DC DC	*, R5 A(X39) H' 39'	base for test data and taddress of test routine test number		ıe	
(0000274E 0000274F 00002750 00002758	00 02 E5E2C3C2 C9404040 000027C0			1696+ 1697+ 1698+ 1699+	DC DC DC DC	X' 00' HL1' 2' CL8' VSCBI ' A(RE39+16)	m4 instruction name address of v2 source			
(00002758 0000275C 00002760 00002764 00002768	000027C0 000027D0 00000010 000027B0 00000000 00000000			1700+ 1701+ 1702+REA39 1703+	DC DC DC DC	A(RE39+16) A(RE39+32) A(16) A(RE39) FD	address of v3 source result length result address			
	00002708	0000000 0000000			1704+V1039	DS DS	XL16	gap V1 output			

ASMA Ver.	0. 7. 0 zvector- e7- 1	7- AddSub					03 Apr 2025	15: 39: 11 Page	39
TOG	OD IFOT CODE	ADDD4	ADDDO	CTLAT			•	o o	
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
00002778	00000000 00000000								
00002780	00000000 00000000			1705+	DS	FD	gap		
00009700				1706+* 1707+X39	DC	OE			
00002788 00002788	E310 5010 0014		00000010	1707+X39 1708+	DS LGF	OF R1, V2ADDR	load v2 source		
0000278E	E761 0000 0806		00000000	1709+	VL	v22, 0(R1)	use v22 to test decoder		
00002794	E310 5014 0014		0000014	1710+	LGF	R1, V3ADDR	load v3 source		
0000279A	E771 0000 0806		0000000	1711+	VL	v23, 0(R1)	use v23 to test decoder		
000027A0 000027A6	E766 7000 2EF5 E760 5028 080E		00002770	1712+ 1713+	VSCB1 VST	V22, V22, V23, 2 V22, V1039	test instruction (dest save v1 output	is a source)	
000027AC	07FB		00002770	1713+ 1714+	BR	R11	return		
000027B0				1715+RE39	DC	0F	xl16 expected result		
000027B0				1716+	DROP	R5	-	•	
000027B0	00000001 00000000 0000000 00000001			1717	DC	XL16' 0000000100000	0000 0000000000000001'	result	
000027B8 000027C0	FEFDFCFB 00F9F8F7			1718	DC	XL16' FEFDFCFR00F91	F8F7 090A0B0CFD0E0F00'	$\mathbf{v2}$	
000027C8	O9OAOBOC FDOEOFOO							.~	
000027D0	01020304 05060708			1719	DC	XL16' 0102030405060	0708 FEFDFCFBFAF9F8F7'	v3	
000027D8	FEFDFCFB FAF9F8F7			1790					
				1720 1721 *Doublew	ord				
				1721 Boublew		VSCBI, 3			
000027E0				1723+	DS	OFD			
000027E0	0000000	000027E0		1724+	USING		base for test data and		
000027E0 000027E4	00002820 0028			1725+T40 1726+	DC DC	A(X40) H' 40'	address of test routine test number		
000027E4	00			1727+	DC	X' 00'	cese number		
000027E7	03			1728+	DC	HL1' 3'	m4		
000027E8	E5E2C3C2 C9404040			1729+	DC	CL8' VSCBI'	instruction name		
000027F0 000027F4	00002858 00002868			1730+ 1731+	DC DC	A(RE40+16) A(RE40+32)	address of v2 source address of v3 source		
000027F8	00000010			1732+	DC	A(16)	result length		
000027FC	00002848			1733+REA40	DC	A(RE40)	result address		
00002800	00000000 00000000			1734+	DS	FD	gap V1 output		
$00002808 \\ 00002810$	00000000 00000000 0000000 00000000			1735+V1040	DS	XL16	vi output		
00002818	0000000 0000000			1736+	DS	FD	gap		
				1737+*			8-T		
00002820	E010 5010 0014		00000010	1738+X40	DS	OF	1 10		
00002820 00002826	E310 5010 0014 E761 0000 0806		00000010 00000000	1739+ 1740+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
0000282C	E310 5014 0014		00000000	1741+	LGF	R1, V3ADDR	load v3 source		
00002832	E771 0000 0806		00000000	1742+	VL	v23, 0(R1)	use v23 to test decoder		
00002838	E766 7000 3EF5		0000000	1743+		V22, V22, V23, 3	test instruction (dest	is a source)	
0000283E 00002844	E760 5028 080E 07FB		00002808	1744+ 1745+	VST BR	V22, V1040 R11	save v1 output return		
00002844	OILD			1745+ 1746+RE40	DC DC	OF	xl16 expected result		
00002848				1747+	DROP	R5	•	_	
00002848	00000000 00000001			1748	DC	XL16' 00000000000000	0001 00000000000000000	result	
00002850 00002858	00000000 00000000 FFFFFFF FFFFFFF			1749	DC	XI.16' FFFFFFFFFFFFF	FFFF 0102030405060708'	v2	
00002838	01020304 05060708			1/10	DC	ALIU ITTTTTTTTTT	111 0102030403000700	∀ <i>ω</i>	
00002868	01020304 05060708			1750	DC	XL16' 010203040506	0708 090A0B0C0D0E0F00'	v3	
00002870	O9OAOBOC ODOEOFOO			1751					
				1751 1752	VRR C	VSCBI, 3			
				1100	VIII_C	IDODI, U			

VSCBI V22, V22, V23, 3

test instruction (dest is a source)

1803 +

00002968

E766 7000 3EF5

LOC	OBJECT	CODE	ADDR1	ADDR2	STM						
00296E 002974	E760 5028 07FB	080E		00002938	1804+ 1805+	VST BR		save v1 output return			
002978 002978					1806+RE42 1807+	DC DROP	R 5	xl16 expected result			
002978 002980	00000000				1808	DC	XL16' 00000000000000	000 000000000000001'	resul t		
02988 02980 02990	OOFDFCFB DOORDOO	FAF9F8F7			1809	DC	XL16' 00FDFCFBFAF9F	78F7 090A0B0C0D0E0F00'	v2		
02998 029A0	01020304 00FDFCFB	05060708			1810	DC	XL16' 0102030405060	708 00FDFCFBFAF9F8F7'	v 3		
					1811 1812 *Quadword	4					
029A8					1813 1814+		VSCBI, 4 OFD				
029A8 029A8	000029E8		000029A8		1815+ 1816+T43	USI NG DC	*, R5 A(X43)	base for test data and taddress of test routine	test routin	ı e	
029AC 029AE 029AF	002B 00 04				1817+ 1818+ 1819+	DC DC DC	X' 00'	test number m4			
029B0 029B8	E5E2C3C2 (00002A20	C9404040			1820+ 1821+	DC DC	CL8' VSCBI '	instruction name address of v2 source			
029BC 029C0	00002A30 00000010				1822+ 1823+	DC DC	A(RE43+32)	address of v3 source result length			
029C4 029C8 029D0	00002A10 00000000 00000000				1824+REA43 1825+ 1826+V1043	DC DS DS	A(RE43)	result address gap V1 output			
029D8 029E0	00000000	0000000			1827+	DS		gap			
029E8					1828+* 1829+X43	DS	0F				
029E8	E310 5010			00000010	1830+	LGF	R1, V2ADDR	load v2 source			
029EE 029F4	E761 0000 E310 5014			00000000 0000014	1831+ 1832+	VL LGF	v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
	E771 0000			00000014		VL		use v23 to test decoder			
02A00	E766 7000	4EF5			1834+	VSCBI	V22, V22, V23, 4	test instruction (dest	is a source	: e)	
02A06 02A0C 02A10	E760 5028 07FB	080E		000029D0	1835+ 1836+ 1837+RE43	VST BR DC		save v1 output return xl16 expected result			
02A10 02A10 02A10	00000000	0000000			1838+ 1839	DROP DC	R5	000 0000000000000001'	resul t		
02A18 02A20	0000000 FFFFFFF	FFFFFFF			1840	DC	XL16' FFFFFFFFFFF	TFFF 0102030405060708'	v2		
02A30	01020304 01020304	05060708			1841	DC	XL16' 0102030405060	708 090A0B0C0D0E0F00'	v 3		
02A38	090A0B0C (UDUEUFUU			1842 1843	VRR C	VSCBI, 4				
02A40					1844+	DS _	OFD				
02A40 02A40	00002A80		00002A40		1845+ 1846+T44	USI NG DC		base for test data and taddress of test routine	test routin	e	
02A44	00002A80				1847+	DC		test number			
02A46	00				1848+	DC	X' 00'				
02A47	04 E5E2C3C2	CQ404040			1849+ 1850+	DC DC		m4 instruction name			
002A48					TOUT	DC.	OTO ADODI	THECH UCCION HAND			

ASMA Ver.	0. 7. 0 zvector-e7-1	7- AddSub					03 Apr 2025	15: 39: 11 Page	42
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00002A58 00002A5C	00000010 00002AA8			1853+ 1854+REA44	DC DC	A(16) A(RE44)	result length result address		
00002A60 00002A68 00002A70	00000000 00000000 00000000 00000000 000000			1855+ 1856+V1044	DS DS	FD XL16	gap V1 output		
00002A78	0000000 0000000			1857+ 1858+*	DS	FD	gap		
00002A80 00002A80	E310 5010 0014		00000010	1859+X44 1860+	DS LGF	OF R1, V2ADDR	load v2 source		
00002A86 00002A8C	E761 0000 0806 E310 5014 0014		000000000000000000000000000000000000	1861+ 1862+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
00002A92 00002A98 00002A9E	E771 0000 0806 E766 7000 4EF5 E760 5028 080E		00000000 00002A68	1863+ 1864+ 1865+	VL VSCBI VST	v23, 0(R1) V22, V22, V23, 4 V22, V1044	use v23 to test decoder test instruction (dest save v1 output	is a source)	
00002AA4 00002AA8	07FB		00002A00	1866+ 1867+RE44	BR DC	R11 0F	return xl16 expected result		
00002AA8 00002AA8	0000000 00000000			1868+ 1869	DROP DC	R5 XL16' 00000000000000	0000 0000000000000001'	result	
00002AB0 00002AB8	00000000 00000001 01020304 05060708			1870	DC	XL16' 010203040506	0708 090A0B0C0D0E0F00'	v2	
00002AC0 00002AC8 00002AD0	090A0B0C 0D0E0F00 01020304 05060708 00FFFFFF FFFFFFF			1871	DC	XL16' 010203040506	0708 00FFFFFFFFFFFF	v3	
00002AD8				1872 1873 1874+	VRR_C DS	VSCBI, 4 OFD			
00002AD8 00002AD8 00002ADC	00002B18 002D	00002AD8		1875+ 1876+T45 1877+	USI NG DC DC		base for test data and address of test routine test number	test routine	
00002ADE 00002ADF	00 04			1878+ 1879+	DC DC	X' 00' HL1' 4'	m4		
00002AE0 00002AE8 00002AEC	E5E2C3C2 C9404040 00002B50 00002B60			1880+ 1881+ 1882+	DC DC DC	CL8' VSCBI' A(RE45+16) A(RE45+32)	address of v2 source address of v3 source		
00002AEC 00002AF0 00002AF4	00002B00 00000010 00002B40			1883+ 1884+REA45	DC DC	A(16) A(RE45)	result length result address		
00002AF8 00002B00	00000000 00000000 00000000 00000000			1885+ 1886+V1045	DS DS	FD XL16	gap V1 output		
00002B08 00002B10	00000000 00000000 00000000 00000000			1887+ 1888+*	DS	FD	gap		
00002B18 00002B18 00002B1E	E310 5010 0014 E761 0000 0806		00000010 00000000	1889+X45 1890+ 1891+	DS LGF VL	OF R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
00002B24 00002B2A	E310 5014 0014 E771 0000 0806		0000000 00000014 00000000	1892+ 1893+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder		
00002B30 00002B36 00002B3C	E766 7000 4EF5 E760 5028 080E 07FB		00002В00	1894+ 1895+ 1896+	VST BR	V22, V22, V23, 4 V22, V1045 R11	test instruction (dest save v1 output return	is a source)	
00002B40 00002B40 00002B40	0000000 00000000			1897+RE45 1898+ 1899	DC DROP DC	OF R5 XL16' 00000000000000	xl16 expected result 0000 00000000000000000'	result	
00002B48 00002B50	0000000 00000000 00FDFCFB FAF9F8F7			1900	DC	XL16' 00FDFCFBFAF9	F8F7 090A0B0C0D0E0F00'	v2	
00002B58 00002B60	090A0B0C 0D0E0F00 01020304 05060708			1901	DC		0708 OOFDFCFBFAF9F8F7'	v3	

ASMA Ver.	0. 7. 0 zvector-e7-1	7- AddSub					03 Apr 2025 15: 39: 11 Page 4	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
00002B68	OOFDFCFB FAF9F8F7							
				1902 1903				
				1904 *				
				1905 * VACC 1906 *	- Ve	ector Add Compute (Carry	
				1907 *Byte	LIDD C	WAGG O		
00002B70				1908 1909+	VRR_C DS	VACC, 0 OFD		
00002B70 00002B70	00002BB0	00002B70		1910+ 1911+T46	USI NG DC	*, R5 A(X46)	base for test data and test routine address of test routine	
00002B74	002E			1912+	DC	H' 46'	test number	
00002B76 00002B77	00 00			1913+ 1914+	DC DC	X' 00' HL1' 0'	m4	
00002B78	E5C1C3C3 40404040			1915+	DC	CL8' VACC'	instruction name	
00002B80 00002B84	00002BE8 00002BF8			1916+ 1917+	DC DC	A(RE46+16) A(RE46+32)	address of v2 source address of v3 source	
00002B88 00002B8C	00000010 00002BD8			1918+ 1919+REA46	DC DC	A(16) A(RE46)	result length result address	
00002B90	0000000 00000000			1920+	DS		gap V1 output	
00002B98 00002BA0	$\begin{array}{cccc} 00000000 & 00000000 \\ 00000000 & 00000000$			1921+V1046	DS	XL16	V1 output	
00002BA8	00000000 00000000			1922+ 1923+*	DS	FD	gap	
00002BB0				1924+X46	DS	0F		
00002BB0 00002BB6	E310 5010 0014 E761 0000 0806		00000010 00000000	1925+ 1926+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder	
00002BBC 00002BC2	E310 5014 0014 E771 0000 0806		0000014	1927+ 1928+	LGF	R1, V3ADDR	load v3 source	
00002BC8	E766 7000 0EF1		00000000	1929+	VL VACC	V22, V22, V23, 0	use v23 to test decoder test instruction (dest is a source)	
00002BCE 00002BD4	E760 5028 080E 07FB		00002B98	1930+ 1931+	VST BR	V22, V1046 R11	save v1 output return	
00002BD8	0.12			1932+RE46	DC	0F	xl16 expected result	
00002BD8 00002BD8	01010101 01010101			1933+ 1934	DROP DC	R5 XL16' 010101010101010	0101 0000000000000000000' result	
00002BE0 00002BE8	0000000 00000000 FFFFFFF FFFFFFF			1935	DC	XI.16' FFFFFFFFFFFF	FFFF 0102030405060708' v2	
00002BF0	01020304 05060708							
00002BF8 00002C00	01020304 05060708 090A0B0C 0D0E0F00			1936	DC	AL10 U1UZU3U4U5U6U	0708 090A0B0C0D0E0F00' v3	
				1937 1938	VRR C	VACC, 0		
00002C08		00000000		1939+	DS	OFD	have Constant let	
00002C08 00002C08	00002C48	00002C08		1940+ 1941+T47	USI NG DC	*, R5 A(X47)	base for test data and test routine address of test routine	
00002C0C 00002C0E	002F 00			1942+ 1943+	DC DC	H' 47' X' 00'	test number	
00002C0F	00			1944+	DC	HL1' 0'	m4	
00002C10 00002C18	E5C1C3C3 40404040 00002C80			1945+ 1946+	DC DC	CL8' VACC' A(RE47+16)	instruction name address of v2 source	
00002C1C 00002C20	00002C90 00000010			1947+ 1948+	DC DC	A(RE47+32) A(16)	address of v3 source result length	
00002C24	00002C70			1949+REA47	DC	A(RE47)	result address	
00002C28 00002C30	00000000 00000000 0000000 00000000			1950+ 1951+V1047	DS DS	FD XL16	gap V1 output	
00002C38	00000000 00000000						1	

ASMA Ver.	0. 7. 0 zvector- e7- 1	7- AddSub					03 Apr 2025	15: 39: 11	Page	44
LOC	OD LECT CODE	ADDD1	ADDDO	CUDATE			-		J	
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
	00000000 00000000			1953+*	DS	FD	gap			
00002C48	F040 7040 0044		00000010		DS	OF	1 1 0			
00002C48	E310 5010 0014		00000010	1955+	LGF	R1, V2ADDR	load v2 source			
00002C4E 00002C54	E761 0000 0806 E310 5014 0014		00000000 0000014	1956+ 1957+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00002C54	E771 0000 0806		00000014	1958+	VL	v23, 0(R1)	use v23 to test decoder			
00002C60	E766 7000 0EF1		0000000	1959+	VACC	V22, V22, V23, 0	test instruction (dest	is a source	ce)	
00002C66	E760 5028 080E		00002C30	1960+	VST	V22, V1047	save v1 output		,	
00002C6C	07FB			1961+	BR	R11	return			
00002C70					DC	OF	xl16 expected result			
00002C70 00002C70	00000000 00000000			1963+ 1964	DROP DC	R5	0000 0101010101010100'	resul t		
00002C70	01010101 01010100			1904	DC	XL10 00000000000000000000000000000000000	0000 0101010101010100	resurt		
	01020304 05060708			1965	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	v2		
	O9OAOBOC ODOEOFOO							• • • •		
	01020304 05060708			1966	DC	XL16' 0102030405060	0708 FFFFFFFFFFFFFF	v 3		
00002C98	FFFFFFF FFFFFFF			400						
				1967 1968	VDD C	VACC, 0				
00002CA0				1969+	DS DS	OFD				
00002CA0		00002CA0		1970+	USING		base for test data and	test routir	ie.	
00002CA0	00002CE0	000020110		1971+T48	DC	A(X48)	address of test routine	cose rouerr		
00002CA4	0030			1972+	DC	H' 48'	test number			
00002CA6	00				DC	X' 00'	_			
00002CA7	00			1974+	DC	HL1' 0'	m4			
00002CA8 00002CB0	E5C1C3C3 40404040 00002D18				DC DC	CL8' VACC' A(RE48+16)	instruction name address of v2 source			
00002CB0	00002D18 00002D28				DC DC	A(RE48+32)	address of v2 source			
00002CB8	00000010				DC	A(16)	result length			
00002CBC	00002D08			1979+REA48	DC	A(RE48)	result address			
00002CC0	00000000 00000000				DS	FD	gap V1 output			
00002CC8	0000000 0000000			1981+V1048	DS	XL16	V1 output			
	00000000 00000000 0000000 00000000			1982+	DS	FD	dan			
OOOO2CD8	0000000 0000000			1983+*	טע	T.D	gap			
00002CE0					DS	0F				
00002CE0	E310 5010 0014		0000010	1985+	LGF	R1, V2ADDR	load v2 source			
00002CE6	E761 0000 0806		00000000	1986+	VL	v22, 0(R1)	use v22 to test decoder			
00002CEC 00002CF2	E310 5014 0014		00000014	1987+	LGF VL	R1, V3ADDR	load v3 source			
00002CF2 00002CF8	E771 0000 0806 E766 7000 0EF1		00000000	1988+ 1989+	VACC	v23, 0(R1) V22, V22, V23, 0	use v23 to test decoder test instruction (dest	is a source	·e)	
00002CF8	E760 5028 080E		00002CC8	1985+ 1990+	VACC	V22, V1048	save v1 output	15 a Soul		
00002D04	07FB			1991+	BR	R11	return			
00002D08				1992+RE48	DC	OF	xl16 expected result			
00002D08	0000000 00000101			1993+	DROP	R5	2404 0404040404040			
00002D08	00000000 00000101			1994	DC	XT10, 00000000000000000000000000000000000	0101 0101010101010100'	resul t		
00002D10 00002D18	01010101 01010100 FEFD01FB FAF9F8F7			1995	DC	XI.16' FFFD01FRFAF01	F8F7 090AFB0C0D0E0F00'	v2		
00002D18	090AFB0C OD0E0F00			1000	БС	ALIO ILIDUITUTATU	OI / OUGH DOCUDUEUT OU	▼ ~		
00002D28	01020304 0506B7F8			1996	DC	XL16' 010203040506I	B7F8 FEFDF0FBFAF9F8F7'	v3		
00002D30	FEFDF0FB FAF9F8F7			1007						
				1997 1998 *Halfword						
				1999 Harrword		VACC, 1				
00002D38				2000+	DS DS	OFD OFD				

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

V22, V1050

V22, V22, V23, 1

use v22 to test decoder

use v23 to test decoder

test instruction (dest is a source)

load v3 source

save v1 output

VL

LGF

VL

VST

VACC

LOC

00002E16

00002E1C

00002E22

00002E28

00002E2E

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 1EF1

E760 5028 080E

0000000

00000014

00000000

00002DF8

2047+

2048+

2049+

2050+

2051 +

ASMA Ver.	0. 7. 0 zvector-e7-1	7- AddSub					03 Apr 2025	15: 39: 11	Page	46
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00002E34	07FB			2052+	BR	R11	return			
00002E34	OTTB			2053+RE50	DC		xl16 expected result			
00002E38				2054+	DROP	R5	-			
00002E38	00000000 00000000			2055	DC	XL16' 00000000000000	0000 0001000100010000'	resul t		
00002E40 00002E48	00010001 00010000 01020304 05060708			2056	DC	VI 16' 0102020405060	0708 090A0B0C0D0E0F00'	v2		
00002E48	090A0B0C 0D0E0F00			2030	DC	AL10 0102030403000	7708 USUAUBUCUBULUFUU	٧L		
00002E58	01020304 05060708			2057	DC	XL16' 0102030405060	708 FFFFFFFFFFF00FF'	v3		
00002E60	FFFFFFF FFFF00FF			0070						
				2058 2059	VDD C	VACC, 1				
00002E68				2060+	DS	OFD				
00002E68		00002E68		2061+	USING	*, R 5	base for test data and t	test routir	ie	
00002E68	00002EA8			2062+T51	DC	A(X51)	address of test routine			
00002E6C 00002E6E	0033 00			2063+ 2064+	DC DC	H' 51' X' 00'	test number			
00002E6E	00			2065+	DC DC		m4			
00002E70	E5C1C3C3 40404040			2066+	DC		instruction name			
00002E78	00002EE0			2067+	DC	A(RE51+16)	address of v2 source			
00002E7C	00002EF0			2068+ 2069+	DC		address of v3 source			
00002E80 00002E84	00000010 00002ED0			2009+ 2070+REA51	DC DC	A(16) A(RE51)	result length result address			
00002E88	00000000 00000000			2071+	DS					
00002E90	00000000 00000000			2072+V1051	DS	XL16	gap V1 output			
00002E98	0000000 00000000			0070.	DC	En				
00002EA0	0000000 00000000			2073+ 2074+*	DS	FD	gap			
00002EA8				2075+X51	DS	0F				
00002EA8	E310 5010 0014		0000010	2076+	LGF	R1, V2ADDR	load v2 source			
00002EAE 00002EB4	E761 0000 0806 E310 5014 0014		00000000	2077+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00002EBA	E771 0000 0806		00000014 00000000	2078+ 2079+	VL		use v23 to test decoder			
00002EC0	E766 7000 1EF1			2080+	VACC	V22, V22, V23, 1	test instruction (dest	is a source	ce)	
00002EC6	E760 5028 080E		00002E90	2081+	VST	V22, V1051	save v1 output			
00002ECC 00002ED0	07FB			2082+ 2083+RE51	BR DC		return xl16 expected result			
00002ED0				2084+	DROP	R5	xi io expected resurt			
00002ED0	0000000 00010001			2085	DC		0001 0000000100010001'	resul t		
00002ED8	00000001 00010001			0000	D.C.	W. 4 O. PEEDEGODE 4 FOR	COLOR DOCADO CODO CODO CODO CO			
00002EE0 00002EE8	FEFDFCOB FAF9F8F7 B90A0B0C OD0E0F00			2086	DC	XL16' FEFDFCUBFAF9F	F8F7 B90A0B0C0D0E0F00'	v2		
	010203B4 B506F708			2087	DC	XL16' 010203B4B506H	708 OEFDFCFBFAF9F8F7'	v3		
	OEFDFCFB FAF9F8F7									
				2088						
				2089 *Word 2090	VPR C	VACC, 2				
00002F00				2091+	DS	OFD				
00002F00	00000715	00002F00		2092+	USING	*, R 5	base for test data and t	test routin	ie	
00002F00	00002F40			2093+T52 2094+	DC DC	A(X52) H' 52'	address of test routine			
00002F04 00002F06	0034 00			2094+ 2095+	DC DC	X' 00'	test number			
00002F07	02			2096+	DC	HL1' 2'	m4			
00002F08	E5C1C3C3 40404040			2097+	DC		instruction name			
00002F10 00002F14	00002F78 00002F88			2098+ 2099+	DC DC	A(RE52+16) A(RE52+32)	address of v2 source address of v3 source			
00002F14				2100+	DC DC		result length			
							8			

ASMA Ver.	0. 7. 0 zvector- e7- 1	7- AddSub					03 Apr 2025	15: 39: 11 F	Page	47
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
					D.C.	A (DEFO)				
00002F1C	00002F68			2101+REA52	DC DC	A(RE52)	result address			
00002F20	00000000 00000000			2102+	DS	FD	gap V1 output			
00002F28	$00000000 \ 00000000$			2103+V1052	DS	XL16	VI output			
00002F30	0000000 00000000				~~					
00002F38	0000000 00000000			2104+	DS	FD	gap			
				2105+*	~~					
00002F40				2106+X52	DS	0F				
00002F40	E310 5010 0014		00000010	2107+	LGF	R1, V2ADDR	load v2 source			
00002F46	E761 0000 0806		0000000	2108+	VL	v22, 0(R1)	use v22 to test decoder			
00002F4C	E310 5014 0014		0000014	2109+	LGF	R1, V3ADDR	load v3 source			
00002F52	E771 0000 0806		0000000	2110+	VL	v23, 0(R1)	use v23 to test decoder			
00002F58	E766 7000 2EF1			2111+	VACC	V22, V22, V23, 2	test instruction (dest	is a source	2)	
00002F5E	E760 5028 080E		00002F28	2112+	VST	V22, V1052	save v1 output			
00002F64	07FB			2113+	BR	R11	return			
00002F68				2114+RE52	DC	OF	xl16 expected result			
00002F68				2115+	DROP	R5		_		
00002F68	00000001 00000001			2116	DC	XL16' 0000000100000	0001 0000000000000000000000	resul t		
00002F70	0000000 00000000									
00002F78	FFFFFFF FFFFFFF			2117	DC	XL16' FFFFFFFFFFFF	FFFF 0102030405060708'	v2		
00002F80	01020304 05060708									
00002F88	01020304 05060708			2118	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	$\mathbf{v3}$		
00002F90	O9OAOBOC ODOEOFOO									
				2119		_				
				2120		VACC, 2				
00002F98				2121+	DS	OFD				
00002F98		00002F98		2122+	USING		base for test data and	test routine	•	
00002F98	00002FD8			2123+T53	DC	A(X53)	address of test routine			
00002F9C	0035			2124+	DC	H' 53'	test number			
00002F9E	00			2125+	DC	X' 00'	_			
00002F9F	02			2126+	DC	HL1'2'	m4			
00002FA0	E5C1C3C3 40404040			2127+	DC	CL8' VACC'	instruction name			
00002FA8	00003010			2128+	DC	A(RE53+16)	address of v2 source			
00002FAC	00003020			2129+	DC	A(RE53+32)	address of v3 source			
00002FB0	0000010			2130+	DC	A(16)	result length			
00002FB4	00003000			2131+REA53	DC	<u>A(RE53)</u>	result address			
00002FB8	00000000 00000000			2132+	DS	FD	gap V1 output			
00002FC0	00000000 00000000			2133+V1053	DS	XL16	V1 output			
00002FC8	00000000 00000000			0104	DC	ED				
00002FD0	0000000 00000000			2134+	DS	FD	gap			
00000570				2135+*	DC	OF				
00002FD8	E210 5010 0014		00000010	2136+X53	DS	OF	land vo comme			
00002FD8	E310 5010 0014		00000010	2137+	LGF	R1, V2ADDR	load v2 source			
00002FDE	E761 0000 0806		00000000	2138+	VL	v22, 0(R1)	use v22 to test decoder			
00002FE4	E310 5014 0014		00000014	2139+	LGF	R1, V3ADDR	load v3 source			
00002FEA	E771 0000 0806		0000000	2140+	VL VACC	v23, 0(R1)	use v23 to test decoder	ia a garras	.)	
00002FF0 00002FF6	E766 7000 2EF1		00002FC0	2141+	VACC	V22, V22, V23, 2	test instruction (dest	is a source	=)	
00002FF6	E760 5028 080E 07FB		UUUULTUU	2142+ 2143+	VST BR	V22, V1053 R11	save v1 output return			
00002FFC	O / I'D			2143+ 2144+RE53	DC DC	OF	xl16 expected result			
00003000				2144+RE33 2145+	DROP	R5	Al lo expected l'esuit			
00003000	0000000 00000001			2145+ 2146	DRUP		0001 0000000100000000'	result		
00003000	0000000 0000001			£14U	DC	VIIO 00000000000000000000000000000000000	0001 0000000010000000000000000000000000	1 esui t		
00003008	91020304 F5060708			2147	DC	YI 16' 01090904E5060	0708 090A0B0CAD0E0F00'	v2		
00003010	090A0B0C AD0E0F00			614 <i>1</i>	ВC	AL10 91020304F3000	JIVO USUAUDUCADUEUFUU	٧&		
00003018	01020304 F5060708			2148	DC	YI 16' 01020204E5060	0708 FFFFFFFF0FFFFFF	v 3		
00003020	FFFFFFF OFFFFFF			£140	DC	ALIU 01020304F3000	7700 FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	VJ		
00000020	TETETET VETEFFF									

ASMA Ver.	0. 7. 0 zvector- e7- 1	7- AddSub					03 Apr 2025 15: 39: 11 Page	48
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
00003030 00003030	00000070	00003030		2149 2150 2151+ 2152+	DS USING		base for test data and test routine	
00003030 00003034	00003070 0036			2153+T54 2154+	DC DC	A(X54) H' 54'	address of test routine test number	
00003036	00			2155+	DC	X' 00'		
00003037 00003038	02 E5C1C3C3 40404040			2156+ 2157+	DC DC	HL1' 2' CL8' VACC'	m4 instruction name	
00003038	000030A8			2158+	DC DC	A(RE54+16)	address of v2 source	
00003044	000030B8			2159+	DC	A(RE54+32)	address of v3 source	
00003048 0000304C	00000010 00003098			2160+ 2161+REA54	DC DC	A(16) A(RE54)	result length result address	
00003050	0000000 00000000			2162+	DS			
00003058 00003060	0000000 00000000 0000000 00000000			2163+V1054	DS	XL16	gap V1 output	
00003068	0000000 0000000			2164+	DS	FD	gap	
				2165+*			8° I	
00003070 00003070	E310 5010 0014		00000010	2166+X54 2167+	DS LGF	OF R1, V2ADDR	load v2 source	
00003076	E761 0000 0806		00000000	2168+	VL	v22, 0(R1)	use v22 to test decoder	
0000307C	E310 5014 0014		00000014	2169+	LGF	R1, V3ADDR	load v3 source	
00003082 00003088	E771 0000 0806 E766 7000 2EF1		00000000	2170+ 2171+	VL VACC	v23, 0(R1) V22, V22, V23, 2	use v23 to test decoder test instruction (dest is a source)	
0000308E	E760 5028 080E		00003058	2172+	VST	V22, V1054	save v1 output	
00003094 00003098	07FB			2173+ 2174+RE54	BR DC	R11 0F	return xl 16 expected result	
00003098				2175+	DROP	R5	•	
00003098 000030A0	00000000 00000000			2176	DC	XL16' 00000000000000	0000 0000000100000001' result	
000030A0 000030A8 000030B0	00000001 00000001 FEFDFCFB 00F9F8F7 090A0B0C FD0E0F00			2177	DC	XL16' FEFDFCFB00F9F	F8F7 090A0B0CFD0E0F00' v2	
000030B8	01020304 05060708 FEFDFCFB FAF9F8F7			2178	DC	XL16' 0102030405060	0708 FEFDFCFBFAF9F8F7' v3	
				2179				
				2180 *Doublewo 2181		VACC, 3		
000030C8		0000000		2182+	DS	OFD		
000030C8 000030C8	00003108	000030C8		2183+ 2184+T55	USI NG DC	*, R5 A(X55)	base for test data and test routine address of test routine	
000030CC	0037			2185+	DC	H' 55'	test number	
000030CE	00			2186+ 2187+	DC DC	X' 00' HL1' 3'	mA.	
000030CF 000030D0	03 E5C1C3C3 40404040			2187+ 2188+	DC DC	CL8' VACC'	m4 instruction name	
000030D8	00003140			2189+	DC	A(RE55+16)	address of v2 source	
000030DC 000030E0	00003150 00000010			2190+ 2191+	DC DC	A(RE55+32) A(16)	address of v3 source result length	
000030E4	00003130			2192+REA55	DC	A(RE55)	result address	
000030E8 000030F0	0000000 00000000 0000000 00000000			2193+ 2194+V1055	DS DS	FD XL16	gap V1 output	
000030F8	0000000 0000000			≈134⊤V1UJJ			vi ouchuc	
00003100	00000000 00000000			2195+ 2196+*		FD	gap	
00003108 00003108	E310 5010 0014		00000010	2197+X55 2198+	DS LGF	OF R1, V2ADDR	load v2 source	
00003108 0000310E	E761 0000 0806		00000010	2198+ 2199+	VL	v22, 0(R1)	use v22 to test decoder	

ASMA Ver.	0. 7. 0 zvector-e7-1	7- AddSub					03 Apr 2025	15: 39: 11 I	Page 49
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00003114 0000311A	E310 5014 0014 E771 0000 0806		00000014 00000000	2200+ 2201+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder		
00003120 00003126 0000312C	E766 7000 3EF1 E760 5028 080E 07FB		000030F0	2202+ 2203+ 2204+	VACC VST BR	V22, V22, V23, 3 V22, V1055 R11	test instruction (dest save v1 output return	is a source	;)
00003130 00003130 00003130	00000000 00000001			2205+RE55 2206+ 2207	DC DROP DC	OF R5	xl16 expected result	result	
$00003138 \\ 00003140$	00000000 00000000 FFFFFFF FFFFFFF			2208	DC		FFFF 0102030405060708'	v2	
00003148 00003150 00003158	01020304 05060708 01020304 05060708 090A0B0C 0D0E0F00			2209	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	v 3	
	000110200 020200			2210 2211		VACC, 3			
00003160 00003160 00003160	000031A0	00003160		2212+ 2213+ 2214+T56	DS USING DC	A(X56)	base for test data and taddress of test routine	test routine)
00003164 00003166 00003167	0038 00 03			2215+ 2216+ 2217+	DC DC DC	H'56' X'00' HL1'3'	test number m4		
00003168 00003170	E5C1C3C3 40404040 000031D8			2218+ 2219+	DC DC	CL8' VACC' A(RE56+16)	instruction name address of v2 source		
00003174 00003178 0000317C	000031E8 00000010 000031C8			2220+ 2221+ 2222+REA56	DC DC DC	A(RE56+32) A(16) A(RE56)	address of v3 source result length result address		
00003180 00003188 00003190	00000000 00000000 00000000 00000000 000000			2223+ 2224+V1056	DS DS	FD XL16	gap V1 output		
00003198 000031A0	00000000 00000000			2225+ 2226+* 2227+X56	DS DS	FD OF	gap		
000031A0 000031A6	E310 5010 0014 E761 0000 0806		00000010 00000000	2228+ 2229+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
000031AC 000031B2 000031B8	E310 5014 0014 E771 0000 0806 E766 7000 3EF1		00000014 00000000	2230+ 2231+ 2232+	LGF VL VACC	R1, V3ADDR v23, O(R1) V22, V22, V23, 3	load v3 source use v23 to test decoder test instruction (dest	is a source	e)
000031BE 000031C4 000031C8	E760 5028 080E 07FB		00003188	2233+ 2234+ 2235+RE56	VST BR DC	V22, V1056 R11 OF	save v1 output return x116 expected result		
000031C8 000031C8 000031D0	00000000 00000000 00000000 00000001			2236+ 2237	DROP DC	R5	0000 00000000000000001'	result	
000031D8 000031E0	01020304 05060708 F90A0B0C 0D0E0F00			2238	DC	XL16' 0102030405060	0708 F90A0B0C0D0E0F00'	v2	
	01020304 05060708 F0FFFFFF FFFFFFF			2239 2240	DC	XL16' 0102030405060	0708 FOFFFFFFFFFFFF	v 3	
000031F8		00000477		2241 2242+	DS _	VACC, 3 OFD			
000031F8 000031F8 000031FC	00003238 0039	000031F8		2243+ 2244+T57 2245+	USI NG DC DC	A(X57) H' 57'	base for test data and address of test routine test number	test routine)
000031FE 000031FF 00003200	00 03 E5C1C3C3 40404040			2246+ 2247+ 2248+	DC DC DC	X' 00' HL1' 3' CL8' VACC'	m4 instruction name		

	Ver. 0.7.0	zvector-e7-1	17- AddSub					03 Apr 2025	15: 39: 11 l	Page	50
			_	_				r		0	
LOC	01	SJECT CODE	ADDR1	ADDR2	STMT						
000032	208 00003	2270			2249+	DC	A(RE57+16)	address of v2 source			
000032					2250+	DC DC	A(RE57+10) A(RE57+32)	address of v2 source			
000032					2251+	DC DC					
000032					2252+REA57	DC DC	A(16)	result length result address			
		000 00000000					A(RE57)				
000032		000 0000000			2253+ 2254+V1057	DS DS	FD XL16	gap V1 output			
000032 000032		000 0000000			2234+V1U37	אס	ALIO	vi output			
000032		0000 00000000			2255+	DS	FD	don			
000032	230 00000				2256+*	אס	ги	gap			
000032	990				2257+X57	DS	0 F				
000032		5010 0014		0000010	2258+	LGF	R1, V2ADDR	load v2 source			
000032		0000 0806		00000010	2259+	VL	v22, 0(R1)	use v22 to test decoder			
000032		5014 0014		0000000	2260+	LGF	R1, V3ADDR	load v3 source			
000032		0000 0806		00000014	2261+	VL		use v23 to test decoder			
000032		7000 3EF1		0000000	2262+	VACC	v23, 0(R1) V22, V22, V23, 3	test instruction (dest	is a source	2)	
000032		5028 080E		00003220	2263+	VACC	V22, V22, V23, 3 V22, V1057	save v1 output	13 a SUULCE	-)	
000032		JUAO VOVE		UUUUUAAU	2264+	BR	R11	return			
000032					2265+RE57	DC	OF	xl16 expected result			
000032					2266+	DROP	R5	ATTO CAPECIEU TESUIT			
000032		0000 00000001			2267	DC		0001 00000000000000000'	resul t		
000032		0000 00000000			2201	DC	ALIO OCCOURAGE		1 CSui C		
000032		CFB FAF9F8F7			2268	DC	XL16' AOFDFCFBFAF9	F8F7 090A0B0C0D0E0F00'	v2		
000032		BOC ODOEOFOO			~~~	20		01. 000.1020002020100	·~		
000032		304 05060708			2269	DC	XL16' A102030405060	0708 00FDFCFBFAF9F8F7'	v3		
000032		CFB FAF9F8F7									
					2270						
					2271 *Quadword	d					
					2272		VACC, 4				
000032			0000000		2273+	DS	OFD				
000032		a a b a	00003290		2274+	USING		base for test data and t	test routine	•	
000032		32DO			2275+T58	DC	A(X58)	address of test routine			
000032					2276+	DC	H' 58'	test number			
000032					2277+	DC	X' 00'				
000032						11/	III 1! 4!	A			
- muno		200 40404040			2278+	DC DC	HL1'4'	m4			
000032	298 E5C10	C3C3 40404040			2279+	DC	CL8' VACC'	instruction name			
000032	298 E5C10 2A0 00003	308			2279+ 2280+	DC DC	CL8' VACC' A(RE58+16)	instruction name address of v2 source			
000032 000032	298 E5C10 2A0 00003 2A4 00003	3308 3318			2279+ 2280+ 2281+	DC DC DC	CL8' VACC' A(RE58+16) A(RE58+32)	instruction name address of v2 source address of v3 source			
000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000	3308 3318 0010			2279+ 2280+ 2281+ 2282+	DC DC DC DC	CL8' VACC' A(RE58+16) A(RE58+32) A(16)	instruction name address of v2 source address of v3 source result length			
000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000 2AC 00003	3308 3318 0010 32F8			2279+ 2280+ 2281+ 2282+ 2283+REA58	DC DC DC DC DC	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58)	instruction name address of v2 source address of v3 source result length result address			
000032 000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000 2AC 00003 2B0 00000	3308 3318 0010 32F8 0000 000000000			2279+ 2280+ 2281+ 2282+ 2283+REA58 2284+	DC DC DC DC DC DC	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58) FD	instruction name address of v2 source address of v3 source result length result address			
000032 000032 000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000 2AC 00003 2B0 00000	3308 3318 0010 32F8 0000 00000000 0000 00000000			2279+ 2280+ 2281+ 2282+ 2283+REA58	DC DC DC DC DC	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58)	instruction name address of v2 source address of v3 source result length			
000032 000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000 2AC 00003 2B0 00000 2B8 00000	3308 3318 0010 32F8 0000 00000000 0000 00000000			2279+ 2280+ 2281+ 2282+ 2283+REA58 2284+ 2285+V1058	DC DC DC DC DC DS	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58) FD XL16	instruction name address of v2 source address of v3 source result length result address gap V1 output			
000032 000032 000032 000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000 2AC 00003 2B0 00000 2B8 00000	3308 3318 0010 32F8 0000 00000000 0000 00000000			2279+ 2280+ 2281+ 2282+ 2283+REA58 2284+	DC DC DC DC DC DC	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58) FD	instruction name address of v2 source address of v3 source result length result address			
000032 000032 000032 000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000 2AC 00003 2B0 00000 2B8 00000 2C0 00000	3308 3318 0010 32F8 0000 00000000 0000 00000000			2279+ 2280+ 2281+ 2282+ 2283+REA58 2284+ 2285+V1058	DC DC DC DC DC DS DS	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58) FD XL16	instruction name address of v2 source address of v3 source result length result address gap V1 output			
000032 000032 000032 000032 000032 000032 000032	298 E5C10 2A0 00003 2A4 00000 2A8 00000 2AC 00003 2B0 00000 2B8 00000 2C0 00000 2C8 00000	3308 3318 0010 32F8 0000 00000000 0000 00000000 0000 000000		00000010	2279+ 2280+ 2281+ 2282+ 2283+REA58 2284+ 2285+V1058 2286+ 2287+*	DC DC DC DC DC DS DS	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR	instruction name address of v2 source address of v3 source result length result address gap V1 output			
000032 000032 000032 000032 000032 000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000 2AC 00003 2B0 00000 2C0 00000 2C8 00000 2CD0 E310 2D0 E761	3308 3318 3010 32F8 3000 00000000 3000 00000000 3000 00000000		00000000	2279+ 2280+ 2281+ 2282+ 2283+REA58 2284+ 2285+V1058 2286+ 2287+* 2288+X58 2289+ 2290+	DC DC DC DC DS DS DS LGF VL	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR v22, O(R1)	instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder			
000032 000032 000032 000032 000032 000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000 2AC 00003 2B0 00000 2B8 00000 2C0 00000 2C8 00000 2D0 E310 2D6 E761 2DC E310	3308 3318 3010 32F8 3000 00000000 3000 00000000 3000 00000000 3010 0014 3010 0014 3010 0014 3010 0014		0000000 0000014	2279+ 2280+ 2281+ 2282+ 2283+REA58 2284+ 2285+V1058 2286+ 2287+* 2288+X58 2289+ 2290+ 2291+	DC DC DC DC DS DS DS LGF VL LGF	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR	instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source			
000032 000032 000032 000032 000032 000032 000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000 2AC 00003 2B0 00000 2CO 00000 2CO 00000 2CO E310 2DO E310 2DC E310 2DC E310 2EZ E771	3308 3318 9010 32F8 9000 00000000 9000 00000000 9000 00000000 5010 0014 9000 0806 5014 0014 9000 0806		00000000	2279+ 2280+ 2281+ 2282+ 2283+REA58 2284+ 2285+V1058 2286+ 2287+* 2288+X58 2289+ 2290+ 2291+ 2292+	DC DC DC DC DS DS DS LGF VL LGF VL	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder			
000032 000032 000032 000032 000032 000032 000032 000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000 2AC 00003 2B0 00000 2CO 00000 2CO 00000 2CO E310 2DO E310 2DC E310 2DC E310 2E2 E771 2E8 E766	3308 3318 3010 32F8 3000 00000000 3000 00000000 3000 00000000 3010 0014 3010 001		0000000 0000014 0000000	2279+ 2280+ 2281+ 2282+ 2283+REA58 2284+ 2285+V1058 2286+ 2287+* 2288+X58 2289+ 2290+ 2291+ 2292+ 2293+	DC DC DC DC DS DS DS LGF VL LGF VL VACC	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 4	instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest	is a source		
000032 000032 000032 000032 000032 000032 000032 000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000 2AC 00003 2B0 00000 2CO 00000 2CO 00000 2CO E310 2DO E310 2DC E310 2EE E771 2E8 E766 2EE E760	3308 3318 9010 32F8 9000 00000000 9000 00000000 9000 00000000 5010 0014 9000 0806 5014 0014 9000 0806		0000000 0000014	2279+ 2280+ 2281+ 2282+ 2283+REA58 2284+ 2285+V1058 2286+ 2287+* 2288+X58 2289+ 2290+ 2291+ 2292+ 2293+ 2294+	DC DC DC DC DS DS DS LGF VL LGF VL VACC VST	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 4 V22, V1058	instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output	is a source	e)	
000032 000032 000032 000032 000032 000032 000032 000032 000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000 2AC 00003 2B0 00000 2CO 00000 2CO 00000 2CB 00000 2CB E310 2DO E310 2DC E310 2DC E310 2EE E761 2EE E766 2EF C768	3308 3318 3010 32F8 3000 00000000 3000 00000000 3000 00000000 3010 0014 3010 001		0000000 0000014 0000000	2279+ 2280+ 2281+ 2282+ 2283+REA58 2284+ 2285+V1058 2286+ 2287+* 2288+X58 2289+ 2290+ 2291+ 2292+ 2293+ 2294+ 2295+	DC DC DC DC DS DS DS DS LGF VL LGF VL VACC VST BR	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 4 V22, V1058 R11	instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return	is a source	e)	
000032 000032 000032 000032 000032 000032 000032 000032 000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000 2AC 00003 2B0 00000 2C0 00000 2C8 00000 2D0 E310 2D6 E761 2DC E310 2E2 E771 2E8 E766 2EF4 07FB 2F8	3308 3318 3010 32F8 3000 00000000 3000 00000000 3000 00000000 3010 0014 3010 001		0000000 0000014 0000000	2279+ 2280+ 2281+ 2282+ 2283+REA58 2284+ 2285+V1058 2286+ 2287+* 2288+X58 2289+ 2290+ 2291+ 2292+ 2293+ 2294+ 2295+ 2296+RE58	DC DC DC DC DS DS DS LGF VL LGF VL VACC VST BR DC	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 4 V22, V1058 R11 OF	instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output	is a source	e)	
000032 000032 000032 000032 000032 000032 000032 000032 000032 000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000 2AC 00003 2B0 00000 2C0 00000 2C0 00000 2CD0 E310 2D0 E310 2DC E310 2EE E766 2EE E766 2F4 07FB 2F8 2F8	3308 3318 3010 32F8 3000 00000000 3000 00000000 3000 00000000 3000 00000000 3010 0014 3010 0014 3010 0014 3010 0014 3010 0014 3010 0014 3010 0014 3010 0014 3010 0014 3010 000 0806 3010 0000000000000000000000000000000000		0000000 0000014 0000000	2279+ 2280+ 2281+ 2282+ 2283+REA58 2284+ 2285+V1058 2286+ 2287+* 2288+X58 2289+ 2290+ 2291+ 2292+ 2293+ 2294+ 2295+ 2296+RE58 2297+	DC DC DC DC DS DS DS DS LGF VL LGF VL VACC VST BR DC DROP	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 4 V22, V1058 R11 OF R5	instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return xl16 expected result		e)	
000032 000032 000032 000032 000032 000032 000032 000032 000032 000032 000032	298 E5C10 2A0 00003 2A4 00003 2A8 00000 2AC 00000 2B0 00000 2CO 00000 2CO 00000 2CDO E310 2DO E310 2DC E310 2CE E771 2ES E766 2EE E760 2F4 07FB 2F8 2F8 2F8	3308 3318 3010 32F8 3000 00000000 3000 00000000 3000 00000000 3010 0014 3010 001		0000000 0000014 0000000	2279+ 2280+ 2281+ 2282+ 2283+REA58 2284+ 2285+V1058 2286+ 2287+* 2288+X58 2289+ 2290+ 2291+ 2292+ 2293+ 2294+ 2295+ 2296+RE58	DC DC DC DC DS DS DS LGF VL LGF VL VACC VST BR DC	CL8' VACC' A(RE58+16) A(RE58+32) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 4 V22, V1058 R11 OF R5	instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return	is a source	e)	

			17- AddSub					03 Apr 2025	10.00.11	rage	
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI						
003308	FFFFFFF				2299	DC	XL16' FFFFFFFFFFF	FFF 0102030405060708'	v2		
003310	01020304				0000	D .C	TT 401 0400000407000				
003318 003320	01020304 090A0B0C				2300	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	v3		
,,,,,,	000110200	02020100			2301						
					2302	VRR_C	VACC, 4				
003328					2303+	DS	OFD				
003328			00003328		2304+	USING	*, R 5	base for test data and t		ıe	
003328	00003368				2305+T59	DC	A(X59)	address of test routine			
00332C	003B				2306+	DC	H' 59'	test number			
00332E	00				2307+	DC	X' 00'				
00332F	04	40404040			2308+	DC		m4			
003330	E5C1C3C3	40404040			2309+	DC	CL8' VACC'	instruction name			
003338	000033A0				2310+	DC	A(RE59+16)	address of v2 source			
00333C	000033B0				2311+ 2312+	DC DC	A(RE59+32)	address of v3 source			
003340 003344	00000010 00003390				2312+ 2313+REA59	DC DC		result length result address			
003344 003348	00000000	0000000			2313+KEA59 2314+	DS DS	A(RE59) FD				
0033 48 003350	0000000				2314+ 2315+V1059	DS DS	XL16	gap V1 output			
003358	0000000				~313+V1033	טע	ALIU	vi oucpuc			
003360	0000000				2316+	DS	FD	gap			
	3000000				2317+*	D.O	- W	8"r			
003368					2318+X59	DS	0F				
003368	E310 5010	0014		00000010	2319+	LGF	R1, V2ADDR	load v2 source			
00336E	E761 0000			00000010	2320+	VL		use v22 to test decoder			
003374	E310 5014			00000014	2321+	ĹĠF	R1, V3ADDR	load v3 source			
00337A	E771 0000			00000000	2322+	VL		use v23 to test decoder			
003380	E766 7000				2323+	VACC	V22, V22, V23, 4	test instruction (dest	is a source	ce)	
003386	E760 5028			00003350	2324+	VST	V22, V1059	save v1 output		•	
00338C	07FB				2325+	BR	R11	return			
003390					2326+RE59	DC	OF	xl16 expected result			
003390					2327+	DROP	R5		_		
003390	0000000				2328	DC	XL16' 00000000000000	000 00000000000000000	resul t		
003398	0000000				0000	D.C	WI 401 0400000 407000	MAGO TOO LORG CORGE CORGE	0		
0033A0	01020304				2329	DC	XL16 0102030405060	708 F90A0B0C0D0E0F00'	v2		
0033A8	F90A0B0C				9990	D.C.	VI 101 0100000407000	700 EOFFEFFFFFFFFF	0		
0033B0 0033B8	01020304 F0FFFFF				2330	DC	AL16 0102030405060	708 FOFFFFFFFFFFFF	v3		
					2331						
00005					2332		VACC, 4				
0033C0			00000000		2333+	DS	OFD	h			
0033C0	00000400		000033C0		2334+	USING		base for test data and the		ie	
0033C0	00003400				2335+T60	DC DC	A(X60)	address of test routine			
0033C4 0033C6	003C				2336+ 2337+	DC DC	H' 60' X' 00'	test number			
0033C7	00 04				2338+	DC DC		m4			
0033C8	E5C1C3C3	40404040			2339+	DC DC	CL8' VACC'	instruction name			
0033D0	00003438	10101010			2340+	DC	A(RE60+16)	address of v2 source			
0033D4	00003438				2341+	DC	A(RE60+10) A(RE60+32)	address of v2 source			
0033D8	00000110				2342+	DC		result length			
0033DC	00003428				2343+REA60	DC	A(RE60)	result address			
0033E0	00000000	00000000			2344+	DS					
0033E8	00000000				2345+V1060	DS	XL16	gap V1 output			
	00000000							•			
UU33FU					00.40	Th C	ED				
0033F0 0033F8	0000000	0000000			2346+ 2347+*	DS	FD	gap			

SMA Ver.	0. 7. 0 zvector- e7	- 17- AddSub				03 Apr 2025 15: 39: 11 Page 54
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				2439 ***** 2440 * 2441 *****	Regi st	**************************************
		00000000 00000001 00000002 00000003	00000001 00000001 00000001 00000001	2443 R0 2444 R1 2445 R2 2446 R3	EQU EQU EQU EQU	0 1 2 3
		00000004 00000005 00000006	00000001 00000001 00000001	2447 R4 2448 R5 2449 R6	EQU EQU EQU	4 5 6
		00000007 00000008 00000009 0000000A	00000001 00000001 00000001	2450 R7 2451 R8 2452 R9 2453 R10	EQU EQU EQU EQU EQU EQU EQU	7 8 9 10
		0000000A 0000000B 0000000C 0000000D	00000001 00000001 00000001	2455 R10 2454 R11 2455 R12 2456 R13	EQU EQU EQU	10 11 12 13
		0000000E 0000000F	00000001 00000001	2457 R14 2458 R15	EQU EQU	14 15
				2460 *****	****	***************
				2461 * 2462 *****	Regist	ter equates *****************
		00000000 00000001	00000001	2464 V0	EQU	0
		00000002 00000003	00000001 00000001 00000001	2465 V1 2466 V2 2467 V3	EQU EQU EQU	1 2 3
		00000004 00000005 00000006	00000001 00000001 00000001	2468 V4 2469 V5 2470 V6	EQU EQU EQU	4 5 6
		00000007 00000008 00000009	00000001 00000001 00000001	2471 V7 2472 V8 2473 V9	EQU EQU EQU	7 8 9
		000000A 0000000B 0000000C	00000001 00000001 00000001	2474 V10 2475 V11 2476 V12	EQU EQU EQU	10 11 12
		000000D 000000E 000000F	00000001 00000001 00000001	2477 V13 2478 V14 2479 V15	EQU EQU EQU	13 14 15
		$\begin{array}{c} 00000010 \\ 00000011 \\ 00000012 \end{array}$	00000001 00000001 00000001	2480 V16 2481 V17 2482 V18	EQU EQU EQU	16 17 18
		00000013 00000014 00000015	00000001 00000001 00000001	2483 V19 2484 V20 2485 V21	EQU EQU EQU	19 20 21

A Ver.	0. 7. 0 zvector- e7	7- 17- AddSub						03 Apr 202	5 15: 39: 11	Page	55
LOC	OBJECT CODE	ADDR1	ADDR2	STM							
		0000016	00000001	2486 V22	EQU	22					
		00000017	00000001	2487 V23	EQU EQU	23 24					
		$00000018 \\ 00000019$	00000001	2488 V24 2489 V25	EQU EQU	24 25					
		000001A	00000001	2490 V26	EQU	25 26					
		0000001B 0000001C	00000001 00000001	2491 V27 2492 V28	EĞU EĞU EĞU EĞU EĞU	27 28 29 30					
		0000001D	00000001	2493 V29	EQU	29					
		0000001E 0000001F	00000001 00000001	2494 V30 2495 V31	EQU EQU	30 31					
		0000011	0000001	2496		01					
				2497	END						

OTT BOT		- e7- 17- AddS		D =====	B=====	DUGE~							03 Apr	2020	10.00.		ge
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
EGI N	Ι	00000200	2	158	124	154	155	156									
LRO	$\overline{\mathbf{F}}$	0000048C	4	354	168	169	170	171									
CNUM	Ċ	00001073	16	405	268	270	276	278									
TEST	4	00000000	64	419	217	~10	210	210									
TESTS	F	00003460	4	2369	210												
						077											
OIT	X	00001047	18	400	269	277											
DTEST	Ũ	0000031E	1	254	215	~~~											
)J	Ī	00000470	4	344	203	257											
JPSW	D	00000460	8	342	344												
AI LCONT	U	0000030E	1	244													
AI LED	F	00001000	4	382	246	255											
AI LMSG	U	0000030A	1	238	228												
ALLPSW	D	00000478	8	346	348												
LILTEST	Ĩ	00000488	4	348	258												
80001	F	00000280	8	187	191	192	194										
AGE	1	00000280	13664	0	171	102	134										
	T T		13004		007	960	200										
	U	00000400	1	366	367	368	369										
64	Ü	00010000	1	368	0												
	U	0000007	1	423	275												
}	U	00100000	1	369													
SG	Ι	000003A8	4	304	202	287											
SGCMD	C	000003F6	9	334	317	318											
SGMSG	C	000003FF	95	335	311	332	309										
SGMVC	Ĭ	000003F0	6	332	315	002	000										
SGOK	Ť	000003BE	9	313	310												
SGRET	Ť	000003DE	~ 1	328	321	324											
	T.		4														
SGSAVE	F	000003E4	4	331	307	328											
EXTE7	U	000002D4	1	212	231	249											
PNAME	C	00000008	8	425	273												
AGE	U	00001000	1	367													
PT3	C	0000105D	18	403	269	270	271	277	278	279							
RTLINE	C	00001008	16	388	395	286											
RTLNG	U	000003F	1	395	285												
RTM4	Č	00001044	$ar{f 2}$	393	279												
RTNAME	č	00001033	8	391	273												
RTNUM	Č	00001033	3	389	271												
			3			100	171	101	100	104	105	200	910	990	945	940	904
)	U	0000000	1	2443	118	168	171	191	193	194	195	200	219	220	245	246	284
	**	00000001		0444	285	288	304	307	309	311	313	328					~~~
	U	0000001	1	2444	201	226	227	255	256	286	318	332	550	551	552	553	580
					581	582	583	610	611	612	613	641	642	643	644	671	672
					673	674	701	702	703	704	732	733	734	735	762	763	764
					765	792	793	794	795	823	824	825	826	853	854	855	856
					883	884	885	886	914	915	916	917	944	945	946	947	974
					975	976	977	1008	1009	1010	1011	1038	1039	1040	1041	1068	1069
					1070	1071	1099	1100	1101	1102	1129	1130	1131	1132	1159	1160	1161
					1162	1190	1191	1192	1193	1220	1221	1222	1223	1250	1251	1252	1253
					1281	1282	1283	1284	1311	1312	1313	1314	1341	1342	1343	1344	1372
					1373	1374	1375	1402	1403	1404	1405	1432	1433	1434	1435	1466	1467
					1468	1469	1496	1497	1498	1499	1526	1527	1528	1529	1557	1558	1559
					1560	1587	1588	1589	1590	1617	1618	1619	1620	1648	1649	1650	1651
					1678	1679	1680	1681	1708	1709	1710	1711	1739	1740	1741	1742	1769
					1770	1771	1772	1799	1800	1801	1802	1830	1831	1832	1833	1860	1861
					1862	1863	1890	1891	1892	1893	1925	1926	1927	1928	1955	1956	1957
					1958	1985	1986	1987	1988	2016	2017	2018	2019	2046	2047	2048	2049
					2076	2077	2078	2079	2107	2108						2140	2167
					211/h	201/	211/X	211/4	7.1117	/. I I I X	2109	2110	2137	2138	2139	7.1411	/. I h /

ASMA Ver. 0.7.0	zvector	- e7- 17- AddS	ub										03 Apr	2025	15: 39:	11 Pa	ge	57
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					2260 2352	2261	2289	2290	2291	2292	2319	2320	2321	2322	2349	2350	2351	
R10 R11	U U	0000000A 0000000B	1 1	2453 2454	156 223 889	165 224 920	166 556 950	586 980	616 1014	647 1044	677 1074	707 1105	738 1135	768 1165	798 1196	829 1226	859 1256	
					1287 1684 2082	1317 1714 2113	1347 1745 2143	1378 1775 2173	1408 1805 2204	1438 1836 2234	1472 1866 2264	1502 1896 2295	1532 1931 2325	1563 1961 2355	1593 1991	1623 2022	1654 2052	
R12 R13 R14	U U U	0000000C 0000000D 0000000E	1 1	2455 2456 2457	210	213	230	248	2201	2201	2201	2200	2020	2000				
R15 R2	U U	000000E 0000000F 00000002	1 1	2458 2445	239 202	264 267	291 268	292 275	276	284	287	288	305	307	313	314	315	
R3 R4	U U	00000003 00000004	1	2446 2447	317	323	328	329										
R5	U	00000005	1	2448	213 656 861	214 679 868	217 686 891	265 709 899	290 717 922	535 740 929	558 747 952	565 770 959	588 777 982	595 800 993	618 808 1016	626 831 1023	649 838 1046	
					1053 1258 1451	1076 1266 1474	1084 1289 1481	1107 1296 1504	1114 1319 1511	1137 1326 1534	1144 1349 1542	1167 1357 1565	1175 1380 1572	1198 1387 1595	1205 1410 1602	1228 1417 1625	1235 1440 1633	
					1656 1845 2054	1663 1868 2061	1686 1875 2084	1693 1898 2092	1716 1910 2115	1724 1933 2122	1747 1940 2145	1754 1963 2152	1777 1970 2175	1784 1993 2183	1807 2001 2206	1815 2024 2213	1838 2031 2236	
R6	U	0000006	1	2449	2243	2266	2274	2297	2304	2327	2334	2357						
R7 R8	Ŭ U	00000007 00000008	1 1	2450 2451	154	158	159	160	162									
R9 RE1	U F	00000009 00001120	1 4	2452 557	155 541	162 542	163 544	165										
RE10 RE11 RE12	F F	00001678 00001710 000017A8	4 4 4	830 860 890	814 844 874	815 845 875	817 847 877											
RE13 RE14	F	00001840 000018D8	4	921 951	905 935	906 936	908 938											
RE15 RE16	F F	00001020 00001970 00001A08	4	981 1015	965 999	966 1000	968 1002											
RE17 RE18	F F	00001AA0 00001B38	4	1045 1075	1029 1059	1030 1060	1032 1062											
RE19 RE2	F F	00001BD0 000011B8	4 4	1106 587	1090 571	1091 572	1093 574											
RE20 RE21	F F	00001C68 00001D00	4 4	1136 1166	1120 1150	1121 1151	1123 1153											
RE22 RE23	F	00001D98 00001E30	4	1197 1227	1181 1211	1182 1212	1184 1214											
RE24	F	00001EC8	4	1257	1241	1242	1244											
RE25 RE26	F F	00001F60 00001FF8	4 4	1288 1318	1272 1302	1273 1303	1275 1305											
RE27 RE28	F	00002090 00002128	4	1348 1379	1332 1363	1333 1364	1335 1366											
RE29	F	000021C0	4	1409	1393	1394	1396											
RE3 RE30	F	00001250 00002258	4 4	617 1439	601 1423	602 1424	604 1426											
RE31 RE32	F F	00002258 000022F0 00002388	4	1473	1457 1487	1458 1488	1460 1490											

CITE TO CIT	(B) (C) (C) (C)	***	ub	Therese.	DEFENSE.	BIOTO				- -	15: 39: 11	Page	5
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	ENCES							
E33	F	00002420	4	1533		1518	1520						
E34	<u>F</u>	000024B8	4	1564		1549	1551						
E35	F	00002550	4	1594		1579	1581						
E36	F	000025E8	4	1624		1609	1611						
E37	F E	00002680	4	1655		1640	1642						
238 230	r F	00002718 000027B0	4	1685 1715		1670 1700	1672 1702						
239 24	r F	000027B0 000012E8	4 4	648	632	633	635						
240	F	00001218	4	1746	1730	1731	1733						
41	F	000028E0	4	1776		1761	1763						
42	F	00002978	$\overline{4}$	1806		1791	1793						
43	F	00002A10	$\overline{4}$	1837		1822	1824						
44	F	00002AA8	4	1867		1852	1854						
45	F	00002B40	4	1897		1882	1884						
246	F	00002BD8	4	1932		1917	1919						
247	$\underline{\mathbf{F}}$	00002C70	4	1962		1947	1949						
248	F	00002D08	4	1992		1977	1979						
49	F	00002DA0	4	2023		2008	2010						
25	F F	00001380	4	678	662	663	665						
250 251	r F	00002E38 00002ED0	4	2053 2083		2038 2068	2040 2070						
551 552	r E	00002ED0 00002F68	4	2063 2114		2099	2101						
53	F	00002108	4	2144		2129	2131						
54	F	00003000	4	2174		2159	2161						
255	F	00003130	$\overline{4}$	2205		2190	2192						
56	F	000031C8	$ar{4}$	2235		2220	2222						
E57	F	00003260	4	2265		2250	2252						
E 58	F	000032F8	4	2296		2281	2283						
E59	F	00003390	4	2326		2311	2313						
E6	<u>F</u>	00001418	4	708	692	693	695						
260	F	00003428	4	2356		2341	2343						
27	F	000014B0	4	739	723	724	726						
28	F	00001548	4	769	753 700	754 704	756						
29	F	000015E0	4	799 544	78 3	784	786						
EA1 EA10	A	000010D4 0000162C	4	544 817									
EA10 EA11	A A	0000162C 000016C4	4	847									
EA12	A	000010C4 0000175C	4	877									
EA13	A	0000175C	4	908									
EA14	Ä	00001711 0000188C	4	938									
A15	Ā	00001924	$ar{4}$	968									
EA16	Ā	000019BC	$\bar{4}$	1002									
EA17	A	00001A54	4	1032									
EA18	A	00001AEC	4	1062									
EA19	A	00001B84	4	1093									
EA2	A	0000116C	4	574									
A20	A	00001C1C	4	1123									
A21	A	00001CB4	4	1153									
EA22 EA23	A A	00001D4C 00001DE4	4 4	1184 1214									
EA23 EA24	A A	00001DE4 00001E7C	4	1214									
EA25	A	00001E7C 00001F14	4	1275									
EA26	A	00001F14	4	1305									
EA27	A	00002044	4	1335									
EA28	Ä	000020DC	$\overline{4}$	1366									
A29	Ā	00002174	$\bar{4}$										

CVAPOT	(F)\$/\$\P\	STAT TIP	I PMODII	DEFE	DESTRUCTION	TC			
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFEREN	CES			
EA3	A	00001204	4	604					
EA30	A	0000220C	4	1426					
EA31	A	000022A4	4	1460					
EA32	A	0000233C	4	1490					
EA33	A	000023D4	4	1520					
EA34	A	0000246C	4	1551					
EA35	A	00002504	4	1581					
EA36	A	0000259C	4	1611					
EA37	A	00002634	4	1642					
EA38	A	000026CC	4	1672					
EA39	A	00002764	4	1702					
EA4	A	0000129C	4	635					
EA40	A	000027FC	4	1733					
EA41	A	00002894	4	1763					
EA42	A	0000292C	4	1793					
EA43	A	000029C4	4	1824					
EA44	A	00002A5C	4	1854					
EA45	A	00002AF4	4	1884					
EA46	A	00002B8C	4	1919					
EA47	A	00002C24	4	1949					
EA48	A	00002CBC	4	1979					
EA49	A	00002D54	4	2010					
EA5	A	00001334	4	665					
EA50	A	00002DEC	4	2040					
EA51	A	00002E84	4	2070					
EA52	A	00002F1C	4	2101					
EA53	A	00002FB4	4	2131					
EA54	A	0000304C	4	2161					
EA55	A	000030E4	4	2192					
EA56	A	0000317C	4	2222					
EA57	A	00003214	4	2252					
EA58	A	000032AC	4	2283					
EA59	A.	00003344		2313					
EA6 EA60	A	000013CC 000033DC	4	695 2343					
EA7	A A	000033DC 00001464	4	726					
EA7 EA8	A.	00001464 000014FC	4	756					
EA9	A.	000014FC	4	736 786					
EADDR	Α Δ	00001394 0000001C	4	429	226				
EG2LOW	II	0000001C	1	372	~~ U				
EG2PATT	II	AABBCCDD	1	372 371					
ELEN	Δ	00000018	1	428					
PTDWSAV	D	00000398	8	297	284	288			
PTERROR	Ĭ	00000338 0000032C	4	264	239				
PTSAVE	F	00000320	4	294		291			
PTSVR5	F	00000394	4	295		290			
KL0001	Ū	0000004E	1	184	200				
KT0001	Č	0000001E	20	181		201			
VOLDPSW	Ŭ	00000140	0	120	_0_				
1	Ă	0000110 000010B8	4	536	2372				
10	A	00001610	4	809	2381				
11	Ä	00001010 000016A8	4	839	2382				
12	Ā	00001040	4	869	2383				
13	A	00001740 000017D8	4	900	2384				
14	Ä	00001720	4	930	2385				
15	Ä	00001970	4	960	2386				

SYMBOL 16 17 18 19 2	TYPE A A A A	VALUE 000019A0 00001A38	LENGTH	DEFN	REFEREN	ED .
17 18 19	A A A		4			
18 19 2	A A A	00001A38	4	994	2387	
1 9	A		4		2388	
2	_	00001AD0	4	1054	2389	
		00001B68	4	1085	2390	
'M	Α	00001150	4	566	2373	
	A	00001C00	4	1115	2391	
21	A	00001C98	4	1145	2392	
22	A	00001D30	4		2393	
23	A	00001DC8	4	1206	2394	
24	A	00001E60	4	1236	2395	
25	A	00001EF8	4	1267	2396	
26	A	00001F90	4		2397	
27	A	00002028	4		2398	
28	A	000020C0	4	1358	2399	
29	A	00002158	4	1388	2400	
3	A	000011E8	4	596	2374	
80	A	000021F0	4	1418	2401	
81	A	00002288	4	1452	2402	
32	A	00002320	4	1482	2403	
33	A	000023B8	4		2404	
84	A	00002450	4	1543	2405	
35	A	000024E8	4	1573	2406	
36	A	00002580	4	1603	2407	
37	A	00002618	4		2408	
88 89	A	000026B0	4	1664	2409	
) [A	00002748 00001280	4	1694 627	2410 2375	
: 10	A	00001280 000027E0	4 4	1725	2373 2411	
11	A	00002710	4	1755	2412	
12	A	00002910	4		2413	
13	Ä	00002910 000029A8	4	1816	2414	
14	Ä	000020110 00002A40	4		2415	
15	A	00002A110	4			
16	Ä	00002H20	4	1911	2417	
17	Ä	00002C08	4	1941	2418	
18	A	00002CA0	4	1971	2419	
19	Ā	00002010 00002D38	4	2002	2420	
	Ä	00001318	4	657	2376	
50	Ā	00002DD0	4	2032	2421	
51	Ā	00002E68	$\overline{4}$	2062	2422	
52	A	00002F00	$ar{4}$	2093	2423	
53	A	00002F98	4	2123	2424	
54	A	00003030	4	2153	2425	
55	A	000030C8	4	2184	2426	
66	A	00003160	4	2214	2427	
57	A	000031F8	4	2244	2428	
58	A	00003290	4	2275	2429	
59	A	00003328	4	2305	2430	
3	A	000013B0	4	687	2377	
30	A	000033C0	4	2335	2431	
7	A	00001448	4	718	2378	
3	A	000014E0	4	748	2379	
)	A	00001578	4	778	2380	
ESTI NG	F	00001004	4	383	220	
NUM SUB	H	00000004 00000000	2	421 420	219 223	67

SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	REFEREN	ICES							-				
						. 020											
1048 1049	X X	00002CC8 00002D60	16 16	1981 2012	1990 2021												
105	X	00001340	16	667	676												
1050	X	00002DF8	16	2042	2051												
1051	X	00002E90	16	2072	2081												
1052 1053	X X	00002F28 00002FC0	16 16	2103 2133	2112 2142												
1054	X	00002100	16	2163	2172												
1055	X	000030F0	16	2194	2203												
1056	X	00003188	16	2224	2233												
1057	X	00003220	16	2254	2263												
(1058 (1059	X X	000032B8 00003350	16 16	2285 2315	2294 2324												
106	X	00003330 000013D8	16	697	706												
1060	X	000033E8	16	2345	2354												
107	X	00001470	16	728	737												
108	X	00001508	16	758	767												
109	X	000015A0	16	788 421	797												
110UTPUT 2	X U	00000028 00000002	16	431 2466	227												
20	Ü	0000002	1	2484													
21	Ŭ	00000015	ī	2485													
22	U	0000016	1	2486	551	554	555	581	584	585	611	614	615	642	645	646	672
					675	676	702	705	706	733	736	737	763	766	767	793	796
					797 945	824 948	827 949	828 975	854 978	857 979	858 1009	884 1012	887 1013	888 1039	915 1042	918 1043	919 1069
						1073	1100	1103	1104	1130	1133	1134	1160	1163	1164	1191	1194
						221	1224	1225	1251	1254	1255	1282	1285	1286	1312	1315	1316
						345	1346	1373	1376	1377	1403	1406	1407	1433	1436	1437	1467
						471	1497	1500	1501	1527	1530	1531	1558	1561	1562	1588	1591
						1618 1743	1621	1622 1770	1649	1652	1653	1679	1682	1683	1709	1712 1835	1713
						1743 1865	1744 1891	1894	1773 1895	1774 1926	1800 1929	1803 1930	1804 1956	1831 1959	1834 1960	1986	1861 1989
						2017	2020	2021	2047	2050	2051	2077	2080	2081	2108	2111	2112
					2138 2	2141	2142	2168	2171	2172	2199	2202	2203	2229	2232	2233	2259
						2263	2290	2293	2294	2320	2323	2324	2350	2353	2354		
23	U	0000017	1	2487	553	554	583	584	613	614	644	645	674	675	704	705	735
					736 947	765 948	766 977	795 978	796 1011	826 1012	827 1041	856 1042	857 1071	886 1072	887 1102	917 1103	918 1132
						162	1163	1193	1194	1223	1224	1253	1254	1284	1285	1314	1315
						345	1375	1376	1405	1406	1435	1436	1469	1470	1499	1500	1529
						560	1561	1590	1591	1620	1621	1651	1652	1681	1682	1711	1712
						1743	1772	1773	1802	1803	1833	1834	1863	1864	1893	1894	1928
						1958 2141	1959 2170	1988 2171	1989 2201	2019 2202	2020 2231	2049 2232	2050 2261	2079 2262	2080 2292	2110 2293	2111 2322
						2352	2353	~1/1	~~UI	~~U~	~~JI	WWJW	~~UI	LLUL	wwdw	んしょう	WUWE
24	U	0000018	1	2488	~~~		~000										
25	U	0000019	1	2489													
26	U	0000001A	1	2490													
27	U	0000001B	1	2491													
[28 [29	U U	0000001C 0000001D	<u>1</u> 1	2492 2493													
2ADDR	A	00000010	4	426	550	580	610	641	671	701	732	762	792	823	853	883	914
		30000010	•		944	974	1008	1038	1068	1099	1129	1159	1190	1220	1250	1281	1311
						1372	1402	1432	1466	1496	1526	1557	1587	1617	1648	1678	1708
						769	1799	1830	1860	1890	1925	1955	1985	2016	2046	2076	2107

		- e7- 17- AddS											03 Apr	2023	15: 59:	II Pa	ge	6 3
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
10	**	0000000		0.407	2137	2167	2198	2228	2258	2289	2319	2349						
3	U	00000003	1	2467														
(30 (31	U	0000001E 0000001F	1	2494 2495														
3ADDR	Å	00000011	4	427	552	582	612	643	673	703	734	764	794	825	855	885	916	ś
O.IDDIN	.1	0000011	•	12.	946 1343 1741 2139	976 1374 1771 2169	1010 1404 1801 2200	1040 1434 1832 2230	1070 1468 1862 2260	1101 1498 1892 2291	1131 1528 1927 2321	1161 1559 1957 2351	1192 1589 1987	1222 1619 2018	1252 1650 2048	1283 1680 2078	1313 1710 2109	;
'4	U	0000004	1	2468	2100	2100	2200	2200	2200	2201	2021	2001						
[5]	U	00000005	1	2469														
[6	U	00000006	1	2470														
77 78	U	00000007 00000008	1	2471 2472														
9	II	00000008	1	2472														
0001	IJ	0000003 000002A8	1	190	178	191												
(1	F	000002A8	4	549	536	101												
10	F	00001650	$\overline{4}$	822	809													
11	F	000016E8	4	852	839													
112	F	00001780	4	882	869													
13	<u>F</u>	00001818	4	913	900													
114	F	000018B0	4	943	930													
(15)	F	00001948	4	973	960													
(16 (17	F F	000019E0 00001A78	4	1007 1037	994 1024													
118	F	00001A78	4 4	1067	1054													
119	F	00001B10	4	1098	1085													
2	$ar{\mathbf{F}}$	00001190	$ar{4}$	579	566													
(20	\mathbf{F}	00001C40	4	1128	1115													
21	<u>F</u>	00001CD8	4	1158	1145													
22	F	00001D70	4	1189	1176													
23	F	00001E08	4	1219	1206													
24	F	00001EA0	4	1~10														
[25 [26	F	00001F38 00001FD0	4	1280 1310	1267 1297													
27	F	000011100	4		1327													
28	F	00002000	4		1358													
29	F	00002198	$\overline{4}$	1401	1388													
(3	F	00001228	4	609	596													
30	F	00002230	4	1431	1418													
(31	F	000022C8	4	1465	1452													
(32	F	00002360	4		1482													
(33	F F	000023F8	4		1512													
[34 [35	r T	00002490 00002528	4	1556 1586	1543 1573													
.36	F F	00002528 000025C0	4	1616	1603													
37	F	00002500	4	1647	1634													
38	F	000026F0	$\overline{4}$		1664													
(39	F	00002788	$ar{4}$	1707	1694													
74	F	000012C0	4	640	627													
40	<u>F</u>	00002820	4	1738	1725													
(41	F	000028B8	4	1768	1755													
(42 (42	r F	00002950	4	1798	1785													
(43	r	000029E8	4		1816													
44	F	00002A80	4	1859	1846													

		REFEREN		l 7- AddSı	ID									US APT	2023	15: 39: 11	rage	65
CHECK TABLE CR_C	70 495 450	177 2370 533	563	593	624	654	684	715	745	775	806	836	866	897	927	957	991	1021
_		1051 1570 2090	1082 1600 2120	1112 1631 2150	1142 1661 2181	1173 1691 2211	1203 1722 2241	1233 1752 2272	1264 1782 2302	1294 1813 2332	1324 1843	1355 1873	1385 1908	1415 1938	1449 1968	1479 1999	1509 2029	1540 2059

