ASMA Ver.	0. 7. 0 zvector- e7-	10-multiply	'Add	28 Jul 2025 12: 08: 16 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 ************************************
				4 * Zvector E7 instruction tests for VRR-d encoded: 5 *
				6 * E7A9 VMALH - Vector Multiply and Add Logical High
				7 * E7AA VMAL - Vector Multiply and Add Low 8 * E7AB VMAH - Vector Multiply and Add High
				9 * E7AC VMALE - Vector Multiply and Add Logical Even
				10 * E7AD VMALO - Vector Multiply and Add Logical Odd 11 * E7AE VMAE - Vector Multiply and Add Even 12 * E7AF VMAO - Vector Multiply and Add Odd
				13 * 14 * James Wekel March 2025
				15 * July 2025 - Vector-enhancements facility 3 update
				16 ************************************
				19 *
				20 * basic instruction tests 21 *
				22 *******************
				23 * This program tests proper functioning of the z/arch E7 VRR-d vector 24 * multiply and add (logical high, low, high, logical even,
				25 * logical odd, even, and odd) instructions. 26 * Exceptions are not tested.
				27 *
				28 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch 29 * obvious coding errors. None of the tests are thorough. They are
				30 * NOT designed to test all aspects of any of the instructions. 31 *
				32 ********************
				33 * 34 * *Testcase zvector-e7-10-multiplyAdd 35 * *
				36 * * Zvector E7 instruction tests for VRR-d encoded:
				38 * * E7A9 VMALH - Vector Multiply and Add Logical High
				39 * * E7AA VMAL - Vector Multiply and Add Low 40 * * E7AB VMAH - Vector Multiply and Add High
				41 * * E7AC VMALE - Vector Multiply and Add Logical Even
				42 * * E7AD VMALO - Vector Multiply and Add Logical Odd 43 * * E7AE VMAE - Vector Multiply and Add Even
				44 * * E7AF VMAO - Vector Multiply and Add Odd 45 * *
				46 * * #
				47 * * # This tests only the basic function of the instruction. 48 * * # Exceptions are NOT tested.
				49 * * #
				51 * mainsize 2
				52 * numcpu 1 53 * sysclear
				54 * archl vl z/Arch 55 *
				56 * loadcore "\$(testpath)/zvector-e7-10-multiplyAdd.core" 0x0

SMA Ver.	0. 7. 0 zvector- e7-	· 10- mul ti ply	/Add			28 Jul 2025 12: 08: 16 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT		
				66 *****	*****	**************
				67 * 68 *	FCHEC	K Macro - Is a Facility Bit set?
				69 * 70 *		e facility bit is NOT set, an message is issued and est is skipped.
				71 * 72 *		k uses RO, R1 and R2
				73 *	ECUEC	K 134, 'vector-packed-decimal'
				74 * eg. 75 *****	******	***************
				76 77	MACRO FCHEC	K &BITNO, &NOTSETMSG
				78 . *		&BITNO: facility bit number to check
				79 . * 80	I.CI.A	&NOTSETMSG: 'facility name' &FBBYTE Facility bit in Byte
				81		&FBBIT Facility bit within Byte
				82 83	I.CI.A	&L(8)
				84 &L(1) 85		128, 64, 32, 16, 8, 4, 2, 1 bit positions within byte
				86 &FBBY		&BITNO/8
				87 &FBBIT 88 .*		&L((&BITNO-(&FBBYTE*8))+1) 0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'
				89		
				90 91 *	В	X&SYSNDX Fcheck data area
				92 *	WONDY DO	ski p messgae
				93 SKT&SY 94	YSNDX DC DC	C' Skipping tests: ' C&NOTSETMSG
				95	DC	C' (bit &BITNO) is not installed.'
				96 SKL&SY 97 *	YSNDX EQU	*-SKT&SYSNDX facility bits
				98	DS	FD gap
				99 FB&SYS 100	SNDX DS DS	4FD
				101 *		0 1
				102 X&SYSI		DO ((VOCUCNINY EDOCUCNINY) /O) 1
				103 104	LA STFLE	RO, ((X&SYSNDX-FB&SYSNDX)/8)-1 FB&SYSNDX get facility bits
				105		
				106 107		RO, RO RO, FB&SYSNDX+&FBBYTE get fbit byte
				108	N	RO, =F' &FBBIT' is bit set?
				109 110 *	BNZ	XC&SYSNDX
					ility bit	not set, issue message and exit
				113	LA	RO, SKL&SYSNDX message length
				114 115		R1, SKT&SYSNDX message address R2, MSG
				116		
				117 118 XC&SYS	B SNDX FOU	*E0J
				119	MEND	

ASMA Ver.	0. 7. 0 zvector-e7-1	0-multiply	Add			28 Jul 2025 12: 08: 16 Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				121 ******* 122 * 123 ******	Low core PSWs	*************	
00000000		0000000 0000000	000082E7	124 ZVE7TST 125	START 0 USING ZVE7TST, RO	Low core addressability	
		00000140	00000000	126 127 SVOLDPSV	V EQU ZVE7TST+X' 140	z/Arch Supervisor call old PSW	
0000000 000001A0 000001A8	00000001 80000000 00000000 00000200	00000000	000001A0	129 130 131	ORG ZVE7TST+X' 1AO DC X' 00000001800 DC AD(BEGIN)		
000001A6	0000000 0000200			131	DC AD(BEGIN)		
000001B0 000001D0 000001D8	00020001 80000000 0000000 0000DEAD	000001B0	000001D0	133 134 135	ORG ZVE7TST+X' 1DO DC X' 00020001800 DC AD(X' DEAD')		
000001E0		000001E0	00000200	137	ORG ZVE7TST+X' 200	Start of actual test program	
				139 ******* 140 * 141 ******	The actual "	**************************************	
				144 * Regis	tecture Mode: z/Arch ster Usage:		
				145 * 146 * R0 147 * R1-4	(work) (work)		
				148 * R5 149 * R6-R 150 * R8	Testing control	table - current test base	
				151 * R9 152 * R10 153 * R11	Second base regineration of the second base regineration to the second base regineration of th	ister ster	
				154 * R12 155 * R13 156 * R14	E7TESTS registe (work) Subroutine call		
				157 * R15 158 * 159 ******		utine call or work ***********************************	
00000200 00000200		00000200 00001200		161 162	USING BEGIN, R8 USING BEGIN+4096, R		
00000200	0.400	00002200		163	USING BEGIN+8192, R	10 THIRD Base Register	
00000202	0580 0680			165 BEGIN 166	BALR R8, 0 BCTR R8, 0	Initalize FIRST base register Initalize FIRST base register	
00000204	0680			167	BCTR R8, 0	Initalize FIRST base register	
	4190 8800 4190 9800		00000800	169 170 171	LA R9, 2048(, R8) LA R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register	

MINI VCI.	0. 7. 0 zvector- e7-1	to-mur ci pi y	Auu				28 Jul 2025 12: 08: 16 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				213 ******	*****	*********	*********
				214 * Is z/A	rchi ted	cture vector facility ins	stalled (bit 198) *********
					*****	********	*********
				216		_	
0.400000	4270 0470		00000070	217		K 198, 'Vector-enhancement	ts facility 3'
100002110	47F0 8158		00000358	218+	В	X0002	Esharb data anna
				219+* 220+*			Fcheck data area
00002D4	40404040 E2928997			221+SKT0002	DC	C' Skipping tests: '	skip messgae
000002E8	E58583A3 96996085			222+	DC DC	C' Vector-enhancements fa	acility 3'
0000306	404D8289 A340F1F9			223+	DC	C' (bit 198) is not inst	
		000004E	00000001	224+SKL0002	EQU	*-SKT0002	
				225+*			facility bits
00000328	00000000 00000000			226+	DS	FD	gap
0000330	00000000 00000000			227+FB0002	DS	4FD	
00000350	0000000 00000000			228+ 229+*	DS	FD	gap
		00000358	0000001	230+X0002	EQU	*	
00000358	4100 0004	0000000	00000004	231+	LÃ	RO, ((X0002-FB0002)/8)-1	
0000035C	B2B0 8130		00000330	232+		FB0002	get facility bits
0000360	B982 0000			233+	XGR	RO, RO	
0000364	4300 8148		00000348	234+	IC	RO, FB0002+24	get fbit byte
0000368	5400 8348		00000548	235+	N	RO, =F' 2'	is bit set?
000036C	4770 8180		00000380	236+ 237+*	BNZ	XC0002	
					tv hit	not set, issue message a	and evit
				239+*	cy bit	not set, issue message a	and Care
00000370	4100 004E		000004E	240+	LA	RO, SKL0002	message length
00000374	4110 80D4		000002D4	241+	LA	R1, SKT0002	message address
00000378	4520 8258		00000458	242+	BAL	R2, MSG	
000037C	47F0 8320	00000000	00000520	243+	В	ЕОЈ	
		00000380	00000001	244+XC0002	EQU	*	

ASMA Ver.	0. 7. 0 zvector-e7-1	0-multiply	Add				28 Jul 2025 12: 08: 16 Page 10
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				339 ******* 340 * 341 * 342 ******	Issue	HERCULES MESSAGE poin R2 = return address	**************************************
00000458 0000045C	4900 8354 07D2		00000554	344 MSG 345	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
0000045E	9002 8294		00000494	347	STM	RO, R2, MSGSAVE	Save registers
00000462 00000466 0000046A	4900 8356 47D0 826E 4100 005F		00000556 0000046E 0000005F	349 350 351	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
0000046E 00000470 00000472	1820 0620 4420 82A0		000004A0	353 MSGOK 354 355	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
	4120 200A 4110 82A6		0000000A 000004A6	357 358	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
0000047E 00000482	83120008 4780 828E		0000048E	360 361 362	DC BZ	X' 83', X' 12', X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
00000486 00000488	1222 4780 828E		0000048E	363 364 365	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
0000048C	0000			366	DC	Н' О'	CRASH for debugging purposes
0000048E 00000492	9802 8294 07F2		00000494	368 MSGRET 369	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
00000494 000004A0	00000000 00000000 D200 82AF 1000	000004AF	00000000	371 MSGSAVE 372 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
000004A6 000004AF	D4E2C7D5 D6C8405C 40404040 40404040			374 MSGCMD 375 MSGMSG 376	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector- e7- 1	10-multiply	Add					28 Jul 2025 12:08:16 Page	11
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
				379	****** * *****	***** Norma *****	**************************************	**************************************	
00000510	0000001 0000000			200	EQ IDOM	D.C.	ODLOL VIOCOCO	0400000001 AP(0)	
00000510	00020001 80000000				E0JPSW	DC		018000000', AD(0)	
00000520	B2B2 8310		00000510	384	ЕОЈ	LPSWE	E EOJPSW	Normal completion	
00000528	00020001 80000000			386	FAILPSW	DC	OD' O' , X' 000200	0180000000', AD(X'BAD')	
00000538	B2B2 8328		00000528	388	FAILTEST	LPSWE	FAILPSW	Abnormal termination	
				391			**************************************	**********	
0000053C	0000000				******** CTLRO	DS	F	CRO	
00000540	00000000			395		DS	F		
00000544 00000544 00000548 0000054C 00000550 00000554	00000040 00000002 00008084 00000001 0000 005F			397 398 399 400 401 402 403		LTORG	=F' 64' =F' 2' =A(E7TESTS) =F' 1' =H' 0' =AL2(L' MSGMSG)	Literals pool	
				404 405 406	*		constants		
		00000400 00001000 00010000 00100000	00000001 00000001 00000001		PAGE K64	EQU EQU EQU EQU	1024 (4*K) (64*K) (K*K)	One KB Size of one page 64 KB 1 MB	
		AABBCCDD 000000DD	00000001 00000001	411 412	REG2PATT REG2LOW	EQU	X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

1		0. 7. 0 zvector- e7-	- 0					28 Jul 2025 12: 08: 16 Page
145	LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
480 E7TEST DSECT					456 *****	******	******	***********
1000000					457 *	E7TEST I	DSECT	
1878 1878 1878 1878 1879					458 *****	* * * * * * * * * * *	******	*************
1878 1878 1878 1878 1879					160 F7TFST	ncect		
100004 0000	000000	00000000				DSECT ,	(0)	nointer to test
1000000	000004						00'	Test Number
165	000006					DC X'		
100008	000007	00				DC HI	L1' 00'	m4 used
100010	กกกกกด	40404040 40404040				DC CI	[Q! !	F7 name
100014 0000000								
100018 0000000 469 V4ADDR DC A(0) address of V source 100020 170 RESULT LENGTH result (expected) address 170 November 170 Nov	000014				468 V3ADDR	DC A((0)	
	000018	0000000			469 V4ADDR	DC A((0)	address of v4 source
100028						DC A((0)	
100000							(U) N	
175								yap V1 Output
476	000040							gap
477 * 478 * 478 * 478 * 478 * 479 * FOLIOWED BY EXPECTED RESULT 0010B4 00000000 000082E7 481 ZVE7TST CSECT , BS OF 484 **********************************								
478						test rou	utine will be	e here (from VRR-d macro)
A						followed	d by	
Macros to help build test tables						EX	KPECTED RESUL	.T
Macros to help build test tables								
### ### ### ### ### ### ### ### ### ##			00000000	000082E7				
### ### ##############################	0010B4				482	DS OF	ŀ	
### ### ##############################						* * * * * * * * * * * * * * * * * * *		
488 * 489 * macro to generate individual test 490 * 491					484 ***********************************	Macros to b		
### ### ### ### ### ### ### ### ### ##					486 *****	*********	**********	****************
### ### ### ### ### ### ### ### ### ##								
### ### ### ### ### ### ### ### ### ##					1QQ *			
490 * 491 MACRO 492 VRR_D &INST, &M5 493 .* 494 .* 495 * 496 GBLA &TNUM 497 &TNUM SETA &TNUM+1 498 499 DS OFD 500 USING *, R5 base for test data and test routine 501 502 T&TNUM DC A(X&TNUM) 503 DC H'&TNUM test number 504 DC X'00' 505 DC HL1'&M5' m5						o to genera	ate individua	al test
492					490 *	o co genere	acc mar vi auc	
493 .* & & & & & & & & & & & & & & & & & &							. NOM	
494 .* & &m5 - m5 field 495 496						VRR_D &I	INST, &M5	CINCT VDD d instruction under test
495 496								
496								
498 499 DS OFD 500 USING *, R5 base for test data and test routine 501 502 T&TNUM DC A(X&TNUM) address of test routine 503 DC H' &TNUM test number 504 DC X' 00' 505 DC HL1' &M5' m5					496			
499 DS OFD 500 USING *, R5 base for test data and test routine 501 502 T&TNUM DC A(X&TNUM) address of test routine 503 DC H' &TNUM test number 504 DC X' 00' 505 DC HL1' &M5' m5						SETA &1	ΓNUM+1	
500 USING *, R5 base for test data and test routine 501 502 T&TNUM DC A(X&TNUM) address of test routine 503 DC H' &TNUM test number 504 DC X' 00' 505 DC HL1' &M5' m5						DC OI	E n	
501 502 T&TNUM DC A(X&TNUM) address of test routine 503 DC H' &TNUM test number 504 DC X' 00' 505 DC HL1' &M5' m5								base for test data and test routine
502 T&TNUM DC A(X&TNUM) address of test routine 503 DC H' &TNUM test number 504 DC X' 00' DC HL1' &M5'						obina ,	2.0	and for cost duch and cost foutific
504 DC X' 00' 505 DC HL1' &M5' m5					502 T&TNUM			
505 DC HL1' &M5' m5								test number
								m5
					505 506			instruction name

ASMA Ver.	0. 7. 0 zvector- e7-	10-mul ti ply	Add				28 Jul 2025 12: 08: 16 Page 15
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				507 508 509 510 511 REA&TNUN		A(RE&TNUM+16) A(RE&TNUM+32) A(RE&TNUM+48) A(16) A(RE&TNUM)	address of v2 source address of v3 source address of v4 source result length result address
				512 513 V10&TNUN 514	DS 1 DS DS	FD XL16 FD	gap V1 output gap
				515 .* 516 * 517 X&TNUM	DS	OF	
				518 519 520	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
				521 522 523	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder
				524 525 526	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder
				527 528 529	&I NST VST	V22, V22, V23, V24, & V22, V10&TNUM	M5 test instruction (dest is a source) save v1 output
				530 531	BR	R11	return
				532 RE&TNUM 533 534 535	DROP MEND	OF R5	xl16 expected result
				539 *		_	nters to individual tests
				540 541 542		LE &TNUM	
				543 544 &CUR 545 .*	LCLA SETA	1	
				546 TTABLE 547 . LOOP 548 . *	DS ANOP	OF	
				549 550 . * 551 &CUR		A(T&CUR) &CUR+1	
				552 553 * 554	AI F DC	(&CUR LE &TNUM). L A(0)	OOP END OF TABLE
				555 556 . * 557	DC MEND	A(0)	
				558			

ASMA Ver.	0. 7. 0 zvector- e7- 1	0- mul ti pl y	Add				28 Jul 2025 12: 08: 16 Page 16
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			

				561 * 562 ******	E7 VR	R-d tests ********	*********
00004070				563	PRINT	DATA	
000010B8	00000000 00000000			564 565 *	DS	FD	
				566 * E7A9	VMALH	- Vector Multiply	y and Add Logical High
				567 * E7AA 568 * E7AB	VMAL	- Vector Multiply	y and Add Low y and Add High
				569 * E7AC 570 * E7AD	VMALE	- Vector Multiply	y and Add Low y and Add High y and Add Logical Even y and Add Logical Odd
				3/1 * E/AE	VIVAL	- vector multiply	y and Add Even
				572 * E7AF 573 *	VMAO	- Vector Multiply	y and Add Odd
				574 *	VRR- d	instruction, m5	
				575 * 576 *		followed by 16 byte expecte	ed result (V1)
				577 *		16 byte V2 sour	rce
				578 * 579 *		16 byte V3 sour 16 byte V4 sour	rce
				580 * 581 * VMAIH		ctor Multiply and A	
				582 *			
				583 * Byte 584	VRR D	VMALH, 0	
000010C0		00001000		585 +	DS	OFD	has for test data and test mouting
	00001108	000010C0		586+ 587+T1	USI NG DC	A(X1)	base for test data and test routine address of test routine
000010C4 000010C6				588+ 589+	DC DC	H' 1' X' 00'	test number
000010C7	00			590 +	DC	HL1' 0'	m5
000010C8 000010D0	E5D4C1D3 C8404040 0000114C			591+ 592+	DC DC	CL8' VMALH' A(RE1+16)	instruction name address of v2 source
000010D4	0000115C			593 +	DC	A(RE1+32)	address of v3 source
	0000116C 00000010			594+ 595+	DC DC	A(RE1+48) A(16)	address of v4 source result length
000010E0	0000113C 00000000 00000000			596+REA1 597+	DC DS	A(RE1) FD	result address
000010F0	0000000 00000000			598+V101	DS DS	XL16	gap V1 output
	00000000 00000000 0000000 00000000			599+	DS	FD	gap
				600+*			8-r
00001108 00001108	E310 5010 0014		00000010	601+X1 602+	DS LGF	OF R1, V2ADDR	load v2 source
0000110E	E761 0000 0806		00000000	603+	VL	v22, 0(R1)	use v22 to test decoder
0000111A	E310 5014 0014 E771 0000 0806		$00000014 \\ 00000000$	604+ 605+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder
	E310 5018 0014 E781 0000 0806		00000018 00000000	606+ 607+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder
0000112C	E766 7000 8FA9			608+	VMALH	V22, V22, V23, V24, 0	test instruction (dest is a source)
	E760 5030 080E 07FB		000010F0	609+ 610+	VST BR	V22, V101 R11	save v1 output return
0000113C				611+RE1	DC	OF	xl16 expected result
	FE000000 00000002 0000000C 000000F4			612+ 613	DROP DC	R5 XL16' FE00000000000	0002 000000C000000F4' result

	0. 7. 0 zvector- e7- 1						28 Jul 2025	12: 08: 16	Page	17
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
0000114C 00001154	FF000000 00000019 00000038 000000FA			614	DC	XL16' FF000000000000	0019 00000038000000FA'	v2		
0000115C	FF000000 00000019			615	DC	XL16' FF00000000000	0019 00000038000000FA'	v3		
00001164 0000116C				616	DC	XL16' 00000000000000	000 000000000000000000000	$\mathbf{v4}$		
00001174	00000000 00000000			617						
00001100				618		VMALH, 0				
00001180 00001180		00001180		619+ 620+	DS USING	OFD *. R5	base for test data and	test routi	ne	
00001180	000011C8			621+T2	DC	A(X2)	address of test routine			
00001184 00001186	0002 00			622+ 623+	DC DC	H' 2' X' 00'	test number			
00001187	00 ECD4C1D0 C0404040			624+	DC	HL1' 0'	m5			
00001188 00001190	E5D4C1D3 C8404040 0000120C			625+ 626+	DC DC	CL8' VMALH' A(RE2+16)	instruction name address of v2 source			
00001194	0000121C			627+	DC	A(RE2+32)	address of v3 source			
00001198 0000119C	0000122C 00000010			628+ 629+	DC DC	A(RE2+48) A(16)	address of v4 source result length			
000011A0 000011A8	000011FC			630+REA2 631+	DC	A(RE2) FD	result address			
000011A8	00000000 00000000 0000000 00000000			632+V102	DS DS	XL16	gap V1 output			
000011B8 000011C0	00000000 00000000 0000000 00000000			633+	DS	FD	_			
				634+*			gap			
000011C8 000011C8	E310 5010 0014		00000010	635+X2 636+	DS LGF	OF R1, V2ADDR	load v2 source			
000011CE	E761 0000 0806		00000000	637+	VL	v22, 0(R1)	use v22 to test decoder			
000011D4 000011DA	E310 5014 0014 E771 0000 0806		00000014 00000000	638+ 639+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
000011E0	E310 5018 0014		0000018	640 +	LGF	R1, V4ADDR	load v4 source			
000011E6	E781 0000 0806 E766 7000 8FA9		00000000	641+ 642+	VL VMAIH	v24, 0(R1) V22, V22, V23, V24, 0	use v24 to test decoder test instruction (de	stis a so	urce)	
000011F2	E760 5030 080E		000011B0	643+	VST	V22, V102	save v1 output	se is a so	ui ee,	
000011F8 000011FC	07FB			644+ 645+RE2	BR DC	R11 OF	return xl16 expected result			
000011FC	TT000004 0000000			646+	DROP	R5	•			
000011FC 00001204	FE000001 00000006 000000C 000000F4			647	DC	XL16' FE00000100000	0006 0000000C000000F4'	result		
0000120C	FF0000FF 00000029			648	DC	XL16' FF0000FF00000	0029 00000038000000FA'	v2		
00001214 0000121C	00000038 000000FA FF000001 00000029			649	DC	XL16' FF00000100000	0029 00000038000000FA'	v3		
00001224 0000122C	00000038 000000FA 00000001 0000002F			650	DC	VI 16' 000000010000	002F 0000000000000002'	v4		
0001220	00000001 0000021				ВС	ALIO 000000100000	000000000000000000000000000000000000000	VI		
				651 652	VRR D	VMALH, O				
0001240		00001010		653+	DS _	OFD				
00001240 00001240	00001288	00001240		654+ 655+T3	USI NG DC	*, R5 A(X3)	base for test data and address of test routine		ne	
00001244	0003			656+	DC	Н' 3'	test number			
00001246 00001247	00 00			657+ 658+	DC DC	X' 00' HL1' 0'	m5			
00001248	E5D4C1D3 C8404040			659+	DC	CL8' VMALH'	instruction name			
00001250 00001254	000012CC 000012DC			660+ 661+	DC DC	A(RE3+16) A(RE3+32)	address of v2 source address of v3 source			
						,				

0000000

00000014

0000000

00000018

0000000

00001330

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd

ADDR1

ADDR2

0000010

0000000

00000014

0000000

0000018

00000000

00001270

STM

662+

663+

665+

667+

670 +

671 +

672 +

673 +

674 +

675+

676+

677 +

678+

680 +

681

682

683

684

695+

696 +

697 +

699+

710+

711 +

698+REA4

700+V104

679+RE3

668+*

669+X3

664+REA3

666+V103

DC

DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

LGF

VL

VST

BR

DC

DC

DC

DC

DC

DS

DC

DC

DC

DC

DS

DS

DROP

A(RE3+48)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

R1, V4ADDR

v24, 0(R1)

V22, V103

R11

0F

R5

VRR D VMALH, O

OFD

VMALH V22, V22, V23, V24, 0

A(16)

FD

FD

0F

XL16

A(RE3)

OBJECT CODE

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E310 5018 0014

E781 0000 0806

E766 7000 8FA9

E760 5030 080E

FF000000 00000000

0000000 00000001

FF020304 05060708

090A0B0C 0D0E0F10

FF020304 05060708

090A0B0C 0D0E0F10

FF020304 05060708

O9OAOBOC ODOEOF10

E5D4C1D3 C8404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E310 5014 0014

E771 0000 0806

E310 5018 0014

E781 0000 0806

E766 7000 8FA9

E760 5030 080E

00001348

0000138C

0000139C

000013AC

00000010

0000137C

0000134E E761 0000 0806

0004

00

00

07FB

000012EC

0000010

000012BC

LOC

00001258

0000125C

00001260

00001268

00001270

00001278

00001280

00001288

00001288

0000128E

00001294

0000129A

000012A0

000012A6

000012AC

000012B2

000012B8

000012BC

000012BC

000012BC

000012C4 000012CC

000012D4

000012DC

000012E4

000012EC

000012F4

00001300

00001300

00001300

00001304

00001306

00001307

00001308

00001310

00001314

00001318

0000131C

00001320

00001328

00001330

00001338

00001340

00001348

00001348

00001354 0000135A

00001360

00001366

0000136C

00001372

689 + T4DC A(X4) DC H' 4' 690 +X' 00' 691 +DC HL1' 0' 692 +DC CL8' VMALH' 693+ DC 694 +DC

USING *, R5

instruction name A(RE4+16)address of v2 source A(RE4+32) address of v3 source A(RE4+48)address of v4 source A(16) result length A(RE4) result address FD gap V1 output

m5

gap

return

701+ DS FD gap 702+* 703+X4 DS 0F

XL16

V22, V104

704+ LGF R1, V2ADDR load v2 source v22, 0(R1)use v22 to test decoder 705+ VL 706+ LGF R1, V3ADDR load v3 source 707+ VL v23, 0(R1)use v23 to test decoder 708+ **LGF** R1, V4ADDR load v4 source 709+ VL

v24, 0(R1)use v24 to test decoder VMALH V22, V22, V23, V24, 0 test instruction (dest is a source)

save v1 output

ASMA Ver.	0. 7. 0 zvector-e7-1	0-multiply	Add				28 Jul 2025	12: 08: 16 Pa	age 19
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00001378 0000137C	07FB			712+ 713+ R E4	BR DC	R11 OF	return xl16 expected result		
0000137C 0000137C 00001384	FF000000 00000000 00000000 00000000 000000			714+ 715	DROP DC	R5 XL16' FF000000000000	0000 0000000000000000000000000000000000	result	
	FF020304 05060708 090A0B0C 0D0E0F10			716	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2	
0000139C	FF010102 02030304 04050506 06070708			717	DC	XL16' FF01010202030	0304 0405050606070708'	$\mathbf{v3}$	
000013AC	FF020304 05060708 090A0B0C 0D0E0F10			718	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v 4	
000013C0				719 720 721+	VRR_D DS	VMALH, O OFD			
000013C0 000013C0 000013C4	00001408 0005	000013C0		722+ 723+T5 724+	USING DC DC		base for test data and address of test routine test number		
000013C6	00			725+	DC	X' 00'			
000013C7 000013C8	00 E5D4C1D3 C8404040			726+ 727+	DC DC	HL1'0' CL8'VMALH'	m5 instruction name		
000013D0 000013D4	0000144C 0000145C			728+ 729+	DC DC	A(RE5+16) A(RE5+32)	address of v2 source address of v3 source		
000013D8 000013DC	0000146C			730+ 731+	DC	A(RE5+48)	address of v4 source		
000013E0	0000143C			732+REA5	DC DC	A(16) A(RE5)	result length result address		
000013E8 000013F0	00000000 00000000 00000000 00000000			733+ 734+V105	DS DS	FD XL16	gap V1 output		
000013F8 00001400	00000000 00000000 00000000 00000000			735+	DS	FD	gap		
00001408				736+* 737+X5	DS	0F			
00001408	E310 5010 0014		00000010	738+	LGF	R1, V2ADDR	load v2 source		
0000140E 00001414	E761 0000 0806 E310 5014 0014		00000000 0000014	739+ 740+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
0000141A	E771 0000 0806		00000000	741+	VL	v23, 0(R1)	use v23 to test decoder		
00001420 00001426	E310 5018 0014 E781 0000 0806		00000018 00000000	742+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder		
00001426 0000142C	E766 7000 8FA9		0000000	743+ 744+		V24, U(K1) V22, V22, V23, V24, 0			ce)
00001432	E760 5030 080E		000013F0	745+	VST	V22, V105	save v1 output	se is a source	
00001438	07FB			746+	BR	R11	return		
0000143C 0000143C				747+RE5 748+	DC DROP	OF R5	xl16 expected result		
0000143C	FF000000 00000000			749 ⁺	DC		0000 0000000000000000000000000000000000	resul t	
00001444 0000144C	00000000 00000000 FF020304 05060708			750	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2	
00001454 0000145C	090A0B0C 0D0E0F10 FF000000 00000001			751	DC	XL16' FF00000000000	0001 0101010101010102'	v3	
00001464 0000146C	01010101 01010102 FF020304 05060708			752	DC		0708 090A0B0C0D0E0F10'	v4	
	. , ,			753 754 * Halfwor 755		VMALH, 1			
00001480 00001480 00001480	000014C8	00001480		756+ 757+ 758+T6	DS USING DC	OFD	base for test data and address of test routine		
30001100	00001100			. 00119	20	()	add obs of cost foutille		

ASMA Ver.	0. 7. 0 zvector- e7- 1	0-multiply	Add				28 Jul 2025 12: 08: 16 Page	20
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
00001484	0006			759+	DC	Н' 6'	test number	
00001486	00			760+		X' 00'	cese number	
00001487	01			761+	DC	HL1' 1'	m5	
00001488	E5D4C1D3 C8404040			762+	DC	CL8' VMALH'	instruction name	
00001490	0000150C			763 +	DC	A(RE6+16)	address of v2 source	
00001494	0000151C			764+	DC	A(RE6+32)	address of v3 source	
00001498	0000152C			765 +	DC	A(RE6+48)	address of v4 source	
0000149C 000014A0	00000010 000014FC			766+ 767+REA6	DC	A(16)	result length result address	
000014A0 000014A8	000014FC 000000000			767+KEA6 768+	DC DS	A(RE6) FD		
000014R0	0000000 0000000			769+V106	DS DS	XL16	gap V1 output	
000014B8	0000000 00000000							
000014C0	00000000 00000000			770 +	DS	FD	gap	
00001100				771+*	D.C	A.T.		
00001468	E210 5010 0014		00000010	772+X6	DS	OF	11-0	
000014C8 000014CE	E310 5010 0014 E761 0000 0806		00000010 00000000	773+ 774+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder	
000014CE 000014D4	E310 5014 0014		0000000	775+	LGF	R1, V3ADDR	load v3 source	
000014D4	E771 0000 0806		00000014	776+	VL	v23, O(R1)	use v23 to test decoder	
000014E0	E310 5018 0014		00000018	777+	LGF	R1, V4ADDR	load v4 source	
000014E6	E781 0000 0806		00000000	778+	VL	v24, 0(R1)	use v24 to test decoder	
000014EC	E766 7100 8FA9		00001470	779+		V22, V22, V23, V24, 1		
000014F2	E760 5030 080E		000014B0	780+	VST	V22, V106	save v1 output	
000014F8 000014FC	07FB			781+ 782+RE6	BR DC	R11 0F	return xl16 expected result	
000014FC				782+RE0 783+	DROP	R5	Alto expected result	
000014FC	FE010000 00000000			784	DC		0000 00000000000000000000' result	
00001504	00000000 00000000							
0000150C	FF000000 00000019			785	DC	XL16' FF000000000000	0019 00000038000000FA' v2	
00001514	00000038 000000FA			786	DC	VI 16' EE00000000000	0019 00000038000000FA' v3	
0000151C 00001524	FF000000 00000019 00000038 000000FA			700	DC	ALIO FF0000000000	0019 00000038000000FA' v3	
0000152T	0000000 0000000			787	DC	XL16' 0000000000000	0000 000000000000000000000 v4	
00001201	0000000 00000000							
				788		_		
00001740				789		VMALH, 1		
00001540		00001540		790+	DS	OFD * DE	has for test data and test mouting	
00001540 00001540	00001588	00001540		791+ 792+T7	USI NG DC	A(X7)	base for test data and test routine address of test routine	
00001544	0001388			792+17 793+	DC DC	H' 7'	test number	
00001511	00			794 +	DC	X' 00'		
00001547	01			795+	DC	HL1' 1'	mб	
00001548	E5D4C1D3 C8404040			796+	DC	CL8' VMALH'	instruction name	
00001550	000015CC			797+	DC	A(RE7+16)	address of v2 source	
$00001554 \\ 00001558$	000015DC 000015EC			798+ 799+	DC DC	A(RE7+32) A(RE7+48)	address of v3 source address of v4 source	
0000155C	000013EC			800+	DC DC	A(16)	result length	
00001560	000015BC			801+REA7	DC	A(RE7)	result address	
00001568	00000000 00000000			802+	DS	FD		
00001570	00000000 00000000			803+V107	DS	XL16	gap V1 output	
00001578	00000000 00000000			904.	DC	ED	or on	
00001580	0000000 00000000			804+ 805+*	DS	FD	gap	
00001588				806+X7	DS	0F		
00001588	E310 5010 0014		00000010	807+	LGF	R1, V2ADDR	load v2 source	
0000158E	E761 0000 0806		00000000	808+	VL	v22, 0(R1)	use v22 to test decoder	

ASMA ver.	0. 7. 0 zvector- e / - 1	o-murtipry	Ada				28 Jul 2025	12: 08: 16 Page	21
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
00001594 0000159A 000015A0 000015A6 000015AC 000015B2 000015B8	E310 5014 0014 E771 0000 0806 E310 5018 0014 E781 0000 0806 E766 7100 8FA9 E760 5030 080E 07FB		00000014 00000000 00000018 00000000 00001570	809+ 810+ 811+ 812+ 813+ 814+ 815+	LGF VL LGF VL VMALH VST BR	R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 1 V22, V107 R11	load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (des		
000015BC 000015BC 000015BC	FE010000 00000000			816+RE7 817+ 818	DC DROP DC	OF R5 XL16' FE01000000000	xl16 expected result	resul t	
000015C4 000015CC 000015D4	00000000 00000000 FF0000FF 00000029 00000038 000000FA			819	DC	XL16' FF0000FF00000	0029 00000038000000FA'	v2	
000015DC	FF000001 00000029			820	DC	XL16' FF00000100000	0029 00000038000000FA'	v3	
000015E4 000015EC 000015F4	00000038 000000FA 00000001 0000002F 00000000 00000002			821	DC	XL16' 0000000100000	002F 0000000000000002'	v4	
00001600 00001600 00001600 00001604	00001648 0008	00001600		822 823 824+ 825+ 826+T8 827+	VRR_D DS USING DC DC	VMALH, 1 OFD *, R5 A(X8) H'8'	base for test data and address of test routine test number		
00001604 00001606 00001607 00001608	00 00 01 E5D4C1D3 C8404040			828+ 829+ 830+	DC DC DC	X' 00' HL1' 1' CL8' VMALH'	m5 instruction name		
00001610 00001614 00001618	0000168C 0000169C 000016AC			831+ 832+ 833+	DC DC DC	A(RE8+16) A(RE8+32) A(RE8+48)	address of v2 source address of v3 source address of v4 source		
0000161C 00001620 00001628	00000010 0000167C 00000000 00000000			834+ 835+REA8 836+	DC DC DS	A(16) A(RE8) FD	result length result address gap V1 output		
00001630 00001638	00000000 00000000 0000000 00000000			837+V108	DS	XL16	V1 output		
00001640	00000000 00000000			838+ 839+* 840+X8	DS	FD	gap		
00001648 00001648	E310 5010 0014		00000010	841+	DS LGF	OF R1, V2ADDR	load v2 source		
0000164E 00001654	E761 0000 0806 E310 5014 0014		$00000000 \\ 00000014$	842+ 843+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
0000165A	E771 0000 0806		0000000	844+	VL	v23, 0(R1)	use v23 to test decoder		
00001660 00001666 0000166C	E310 5018 0014 E781 0000 0806 E766 7100 8FA9		00000018 00000000	845+ 846+ 847+	LGF VL VMALH	R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 1	load v4 source use v24 to test decoder test instruction (de		
00001672 00001678 0000167C	E760 5030 080E 07FB		00001630	848+ 849+ 850+RE8	VST BR DC	V22, V108 R11 OF	save v1 output return xl16 expected result		
0000167C 0000167C 00001684	FE050009 00190031 0051007A 00AA00E2			851+ 852	DROP DC	R5	0031 0051007A00AA00E2'	result	
0000168C 00001694	FF020304 05060708 090A0B0C 0D0E0F10			853	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2	
0000169C	FF020304 05060708			854	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v3	
000016A4 000016AC 000016B4	090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10			855	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4	

ASMA Ver.	0. 7. 0 zvector-e7-1	10-multiply	Add				28 Jul 2025	12: 08: 16 Pa	ige 22
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
				856					
				857	VRR D	VMALH, 1			
000016C0				858+	DS DS	OFD			
000016C0		000016C0		859+	USING		base for test data and	test routine	
000016C0	00001708			860+T9	DC	A(X9)	address of test routine		
000016C4	0009			861+	DC	H' 9'	test number		
000016C6 000016C7	00 01			862+ 863+	DC DC	X' 00' HL1' 1'	m5		
000016C7	E5D4C1D3 C8404040			864+	DC	CL8' VMALH'	instruction name		
000016D0	0000174C			865+	DC	A(RE9+16)	address of v2 source		
000016D4	0000175C			866+	DC	A(RE9+32)	address of v3 source		
000016D8	0000176C			867+	DC	A(RE9+48)	address of v4 source		
000016DC 000016E0	00000010 0000173C			868+ 869+REA9	DC	A(16)	result length		
000016E0	00001730			870+	DC DS	A(RE9) FD	result address		
000016E0	0000000 0000000			871+V109	DS DS	XL16	gap V1 output		
000016F8	0000000 00000000						i i i i i i i i i i i i i i i i i i i		
00001700	00000000 00000000			872+	DS	FD	gap		
00001700				873+*	DC	0F			
$00001708 \\ 00001708$	E310 5010 0014		0000010	874+X9 875+	DS LGF	R1, V2ADDR	load v2 source		
00001708 0000170E	E761 0000 0806		00000010	876+	VL	v22, O(R1)	use v22 to test decoder		
00001714	E310 5014 0014		00000014	877+	ĹĠF	R1, V3ADDR	load v3 source		
0000171A	E771 0000 0806		00000000	878+	VL_	v23, 0(R1)	use v23 to test decoder		
00001720	E310 5018 0014		00000018	879+	LGF	R1, V4ADDR	load v4 source		
00001726 0000172C	E781 0000 0806 E766 7100 8FA9		0000000	880+ 881+	VL VMATH	v24, 0(R1) V22, V22, V23, V24, 1	use v24 to test decoder test instruction (des	st is a source	20)
00001720	E760 7100 8FAS E760 5030 080E		000016F0	882+	VIALII	V22, V109	save v1 output	st is a sourc	.e)
00001738	07FB		00001010	883+	BR	R11	return		
0000173C				884+RE9	DC	0F	xl16 expected result		
0000173C	EE040002 00040015			885+	DROP	R5	0015 00940097004E0000		
0000173C 00001744	FE040003 000A0015 00240037 004E0069			886	DC	AL16 FE040003000A	0015 00240037004E0069'	resul t	
	FF020304 05060708			887	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2	
00001754	O9OAOBOC ODOEOF10								
	FF010102 02030304			888	DC	XL16' FF01010202030	0304 0405050606070708'	v3	
00001764	04050506 06070708 EE020204 05060708			000	DC.	VI 16! EE02020405066	0708 090A0B0C0D0E0F10'	1	
0000176C 00001774	FF020304 05060708 090A0B0C 0D0E0F10			889	DC	AL10 FFU&U3U4U3U0U	7700 USUAUDUCUDUEUFIU	v4	
	JUNIODOC ODOLOTIO			890					
				891		VMALH, 1			
00001780		00001700		892+	DS	OFD * D5	have Constant I to 1		
00001780 00001780	000017C8	00001780		893+ 894+T10	USI NG DC	*, R5 A(X10)	base for test data and taddress of test routine	test routine	
00001780	000017C8			895+	DC	H' 10'	test number		
00001786	00			896+	DC	X' 00'			
00001787	01			897+	DC	HL1' 1'	m5		
00001788	E5D4C1D3 C8404040			898+	DC	CL8' VMALH'	instruction name		
00001790 00001794	0000180C 0000181C			899+ 900+	DC DC	A(RE10+16) A(RE10+32)	address of v2 source address of v3 source		
00001794	0000181C 0000182C			901+	DC	A(RE10+32)	address of v4 source		
0000179C	0000010			902+	DC	A(16)	result length		
000017A0	000017FC			903+REA10	DC	A(RE10)	result address		
000017A8 000017B0	0000000 0000000			904+ 905+V1010	DS DS	FD XL16	gap V1 output		
000017B0 000017B8	00000000 00000000 0000000 00000000			303+11010	אמ	VIIA	vi output		
00001700	0000000 0000000								

ASNA Ver.	0. 7. 0 zvector- e7- 1	lO-multiply	Add				28 Jul 2025 12: 08: 16 Page 23
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
000017C0	00000000 00000000			906+ 907+*	DS	FD	gap
000017C8				908+X10	DS	OF	
000017C8	E310 5010 0014		00000010	909+	LGF	R1, V2ADDR	load v2 source
000017CE	E761 0000 0806		00000000	910+	VL	v22, 0(R1)	use v22 to test decoder
000017D4	E310 5014 0014		00000014	911+	LGF	R1, V3ADDR	load v3 source
000017DA	E771 0000 0806		00000000	912+	VL	v23, 0(R1)	use v23 to test decoder
000017E0	E310 5018 0014		0000018	913+	LGF	R1, V4ADDR	load v4 source
000017E6	E781 0000 0806		00000000	914+	VL	v24, 0(R1)	use v24 to test decoder
000017EC	E766 7100 8FA9			915+			test instruction (dest is a source)
000017F2	E760 5030 080E		000017B0	916+	VST	V22, V1010	save v1 output
000017F8	O7FB			917+	BR	R11	return
000017FC				918+RE10	DC	OF	xl16 expected result
000017FC				919+	DROP	R5	
000017FC	FE030000 00000000			920	DC	XL16' FE0300000000	0000 0009000B000D000F' result
00001804	0009000B 000D000F						
0000180C	FF020304 05060708			921	DC	XL16' FF02030405060	0708
00001814							
	FF000000 00000001			922	DC	XL16' FF00000000000	0001 0101010101010102' v3
	01010101 01010102						
	FF020304 05060708			923	DC	XL16' FF02030405060	0708
00001834	O9OAOBOC ODOEOF10						
				924			
				925 * Word			
				926		VMALH, 2	
00001840				927+	DS	OFD	
00001840		00001840		928+	USI NG		base for test data and test routine
00001840	00001888			929+T11	DC	A(X11)	address of test routine
00001844	000B			930+	DC	H' 11'	address of test routine test number
00001844 00001846	000B 00			930+ 931+	DC DC	H' 11' X' 00'	test number
00001844 00001846 00001847	000B 00 02			930+ 931+ 932+	DC DC DC	H' 11' X' 00' HL1' 2'	test number m5
00001844 00001846 00001847 00001848	000B 00 02 E5D4C1D3 C8404040			930+ 931+ 932+ 933+	DC DC DC DC	H' 11' X' 00' HL1' 2' CL8' VMALH'	m5 instruction name
00001844 00001846 00001847 00001848 00001850	000B 00 02 E5D4C1D3 C8404040 000018CC			930+ 931+ 932+ 933+ 934+	DC DC DC DC	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16)	m5 instruction name address of v2 source
00001844 00001846 00001847 00001848 00001850 00001854	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC			930+ 931+ 932+ 933+ 934+ 935+	DC DC DC DC DC	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32)	m5 instruction name address of v2 source address of v3 source
00001844 00001846 00001847 00001848 00001850 00001854 00001858	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC			930+ 931+ 932+ 933+ 934+ 935+ 936+	DC DC DC DC DC DC	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48)	m5 instruction name address of v2 source address of v3 source address of v4 source
00001844 00001846 00001847 00001848 00001850 00001854 00001858	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 00000010			930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+	DC DC DC DC DC DC DC	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16)	m5 instruction name address of v2 source address of v3 source address of v4 source result length
00001844 00001846 00001847 00001850 00001854 00001858 0000185C 00001860	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 00000010 000018BC			930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11	DC DC DC DC DC DC DC DC DC	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11)	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address
00001844 00001846 00001847 00001850 00001854 00001858 0000185C 00001860 00001868	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 00000010 000018BC 00000000 00000000			930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+	DC	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address
00001844 00001846 00001847 00001850 00001854 00001858 0000185C 00001860 00001868	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 0000010 000018BC 00000000 00000000 00000000 00000000			930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11	DC DC DC DC DC DC DC DC DC	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11)	m5 instruction name address of v2 source address of v3 source address of v4 source result length
00001844 00001846 00001847 00001848 00001850 00001854 0000185C 00001860 00001868 00001870 00001878	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 0000010 000018BC 0000000 00000000 00000000 00000000 000000			930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011	DC	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD XL16	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output
00001844 00001846 00001847 00001850 00001854 00001858 0000185C 00001860 00001868	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 0000010 000018BC 00000000 00000000 00000000 00000000			930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011	DC	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address
00001844 00001846 00001847 00001850 00001854 00001858 0000185C 00001860 00001868 00001870 00001878	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 0000010 000018BC 0000000 00000000 00000000 00000000 000000			930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011	DC	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD XL16 FD	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output
00001844 00001846 00001847 00001848 00001850 00001854 0000185C 00001860 00001868 00001870 00001880	000B 00 02 E5D4C1D3 C8404040 000018CC 000018BC 0000010 000018BC 00000000 00000000 00000000 00000000 000000		0000010	930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011 941+ 942+* 943+X11	DC D	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD XL16 FD	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap
00001844 00001846 00001847 00001848 00001850 00001854 0000185C 00001860 00001868 00001870 00001878 00001888	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 00000010 000018BC 00000000 00000000 00000000 00000000 000000		00000010 00000000	930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011 941+ 942+* 943+X11 944+	DC D	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD XL16 FD OF R1, V2ADDR	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source
00001844 00001846 00001847 00001848 00001850 00001854 0000185C 00001860 00001868 00001870 00001878 00001888 00001888	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 0000010 000018BC 0000000 00000000 0000000 00000000 000000		00000000	930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011 941+ 942+* 943+X11 944+ 945+	DC D	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD XL16 FD OF R1, V2ADDR v22, O(R1)	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder
00001844 00001846 00001847 00001848 00001850 00001854 0000185C 00001860 00001868 00001870 00001878 00001880 00001888 00001888 00001888	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 0000010 000018BC 0000000 00000000 0000000 00000000 000000		00000000 0000014	930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011 941+ 942+* 943+X11 944+ 945+ 946+	DC D	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source
00001844 00001846 00001847 00001848 00001850 00001854 0000185C 00001860 00001868 00001870 00001878 00001888 00001888	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 0000010 000018BC 0000000 00000000 0000000 00000000 000000		00000000	930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011 941+ 942+* 943+X11 944+ 945+	DC LGF VL LGF VL	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder
00001844 00001846 00001847 00001848 00001850 00001854 0000185C 00001860 00001868 00001870 00001870 00001880 00001880 00001888 00001888 0000188E 00001894 00001894	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 0000010 000018BC 0000000 00000000 0000000 00000000 000000		00000000 00000014 00000000	930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011 941+ 942+* 943+X11 944+ 945+ 946+ 947+	DC D	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder
00001844 00001846 00001847 00001848 00001850 00001854 0000185C 00001860 00001868 00001870 00001870 00001880 00001888 00001888 00001888 00001884 00001894 000018A0	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 0000010 000018BC 0000000 00000000 0000000 00000000 000000		0000000 0000014 0000000 0000018	930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011 941+ 942+* 943+X11 944+ 945+ 946+ 947+ 948+	DC LGF VL LGF VL	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1)	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder
00001844 00001846 00001847 00001848 00001850 00001854 0000185C 00001860 00001868 00001870 00001878 00001880 00001888 00001888 00001888 00001894 000018A0 000018A6	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 00000010 000018BC 00000000 00000000 00000000 00000000 000000		0000000 0000014 0000000 0000018	930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011 941+ 942+* 943+X11 944+ 945+ 946+ 947+ 948+ 949+	DC LGF VL LGF VL	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder
00001844 00001846 00001847 00001848 00001850 00001854 0000185C 00001860 00001868 00001870 00001870 00001880 00001888 00001888 00001888 00001886 00001894 000018A0 000018A6	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 00000010 000018BC 0000000 00000000 0000000 00000000 000000		0000000 0000014 0000000 0000018 00000000	930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011 941+ 942+* 943+X11 944+ 945+ 946+ 947+ 948+ 949+ 950+ 951+ 952+	DC LGF VL LGF VL LGF VL VMALH	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 2	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source)
00001844 00001846 00001847 00001848 00001850 00001854 0000185C 00001860 00001868 00001870 00001870 00001880 00001880 00001888 0000188E 00001894 000018AC 000018B2 000018B2 000018B8	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 0000010 000018BC 0000000 00000000 0000000 00000000 000000		0000000 0000014 0000000 0000018 00000000	930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011 941+ 942+* 943+X11 944+ 945+ 946+ 947+ 948+ 949+ 950+ 951+ 952+ 953+RE11	DC D	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 2 V22, V1011 R11 OF	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source) save v1 output
00001844 00001846 00001847 00001848 00001850 00001854 0000185C 00001860 00001868 00001870 00001870 00001880 00001880 0000188E 0000188E 00001894 000018AC 000018B2 000018B2 000018BC 000018BC	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 0000010 000018BC 00000000 00000000 00000000 00000000 000000		0000000 0000014 0000000 0000018 00000000	930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011 941+ 942+* 943+X11 944+ 945+ 946+ 947+ 948+ 949+ 950+ 951+ 952+ 953+RE11 954+	DC D	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 2 V22, V1011 R11 OF R5	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source) save v1 output return xl16 expected result
00001844 00001847 00001848 00001850 00001854 00001858 0000185C 00001860 00001868 00001870 00001870 00001888 00001888 0000188E 00001894 00001894 000018AC 000018BC 000018BC 000018BC	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 00000010 000018BC 00000000 00000000 00000000 00000000 000000		0000000 0000014 0000000 0000018 00000000	930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011 941+ 942+* 943+X11 944+ 945+ 946+ 947+ 948+ 949+ 950+ 951+ 952+ 953+RE11	DC D	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 2 V22, V1011 R11 OF R5	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source) save v1 output return
00001844 00001846 00001847 00001848 00001850 00001854 0000185C 00001860 00001868 00001870 00001870 00001880 00001880 0000188E 0000188E 00001894 000018AC 000018B2 000018B2 000018BC 000018BC	000B 00 02 E5D4C1D3 C8404040 000018CC 000018DC 000018EC 0000010 000018BC 00000000 00000000 00000000 00000000 000000		0000000 0000014 0000000 0000018 00000000	930+ 931+ 932+ 933+ 934+ 935+ 936+ 937+ 938+REA11 939+ 940+V1011 941+ 942+* 943+X11 944+ 945+ 946+ 947+ 948+ 949+ 950+ 951+ 952+ 953+RE11 954+	DC D	H' 11' X' 00' HL1' 2' CL8' VMALH' A(RE11+16) A(RE11+32) A(RE11+48) A(16) A(RE11) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 2 V22, V1011 R11 OF R5	m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source) save v1 output return xl16 expected result

	0. 7. 0 zvector- e7- 1	1 0					28 Jul 2025	12: 08: 16	Page	24
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
000018CC 000018D4	FF000000 00000019 00000038 000000FA			956	DC	XL16' FF00000000000	0019 00000038000000FA'	v2		
000018DC	FF000000 00000019			957	DC	XL16' FF00000000000	0019 00000038000000FA'	v3		
000018E4 000018EC	00000038 000000FA 00000000 00000000			958	DC	XL16' 00000000000000	0000 0000000000000000000000000000000000	v4		
000018F4	00000000 00000000			959						
00001000				960		VMALH, 2				
00001900 00001900		00001900		961+ 962+	DS USI NG	OFD *, R 5	base for test data and	test routi	ne	
00001900 00001904	00001948 000C			963+T12 964+	DC DC	A(X12) H' 12'	address of test routine test number			
00001906	00			965+	DC	X' 00'				
00001907 00001908	02 E5D4C1D3 C8404040			966+ 967+	DC DC	HL1'2' CL8'VMALH'	m5 instruction name			
00001910	0000198C			968+	DC	A(RE12+16)	address of v2 source			
00001914 00001918	0000199C 000019AC			969+ 970+	DC DC	A(RE12+32) A(RE12+48)	address of v3 source address of v4 source			
0000191C 00001920	00000010 0000197C			971+ 972+REA12	DC DC	A(16) A(RE12)	result length result address			
00001928	00000000 00000000			973+	DS	FD	gap V1 output			
00001930 00001938	00000000 00000000 0000000 00000000			974+V1012	DS	XL16	V1 output			
00001940	00000000 00000000			975+ 976+*	DS	FD	gap			
00001948	E210 E010 0014		0000010	977+X12	DS	OF	load vo govern			
00001948 0000194E	E310 5010 0014 E761 0000 0806		00000010 00000000	978+ 979+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
00001954 0000195A	E310 5014 0014 E771 0000 0806		00000014 00000000	980+ 981+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
00001960	E310 5018 0014		0000018	982+	LGF	R1, V4ADDR	load v4 source			
00001966 0000196C	E781 0000 0806 E766 7200 8FA9		00000000	983+ 984+	VL VMAT.H	v24, 0(R1) V22, V22, V23, V24, 2	use v24 to test decoder test instruction (de	st is a so	urce)	
00001972	E760 5030 080E		00001930	985 +	VST	V22, V1012	save v1 output	oc is a so	ui cc,	
00001978 0000197C	07FB			986+ 987+RE12	BR DC	R11 OF	return xl16 expected result			
0000197C 0000197C	FE0100FF 00000000			988+ 989	DROP DC	R5	0000 0000000000000000000000000000000000	resul t		
00001984	0000000 00000000				DC			resurt		
0000198C 00001994	FF0000FF 00000029 00000038 000000FA			990	DC	XL16' FF0000FF00000	0029 00000038000000FA'	v2		
0000199C	FF000001 00000029			991	DC	XL16' FF00000100000	0029 00000038000000FA'	v3		
000019A4 000019AC	00000038 000000FA 00000001 0000002F			992	DC	XL16' 0000000100000	002F 0000000000000002'	v4		
000019B4	00000000 00000002			993 994	WDD D	VMALH, 2				
000019C0				995+	DS _	OFD				
000019C0 000019C0	00001A08	000019C0		996+ 997+T13	USI NG DC	*, R 5 A (X 13)	base for test data and address of test routine		ne	
000019C4	000D			998+	DC	H'13'	test number			
000019C6 000019C7	00 02			999+ 1000+	DC DC	X' 00' HL1' 2'	mб			
000019C8 000019D0	E5D4C1D3 C8404040 00001A4C			1001+ 1002+	DC DC	CL8' VMALH' A(RE13+16)	instruction name address of v2 source			
000019D0 000019D4	00001A4C 00001A5C			1002+	DC DC	A(RE13+10) A(RE13+32)	address of v3 source			

ASMA Ver.	0. 7. 0 zvector- e7- 1	0-multiply	Add				28 Jul 2025 12: 08: 16 Page 25	
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
000019D8 000019DC 000019E0	00001A6C 00000010 00001A3C			1004+ 1005+ 1006+REA13	DC DC DC	A(RE13+48) A(16) A(RE13)	address of v4 source result length result address	
000019E8 000019F0 000019F8	0000000 00000000 0000000 0000000 0000000			1007+ 1008+V1013	DS DS		gap V1 output	
00001A00	0000000 0000000			1009+ 1010+*		FD	gap	
00001A08 00001A08 00001A0E	E310 5010 0014 E761 0000 0806		00000010 00000000	1011+X13 1012+ 1013+	LGF		load v2 source use v22 to test decoder	
00001A14 00001A1A	E310 5014 0014 E771 0000 0806 E310 5018 0014		00000014 00000000 00000018	1014+ 1015+ 1016+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder load v4 source	
00001A26 00001A2C 00001A32	E781 0000 0806 E766 7200 8FA9 E760 5030 080E		00000000 000019F0	1017+ 1018+ 1019+	VL		use v24 to test decoder test instruction (dest is a source)	
00001A38 00001A3C	07FB		OOOTSEO	1020+ 1021+RE13	BR DC	R11 OF	save v1 output return xl16 expected result	
00001A3C 00001A3C 00001A44	FE050207 00193C6A 0051B52B 00AA6E4D			1022+ 1023	DC		BC6A 0051B52B00AA6E4D' result	
00001A54	FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708			1024 1025	DC DC		0708 090A0B0C0D0E0F10' v2 0708 090A0B0C0D0E0F10' v3	
	090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10			1026	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v4	
				1027				
00001A80 00001A80		00001A80		1028 1029+ 1030+		VMALH, 2 OFD *, R5	base for test data and test routine	
00001A80 00001A84 00001A86	00001AC8 000E 00			1031+T14 1032+ 1033+	DC DC DC	A(X14)	address of test routine test number	
00001A87 00001A88 00001A90	02 E5D4C1D3 C8404040 00001B0C			1034+ 1035+ 1036+	DC	HL1' 2'	m5 instruction name address of v2 source	
00001A94 00001A98 00001A9C	00001B1C 00001B2C 00000010			1037+ 1038+ 1039+	DC DC DC	A(RE14+32) A(RE14+48)	address of v3 source address of v4 source result length	
00001AA0 00001AA8 00001AB0	00001AFC 00000000 00000000 00000000 00000000			1040+REA14 1041+ 1042+V1014	DC DS DS	A(RE14)	result address gap V1 output	
00001AB8 00001AC0	00000000 00000000 00000000 00000000			1043+ 1044+*		FD	gap	
00001AC8 00001ACE	E310 5010 0014		00000010	1045+X14 1046+	LGF		load v2 source	
00001AD4 00001ADA	E761 0000 0806 E310 5014 0014 E771 0000 0806		00000000 00000014 00000000	1048+ 1049+	LGF VL	v22, 0(R1) R1, V3ADDR v23, 0(R1)	use v22 to test decoder load v3 source use v23 to test decoder	
00001AE6 00001AEC	E310 5018 0014 E781 0000 0806 E766 7200 8FA9		0000000	1050+ 1051+ 1052+	VL VMALH	R1, V4ADDR v24, 0(R1) V22, V22, V23, V24, 2	load v4 source use v24 to test decoder test instruction (dest is a source)	
00001AF2	E760 5030 080E		00001AB0	1053+	VST	V22, V1014	save v1 output	

ASMA Ver.	0. 7. 0 zvector- e7- 1	10-multiply	Add				28 Jul 2025	12: 08: 16 F	'age	26
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00001AF8 00001AFC	07FB			1054+ 1055+RE14	BR DC	R11 0F	return xl16 expected result			
00001AFC 00001AFC 00001B04	FE040104 000A1B2F 0024558B 004EB018			1056+ 1057	DROP DC	R5 XL16' FE040104000A	1B2F 0024558B004EB018'	resul t		
00001B0C 00001B14	FF020304 05060708 090A0B0C 0D0E0F10			1058	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v2		
00001B1C 00001B24				1059	DC	XL16' FF0101020203	0304 0405050606070708'	v3		
00001B2C 00001B34				1060	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v4		
00001B40				1061 1062 1063+	VRR_D DS	VMALH, 2 OFD				
00001B40 00001B40 00001B44	00001B88 000F	00001B40		1064+ 1065+T15 1066+	USI NG DC		base for test data and address of test routine test number		•	
00001B46	00			1067+	DC DC	X' 00'				
00001B47 00001B48	02 E5D4C1D3 C8404040			1068+ 1069+	DC DC	HL1'2' CL8'VMALH'	instruction name			
00001B50 00001B54	00001BCC 00001BDC			1070+ 1071+	DC DC	A(RE15+16) A(RE15+32)	address of v2 source address of v3 source			
00001B58 00001B5C	00001BEC 00000010			1072+ 1073+	DC DC	A(RE15+48) A(16)	address of v4 source result length			
00001B60 00001B68	00001BBC 00000000 00000000			1074+REA15 1075+	DC DS	A(RE15) FD	result address gap V1 output			
00001B70 00001B78	0000000 0000000 0000000 00000000			1076+V1015	DS	XL16				
00001B80	0000000 00000000			1077+ 1078+*	DS	FD	gap			
00001B88 00001B88	E310 5010 0014		00000010	1079+X15 1080+	DS LGF	OF R1, V2ADDR	load v2 source			
00001B8E	E761 0000 0806 E310 5014 0014		00000000 0000014	1081+ 1082+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00001B9A	E771 0000 0806		00000000	1083+	VL	v23, 0(R1)	use v23 to test decoder			
00001BA0 00001BA6	E310 5018 0014 E781 0000 0806		00000018 00000000	1084+ 1085+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder			
00001BAC	E766 7200 8FA9			1086+	VMALH	V22, V22, V23, V24, 2	test instruction (de		rce)	
00001BB2 00001BB8	E760 5030 080E 07FB		00001B70	1087+ 1088+	VST BR	V22, V1015 R11	save v1 output return			
00001BBC 00001BBC				1089+RE15 1090+	DC DROP	OF R5	xl16 expected result			
00001BBC 00001BC4	FE030101 00000000 0009131E 000D1B2A			1091	DC	XL16' FE0301010000	0000 0009131E000D1B2A'	resul t		
00001BCC 00001BD4	FF020304 05060708 090A0B0C 0D0E0F10			1092	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v2		
00001BDC 00001BE4	FF000000 00000001			1093	DC	XL16' FF0000000000	0001 0101010101010102'	v3		
00001BEC	FF020304 05060708			1094	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v4		
				1095 1096 * Double 1097	VRR_D	VMALH, 3				
00001C00 00001C00 00001C00	00001C48	00001C00		1098+ 1099+ 1100+T16	DS USING DC	OFD *, R5 A(X16)	base for test data and address of test routine)	
						(·== -/				

ASMA Ver.	0. 7. 0 zvector- e7- 1	0-multiply	Add				28 Jul 2025	12: 08: 16 Page	28
LOC	OBJECT CODE	ADDR1	ADDR2	STMF					
00001D14 00001D1A 00001D20 00001D26 00001D2C 00001D32	E310 5014 0014 E771 0000 0806 E310 5018 0014 E781 0000 0806 E766 7300 8FA9 E760 5030 080E		0000000 0000018 0000000	1151+ 1152+ 1153+ 1154+ 1155+ 1156+	LGF VL LGF VL VMALH VST	R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 3 V22, V1017	load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (des	st is a source)	
00001D32 00001D3C 00001D3C	07FB		00001010	1157+ 1158+RE17 1159+	BR DC DROP	R11 OF R5	return xl 16 expected result		
00001D3C 00001D4C	01010308 111F3397 0051B52F 8692B4F6			1160	DC		3397 0051B52F8692B4F6'	result	
00001D54				1161	DC DC		0750 090A0B0C0D0E0F7F'	v2	
00001D64	01020304 05060750 090A0B78 0D0E0F7F FF000000 00000000			1162 1163	DC DC		0750 090A0B780D0E0F7F' 0000 2000000000000000'	v3 v4	
00001D74	20000000 00000000			1164			200000000000000000000000000000000000000	•	
00001D80 00001D80 00001D80 00001D84	00001DC8 0012	00001D80		1165 1166+ 1167+ 1168+T18 1169+	VRR_D DS USING DC DC	VMALH, 3 OFD *, R5 A(X18) H' 18'	base for test data and address of test routine test number		
00001D86 00001D87 00001D88 00001D90	00 03 E5D4C1D3 C8404040 00001E0C			1170+ 1171+ 1172+ 1173+	DC DC DC DC	X' 00' HL1' 3' CL8' VMALH' A(RE18+16)	m5 instruction name address of v2 source		
00001D94 00001D98	00001E1C 00001E2C			1174+ 1175+	DC DC	A(RE18+32) A(RE18+48)	address of v3 source address of v4 source		
00001D9C 00001DA0 00001DA8	00000010 00001DFC 00000000 00000000			1176+ 1177+REA18 1178+	DC DC DS	A(16) A(RE18) FD	result length result address gap		
00001DB0 00001DB8 00001DC0	00000000 00000000 00000000 00000000 000000			1179+V1018 1180+	DS DS	XL16 FD	V1 output gap		
00001DC8			00000010	1181+* 1182+X18	DS	OF			
00001DC8 00001DCE 00001DD4 00001DDA	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		00000000 0000014 00000000	1183+ 1184+ 1185+ 1186+	LGF VL LGF VL	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder		
00001DE0 00001DE6 00001DEC 00001DF2	E310 5018 0014 E781 0000 0806 E766 7300 8FA9 E760 5030 080E			1187+ 1188+ 1189+ 1190+	LGF VL VMALH VST	R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 3 V22, V1018	load v4 source use v24 to test decoder test instruction (des	st is a source)	
00001DF8 00001DFC	07FB			1191+ 1192+RE18	BR DC	R11 0F	return xl 16 expected result		
00001DFC 00001DFC 00001E04	00010003 050C1344 0024558D B838C863			1193+ 1194	DROP DC	R5 XL16' 00010003050C1	1344 0024558DB838C863'	result	
00001E0C 00001E14 00001E1C	FF020304 05060750 090A0B0C 0D0E0F7F 00010102 02030328			1195 1196	DC DC		0750 090A0B0C0D0E0F7F' 0328 0405053C0607073F'	v2	
00001E24 00001E2C	0405053C 0607073F 7FFFFFFF FFFFFFF FFFFFFFFFFFFFFFFFFF			1196	DC DC		FFFF FFFFFFFFFFFFFFFFF	v3 v4	

ASMA Ver.	0. 7. 0 zvector- e7- 1	0-multiply	Add				28 Jul 2025 12: 08: 16 Page 30
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001F38	0000000 00000000						
00001F40	0000000 00000000			1249+	DS	FD	gap
				1250+*			•
00001F48	F010 F010 0014		00000010	1251+X20	DS	OF	110
00001F48 00001F4E	E310 5010 0014 E761 0000 0806		00000010 00000000	1252+ 1253+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
00001F4E	E310 5014 0014		00000000	1254+	LGF	R1, V3ADDR	load v3 source
00001F5A				1255+	VL	v23, 0(R1)	use v23 to test decoder
00001F60	E310 5018 0014		0000018	1256+	LGF	R1, V4ADDR	load v4 source
00001F66	E781 0000 0806		0000000	1257+	VL	v24, 0(R1)	use v24 to test decoder
00001F6C 00001F72	E766 7400 8FA9 E760 5030 080E		00001F30	1258+ 1259+	VMALH VST	V22, V22, V23, V24, 4 V22, V1020	
00001F72	07FB		00001130	1259+ 1260+	BR	R11	save v1 output return
00001F7C	0.11			1261+RE20	DC	OF	xl16 expected result
00001F7C				1262+	DROP	R5	•
00001F7C	FFFFFFE 00032000			1263	DC	XL16' FFFFFFE00032	2000 FFFCE0736EDDDD83' result
00001F84				1004	D.C.	VI 101 EEEEEEEE00010	
	FFFFFFF 00019000 00000038 EEEEEEFA			1264	DC	XL16 FFFFFFFUUUIS	9000 0000038EEEEEFA' v2
	FFFFFFF 00019000			1265	DC	XL16' FFFFFFFF00019	9000 000000380EEEEFA' v3
	00000038 OEEEEEFA			1200	20		,
	00000000 00000000			1266	DC	XL16' 00000000000000	0000 00000000000000000' v4
00001FB4	00000000 00000000			1267			
				1268	VRR D	VMALH, 4	
00001FC0				1269+	DS DS	OFD	
00001FC0		00001FC0		1270+	USING		base for test data and test routine
00001FC0	00002008			1271+T21	DC	A(X21)	address of test routine
00001FC4	0015			1272+	DC	H' 21'	test number
00001FC6 00001FC7	00 04			1273+ 1274+	DC DC	X' 00' HL1' 4'	m5
00001FC8	E5D4C1D3 C8404040			1275+	DC	CL8' VMALH'	instruction name
00001FD0	0000204C			1276+	DC	A(RE21+16)	address of v2 source
00001FD4				1277+	DC	A(RE21+32)	address of v3 source
00001FD8	0000206C			1278+	DC	A(RE21+48)	address of v4 source
00001FDC 00001FE0	00000010 0000203C			1279+ 1280+REA21	DC DC	A(16) A(RE21)	result length result address
00001FE8	00000000 00000000			1281+	DS DS	FD	
00001FF0	00000000 00000000			1282+V1021	DS	XL16	gap V1 output
00001FF8	00000000 00000000						1
00002000	00000000 00000000			1283+	DS	FD	gap
00009000				1284+* 1285+X21	DC	0F	
00002008 00002008	E310 5010 0014		00000010	1285+A21 1286+	DS LGF	R1, V2ADDR	load v2 source
0000200E	E761 0000 0806		00000010	1287+	VL	v22, O(R1)	use v22 to test decoder
00002014	E310 5014 0014		0000014	1288+	LGF	R1, V3ADDR	load v3 source
0000201A	E771 0000 0806		00000000	1289+	VL	v23, 0(R1)	use v23 to test decoder
MMMIONOA			00000018	1290+	LGF VL	R1, V4ADDR	load v4 source use v24 to test decoder
00002020	E310 5018 0014		00000000		V	v24, 0(R1)	HEA VZ/L EA FAST MACAMAY
00002026	E781 0000 0806		00000000	1291+ 1292+	VMATH	V22 V22 V23 V24 A	tast instruction (dast is a source)
00002026 0000202C	E781 0000 0806 E766 7400 8FA9			1292+	VMALH	V22, V22, V23, V24, 4	test instruction (dest is a source)
00002026	E781 0000 0806		0000000 00001FF0		VMALH VST BR	V22, V22, V23, V24, 4 V22, V1021 R11	test instruction (dest is a source) save v1 output return
00002026 0000202C 00002032 00002038 0000203C	E781 0000 0806 E766 7400 8FA9 E760 5030 080E			1292+ 1293+ 1294+ 1295+RE21	VMALH VST BR DC	V22, V22, V23, V24, 4 V22, V1021 R11 OF	test instruction (dest is a source) save v1 output
00002026 0000202C 00002032 00002038 0000203C 0000203C	E781 0000 0806 E766 7400 8FA9 E760 5030 080E 07FB			1292+ 1293+ 1294+ 1295+RE21 1296+	VMALH VST BR DC DROP	V22, V22, V23, V24, 4 V22, V1021 R11 OF R5	test instruction (dest is a source) save v1 output return xl16 expected result
00002026 0000202C 00002032 00002038 0000203C	E781 0000 0806 E766 7400 8FA9 E760 5030 080E			1292+ 1293+ 1294+ 1295+RE21	VMALH VST BR DC	V22, V22, V23, V24, 4 V22, V1021 R11 OF R5	test instruction (dest is a source) save v1 output return

	0. 7. 0 zvector- e7- 1	1 0					28 Jul 2025	12: 08: 16	Page	31
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
0000204C 00002054	FF020304 05060750 090A0B0C 0D0E0F7F			1298	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	v2		
0000205C 00002064	01020304 05060750 090A0B78 0D0E0F7F			1299	DC	XL16' 0102030405060	0750 090A0B780D0E0F7F'	v 3		
0000206C 00002074	FF000000 00000000 2000000 00000000			1300	DC	XL16' FF00000000000	0000 20000000000000000	v4		
00002074	2000000 0000000			1301 1302	VDD N	VMALH, 4				
00002080				1303+	DS _	OFD				
00002080 00002080	000020C8	00002080		1304+ 1305+T22	USI NG DC	A(X22)	base for test data and address of test routine	test routi	ne	
00002084	0016			1306+ 1307+	DC	H' 22' X' 00'	test number			
00002086 00002087	00 04			1307+ 1308+	DC DC	HL1'4'	m5			
00002088	E5D4C1D3 C8404040			1309+	DC	CL8' VMALH'	instruction name			
00002090 00002094	0000210C 0000211C			1310+ 1311+	DC DC	A(RE22+16) A(RE22+32)	address of v2 source address of v3 source			
00002094	0000211C 0000212C			1312+	DC	A(RE22+48)	address of v4 source			
0000209C	00000010			1313+	DC	A(16)	result length			
000020A0 000020A8	000020FC 0000000 00000000			1314+REA22 1315+	DC DS	A(RE22) FD	result address			
000020B0	00000000 00000000			1316+V1022	DS DS	XL16	gap V1 output			
000020B8	00000000 00000000			1017.	DC	ED	-			
000020C0	00000000 00000000			1317+ 1318+*	DS	FD	gap			
000020C8 000020C8	E310 5010 0014		00000010	1319+X22 1320+	DS LGF	OF R1, V2ADDR	load v2 source			
000020CE	E761 0000 0806		00000000	1321+	VL	v22, 0(R1)	use v22 to test decoder			
000020D4 000020DA	E310 5014 0014		00000014	1322+	LGF	R1, V3ADDR	load v3 source			
000020DA 000020E0	E771 0000 0806 E310 5018 0014		00000000 00000018	1323+ 1324+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source			
000020E6	E781 0000 0806		00000000	1325+	VL	v24, 0(R1)	use v24 to test decoder	_	, and	
	E766 7400 8FA9 E760 5030 080E		000020B0	1326+ 1327+	VMALH VST	V22, V22, V23, V24, 4 V22, V1022		st is a so	arce)	
000020F2	07FB		ООООДОВО	1328+	BR	R11	save v1 output return			
000020FC				1329+RE22	DC	0F	xl16 expected result			
000020FC 000020FC	00010003 050C1344			1330+ 1331	DROP DC	R5	344 OAD40FD0ABE579A2'	resul t		
000020FC	0AD40FD0 ABE579A2			1331	DC	VIIO 00010003030C	1344 UAD4UFDUADE3/9A2	resurt		
0000210C	FF020304 05060750			1332	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	v2		
0000211C	00010102 02030328 0405053C 0607073F			1333	DC	XL16' 0001010202030	0328 0405053C0607073F'	v3		
0000212C	7FFFFFF FFFFFFF			1334	DC	XL16' 7FFFFFFFFFFF	FFF FFFFFFFFFFFF	v4		
00002134	FFFFFFF FFFFFFF			1335	WDD D	VIMAT II 4				
00002140				1336 1337+	DS	VMALH, 4 OFD				
00002140	00000400	00002140		1338+	USING	*, R 5	base for test data and		ne	
00002140 00002144	00002188 0017			1339+T23 1340+	DC DC	A(X23) H' 23'	address of test routine test number			
00002144	0017			1340+ 1341+	DC DC	N' 00'	cest number			
00002147	04			1342+	DC	HL1' 4'	m5			
00002148 00002150	E5D4C1D3 C8404040 000021CC			1343+ 1344+	DC DC	CL8' VMALH' A(RE23+16)	instruction name address of v2 source			
00002150	000021CC 000021DC			1345+	DC	A(RE23+32)	address of v3 source			

ASWA Ver.	0. 7. 0 Zvector- e7- 1	o-marcipiy	Add				26 Jul 2025 12:06:10 Page	32
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00002158	000021EC			1346+	DC	A(RE23+48)	address of v4 source	
0000215C	00000010			1347+	DC	A(16)	result length	
00002160	000021BC			1348+REA23	DC	A(RE23)	result address	
00002168	00000000 00000000			1349+	DS			
00002170	0000000 00000000			1350+V1023	DS	XL16	gap V1 output	
00002178	0000000 00000000			1000171020			vi oucpue	
00002180	00000000 00000000			1351+ 1352+*	DS	FD	gap	
00002188				1353+X23	DS	0F		
00002188	E310 5010 0014		0000010	1354+	LGF	R1, V2ADDR	load v2 source	
0000218E	E761 0000 0806		00000000		VL	v22, O(R1)	use v22 to test decoder	
00002102	E310 5014 0014		00000014	1356+	LGF	R1, V3ADDR	load v3 source	
0000219A	E771 0000 0806		00000000	1357+	VL	v23, 0(R1)	use v23 to test decoder	
000021A0	E310 5018 0014		00000018	1358+	ĹĠF	R1, V4ADDR	load v4 source	
000021A6	E781 0000 0806		00000000	1359+	VL	v24, 0(R1)	use v24 to test decoder	
000021AC	E766 7400 8FA9			1360+		V22, V22, V23, V24, 4		
000021B2	E760 5030 080E		00002170	1361+	VST	V22, V1023	save v1 output	
000021B8	07FB		000021.0	1362+	BR	R11	return	
000021BC	V-1			1363+RE23	DC	0F	xl16 expected result	
000021BC				1364+	DROP	R5		
000021BC	0000000 00000009			1365	DC		0009 F714203B2D668782' result	
000021C4	F714203B 2D668782			1000				
000021CC	FF020304 05060750			1366	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F' v2	
000021D4	O9OAOBOC ODOEOF7F							
000021DC				1367	DC	XL16' 00000000000000	000A 0101010F0101010F' v3	
	0101010F 0101010F							
000021EC	FFFFFFF FFFFFFF			1368	DC	XL16' FFFFFFFFFFFF	FFFF 7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	
000021F4	7FFFFFFF FFFFFFF							
				1369				
				1371 * VMAL	- Ve	ctor Multiply and A	Add Low	
				1372 *				
				1373 * Byte				
				1374		VMAL, 0		
00002200				1375+	DS	OFD		
00002200		00002200		1376+	USING		base for test data and test routine	
00002200	00002248			1377+T24	DC	A(X24)	address of test routine	
00002204	0018			1378+	DC	H' 24'	test number	
00002206	00			1379+	DC	X' 00'	~	
00002207	00 E5D4C1D2 40404040			1380+	DC DC	HL1' 0'	m5	
00002208	E5D4C1D3 40404040			1381+	DC	CL8' VMAL'	instruction name	
00002210	0000228C			1382+	DC	A(RE24+16)	address of v2 source	
00002214	0000229C			1383+	DC	A(RE24+32)	address of v3 source	
00002218	000022AC			1384+	DC	A(RE24+48)	address of v4 source	
0000221C	00000010			1385+	DC DC	A(16)	result length	
00002220	0000227C			1386+REA24	DC DC	A(RE24)	result address	
00002228	00000000 00000000			1387+	DS	FD VI 16	gap V1 output	
00002230	00000000 00000000			1388+V1024	DS	XL16	vi oucput	
00002238 00002240	00000000 00000000 0000000 00000000			1389+	DS	FD	dan	
00002240				1389+ 1390+*	אס	T.D	gap	
00002248				1390+** 1391+X24	DS	0 F		
00002248	E310 5010 0014		0000010	1391+ <i>x</i> 24 1392+	LGF	R1, V2ADDR	load v2 source	
00002248 0000224E	E761 0000 0806		00000010	1393+	VL	v22, 0(R1)	use v22 to test decoder	
0000224E	E310 5014 0014		00000000	1394+	LGF	R1, V3ADDR	load v3 source	
0000225A	E771 0000 0806		00000014	1394+ 1395+	VL	v23, 0(R1)	use v23 to test decoder	
UUUULLJA	T//I 0000 0000		0000000	10007	٧L	v≈0, 0(R1)	use vas to test decoder	

ASMA Ver.	0. 7. 0 zvector- e7- 1	0-multiply	Add				28 Jul 2025 1	12: 08: 16 Page	33
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002260 00002266 0000226C 00002272 00002278	E310 5018 0014 E781 0000 0806 E766 7000 8FAA E760 A030 080E 07FB		00000018 00000000 00002230	1396+ 1397+ 1398+ 1399+ 1400+	LGF VL VMAL VST BR	R1, V4ADDR v24, O(R1) V22, V22, V23, V24, O V22, V1024 R11	save v1 output return	t is a source)	
0000227C 0000227C 0000227C	01000000 00000071			1401+RE24 1402+ 1403	DC DROP DC	OF R5 XL16' 0100000000000	xl16 expected result 0071 0000004000000024' 1	resul t	
00002284 0000228C 00002294	00000040 00000024 FF000000 00000019 00000038 000000FA			1404	DC	XL16' FF00000000000	0019 00000038000000FA' v	v2	
0000229C 000022A4	FF000000 00000019 00000038 000000FA			1405	DC			v3	
000022AC 000022B4	00000000 00000000 00000000 00000000			1406	DC	XL16' 0000000000000	0000 0000000000000000000000000000000000	v4	
0000000				1407 1408		VMAL, 0			
000022C0 000022C0 000022C0 000022C4 000022C6 000022C7	00002308 0019 00 00	000022C0		1409+ 1410+ 1411+T25 1412+ 1413+ 1414+	DS USING DC DC DC DC	OFD *, R5 A(X25) H' 25' X' 00' HL1' 0'	base for test data and to address of test routine test number	est routine	
000022C8 000022D0 000022D4	E5D4C1D3 40404040 0000234C 0000235C			1415+ 1416+ 1417+	DC DC DC	CL8' VMAL' A(RE25+16) A(RE25+32)	instruction name address of v2 source address of v3 source		
000022D8 000022DC 000022E0	0000236C 00000010 0000233C			1418+ 1419+ 1420+REA25	DC DC DC	A(RE25+48) A(16) A(RE25)	address of v4 source result length result address		
000022E8 000022F0 000022F8	00000000 00000000 00000000 00000000 000000			1421+ 1422+V1025	DS DS	FD XL16	gap V1 output		
00002300 00002308	00000000 00000000			1423+ 1424+* 1425+X25	DS DS	FD OF	gap		
00002308 0000230E 00002314	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	1426+ 1427+ 1428+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
0000231A 00002320 00002326	E771 0000 0806 E310 5018 0014 E781 0000 0806		00000000 00000018 00000000	1430+ 1431+	VL LGF VL	v23, 0(R1) R1, V4ADDR v24, 0(R1)	use v23 to test decoder load v4 source use v24 to test decoder		
0000232C 00002332 00002338	E766 7000 8FAA E760 5030 080E 07FB		000022F0	1432+ 1433+ 1434+	VMAL VST BR	V22, V22, V23, V24, 0 V22, V1025 R11	save v1 output return	t is a source)	
0000233C 0000233C 0000233C	01000000 000000C0			1435+RE25 1436+ 1437	DC DROP DC	OF R5 XL16' 0100000000000	xl16 expected result 00C0 0000004300000026' 1	resul t	
00002344 0000234C 00002354	00000043 00000026 FF0000FF 00000029 00000038 000000FA			1438	DC	XL16' FF0000FF00000	0029 00000038000000FA' v	v2	
0000235C 00002364	FF000001 00000029 00000038 000000FA			1439	DC	XL16' FF00000100000	0029 00000038000000FA' v	v3	
0000236C 00002374	00000001 0000002F 00000003 00000002			1440	DC	XL16' 0000000100000	002F 000000030000002' v	v4	
				1441 1442	VRR_D	VMAL, 0			

LOC	OBJECT CODE	ADDR1	ADDR2	STM			28 Jul 2025 12: 08: 16 Page 34
	ODJECI CODE	ADDKI	AUUKZ		DC.	OED	
00002380 00002380		00002380		1443+ 1444+	DS USING	0FD * D5	base for test data and test routine
00002380	000023C8	00002380		1445+T26	DC	A(X26)	address of test routine
00002384	001A			1446+	DC	H' 26'	test number
00002386	00			1447+	DC	X' 00'	
00002387	00			1448+	DC	HL1' 0'	m5
00002388	E5D4C1D3 40404040			1449+	DC	CL8' VMAL'	instruction name
00002390 00002394	0000240C			1450+	DC	A(RE26+16)	address of v2 source address of v3 source
00002394	0000241C 0000242C			1451+ 1452+	DC DC	A(RE26+32) A(RE26+48)	address of v4 source
0000239C	00000010			1453+	DC	A(16)	result length
000023A0	000023FC			1454+REA26	DC	A(RE26)	result address
000023A8	0000000 00000000			1455+	DS	FD	gap V1 output
000023B0	00000000 00000000			1456+V1026	DS	XL16	V1 output
000023B8	00000000 00000000			1457.	DC	ED	don
000023C0	0000000 00000000			1457+ 1458+*	DS	FD	gap
000023C8				1459+X26	DS	0F	
000023C8	E310 5010 0014		0000010	1460+	LGF	R1, V2ADDR	load v2 source
000023CE	E761 0000 0806		00000000	1461+	VL	v22, 0(R1)	use v22 to test decoder
000023D4	E310 5014 0014		00000014	1462+	LGF	R1, V3ADDR	load v3 source
000023DA	E771 0000 0806		00000000	1463+	VL LCE	v23, 0(R1)	use v23 to test decoder
000023E0 000023E6	E310 5018 0014 E781 0000 0806		00000018 00000000	1464+ 1465+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder
000023EC	E766 7000 8FAA		0000000	1466+	VMAL	V24, U(R1) V22, V22, V23, V24, 0	
000023F2	E760 5030 080E		000023B0	1467+	VST	V22, V1026	save v1 output
000023F8	07FB			1468+	BR	R11	return
000023FC				1469+RE26	DC	0F	xl16 expected result
000023FC 000023FC	00060C14 1E2A3848			1470+ 1471	DROP DC	R5	3848 5A6E849CB6D2F010' result
000023FC	5A6E849C B6D2F010			14/1	DC	ALIO UUUUUCI41E2A.	3646 JAUL649CDUD2FUIU TESUIT
0000240C	FF020304 05060708			1472	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10' v2
00002414	O9OAOBOC ODOEOF10						
0000241C	FF020304 05060708			1473	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v3
00002424	090A0B0C 0D0E0F10			1 477 4	D.C	VI 101 FE00000405004	0700 00040000000000010!4
0000242C 00002434	FF020304 05060708 090A0B0C 0D0E0F10			1474	DC	XL16 FFU2U3U4U5U60	0708 090A0B0C0D0E0F10' v4
0000£134	OUNDER OPOLUTIO			1475			
				1476	VRR_D	VMAL, 0	
00002440				1477+	DS	OFD	
00002440	00000400	00002440		1478+	USING		base for test data and test routine
00002440 00002444	00002488 001B			1479+T27 1480+	DC DC	A(X27) H' 27'	address of test routine test number
00002444	00			1480+ 1481+	DC DC	X' 00'	test number
00002447	00			1482+	DC	HL1' 0'	m5
00002448	E5D4C1D3 40404040			1483+	DC	CL8' VMAL'	instruction name
00002450	000024CC			1484+	DC	A(RE27+16)	address of v2 source
00002454	000024DC			1485+	DC DC	A(RE27+32)	address of v4 source
00002458 0000245C	000024EC 00000010			1486+ 1487+	DC DC	A(RE27+48) A(16)	address of v4 source result length
00002430	0000010 000024BC			1487+ 1488+REA27	DC	A(RE27)	result address
00002468	00000000 00000000			1489+	DS	FD	
00002470	0000000 00000000			1490+V1027	DS	XL16	gap V1 output
00002478	00000000 00000000			1401	DC	En	
00002480	00000000 00000000			1491+	DS	FD	gap
				1492+*			

ASMA Ver.	0. 7. 0 zvector- e7- 1	0-multiply	Add				28 Jul 2025 1	2: 08: 16 P	age 35
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00002488 00002488 0000248E 00002494 000024A0 000024A6 000024AC	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E310 5018 0014 E781 0000 0806 E766 7000 8FAA		00000010 00000000 00000014 00000000 00000018 00000000	1493+X27 1494+ 1495+ 1496+ 1497+ 1498+ 1499+ 1500+	DS LGF VL LGF VL LGF VL VMAL	0F R1, V2ADDR v22, 0(R1) R1, V3ADDR v23, 0(R1) R1, V4ADDR v24, 0(R1) V22, V22, V23, V24, 0		is a sour	·ce)
000024B2 000024B8 000024BC	E760 5030 080E 07FB		00002470	1501+ 1502+ 1503+RE27	VST BR DC	V22, V1027 R11 OF	save v1 output return xl16 expected result		
000024BC 000024BC 000024C4	0004060C 0F181C28 2D3C4254 5B707890			1504+ 1505	DROP DC			esul t	
000024CC 000024D4	FF020304 05060708 090A0B0C 0D0E0F10			1506	DC DC		0708 090A0B0C0D0E0F10' v		
000024DC 000024E4 000024EC 000024F4	FF010102 02030304 04050506 06070708 FF020304 05060708 090A0B0C 0D0E0F10			1507 1508	DC DC		0304 0405050606070708' v 0708 090A0B0C0D0E0F10' v		
00002500				1509 1510 1511+	DS _	VMAL, O OFD			
00002500 00002500 00002504	00002548 001C	00002500		1512+ 1513+T28 1514+	USING DC DC	A(X28) H' 28'	base for test data and te address of test routine test number	st routine	
00002506 00002507 00002508 00002510	00 00 E5D4C1D3 40404040 0000258C			1515+ 1516+ 1517+ 1518+	DC DC DC DC	X' 00' HL1' 0' CL8' VMAL' A(RE28+16)	m5 instruction name address of v2 source		
00002510 00002514 00002518 0000251C	0000258C 0000259C 000025AC 00000010			1519+ 1520+ 1521+	DC DC DC	A(RE28+32) A(RE28+48) A(16)	address of v2 source address of v4 source result length		
00002520 00002528	0000010 0000257C 00000000 00000000 00000000 00000000			1522+REA28 1523+ 1524+V1028		A(RE28)	result address gap V1 output		
00002538 00002540	00000000 00000000			1525+	DS DS	FD	gap		
00002548 00002548	E310 5010 0014		0000010	1526+* 1527+X28 1528+	DS LGF	OF R1, V2ADDR	load v2 source		
	E310 5018 0014		00000000 00000014 00000000 00000018	1530+ 1531+ 1532+	VL LGF VL LGF	R1, V3ADDR v23, O(R1) R1, V4ADDR	use v22 to test decoder load v3 source use v23 to test decoder load v4 source		
0000256C 00002572 00002578 0000257C	E781 0000 0806 E766 7000 8FAA E760 5030 080E 07FB		00000000	1533+ 1534+ 1535+ 1536+ 1537+RE28	VL VMAL VST BR DC	V22, V22, V23, V24, 0 V22, V1028 R11	use v24 to test decoder test instruction (dest save v1 output return xl16 expected result	is a sour	rce)
0000257C 0000257C 0000257C 00002584	00020304 05060710 12141618 1A1C1E30			1538+ 1539	DROP DC	R5	-	esult	
00002594	FF020304 05060708 090A0B0C 0D0E0F10 FF000000 00000001			1540 1541	DC DC		0708 090A0B0C0D0E0F10' v 0001 0101010101010102' v		

ASNA ver.	0. /. 0 zvector-e/-1	U-mui tipiy	Add				28 Jul 2025 12: 08: 16 Page 37
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000026A0	000026FC			1591+REA30	DC	A(RE30)	result address
000026A8	0000000 00000000			1592+	DS	FD	
000026B0	0000000 00000000			1593+V1030	DS	XL16	gap V1 output
000026B8	0000000 0000000						•
000026C0	00000000 00000000			1594+	DS	FD	gap
00000000				1595+*	D .C	0.77	
000026C8	F010 5010 0014		00000010	1596+X30	DS	OF	1 1 0
000026C8	E310 5010 0014		00000010	1597+	LGF	R1, V2ADDR	load v2 source use v22 to test decoder
000026CE 000026D4	E761 0000 0806 E310 5014 0014		00000000 0000014	1598+ 1599+	VL LGF	v22, 0(R1) R1, V3ADDR	load v3 source
000026DA	E771 0000 0806		00000014	1600+	VL	v23, 0(R1)	use v23 to test decoder
000026E0	E310 5018 0014		00000018	1601+	LGF	R1, V4ADDR	load v4 source
000026E6	E781 0000 0806		00000000	1602+	VL	v24, 0(R1)	use v24 to test decoder
000026EC	E766 7100 8FAA			1603+	VMAL	V22, V22, V23, V24, 1	
000026F2	E760 5030 080E		000026B0	1604+	VST	V22, V1030	save v1 output
000026F8	07FB			1605+	BR	R11	return
000026FC				1606+RE30	DC	0F	xl16 expected result
000026FC	00000100 00000000			1607+	DROP	R5	0000 0000004000000000000000000000000000
000026FC	00000100 000006C0			1608	DC	XL16, 0000010000000	06C0 00000C430000F426' result
00002704 0000270C	00000C43 0000F426 FF0000FF 00000029			1609	DC	VI 16' FEODODEEDOOO	0029 00000038000000FA' v2
00002700	00000038 000000EA			1009	DC	ALIO FFUUUUFFUUUU	0029 00000036000000FA V2
00002714 0000271C	FF000001 00000029			1610	DC	XI.16' FF00000100000	0029 00000038000000FA' v3
00002716	00000038 000000FA			1010	ЪС	ALIG II COCCOTOGOC	7020 000000000001 N
0000272C	00000001 0000002F			1611	DC	XL16' 0000000100000	002F 000000300000002' v4
00002734	00000003 00000002						
				1612			
00000740				1613		VMAL, 1	
00002740		00002740		1614+ 1615+	DS USING	OFD * DE	has for test data and test neutine
00002740 00002740	00002788	00002740		1615+ 1616+T31	DC DC	A(X31)	base for test data and test routine address of test routine
00002744	001F			1617+	DC	H' 31'	test number
00002746	00			1618+	DC	X' 00'	cose number
00002747	01			1619+	DC	HL1' 1'	m5
00002748	E5D4C1D3 40404040			1620+	DC	CL8' VMAL'	instruction name
00002750	000027CC			1621+	DC	A(RE31+16)	address of v2 source
00002754	000027DC			1622+	DC	A(RE31+32)	address of v3 source
00002758	000027EC			1623+	DC	A(RE31+48)	address of v4 source
0000275C	00000010			1624+	DC DC	A(16)	result length
00002760 00002768	000027BC 0000000 00000000			1625+REA31 1626+	DC DS	A(RE31) FD	result address
00002708	0000000 0000000			1627+V1031	DS DS	XL16	gap V1 output
00002778	0000000 00000000			1021 11001	2.5		12 oueput
00002780	00000000 00000000			1628+	DS	FD	gap
				1629+*			
00002788				1630+X31	DS	0F	
00002788	E310 5010 0014		00000010	1631+	LGF	R1, V2ADDR	load v2 source
0000278E	E761 0000 0806		00000000	1632+	VL	v22, 0(R1)	use v22 to test decoder
00002794	E310 5014 0014		00000014	1633+	LGF	R1, V3ADDR	load v3 source
0000279A 000027A0	E771 0000 0806 E310 5018 0014		00000000 00000018	1634+ 1635+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source
000027A0 000027A6	E310 3018 0014 E781 0000 0806		00000018	1636+ 1636+	LGF VL	v24, O(R1)	use v24 to test decoder
000027AC	E766 7100 8FAA		0000000	1637+	VL VMAL	V24, U(R1) V22, V22, V23, V24, 1	test instruction (dest is a source)
000027RC			00002770	1638+	VST	V22, V1031	save v1 output
	L/DU DUSU UNUE						
000027B8	E760 5030 080E 07FB		00002770	1639+	BR	R11	return
			00002770				

DC

HL1' 1'

m5

1687 +

000028C7

ASMA Ver.	0. 7. 0 zvector- e7- 1	0-multiply	Add				28 Jul 2025 12: 08: 16 Page 39
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
000028C8 000028D0 000028D4 000028D8 000028DC 000028E0 000028E8 000028F0	E5D4C1D3 40404040 0000294C 0000295C 0000296C 00000010 0000293C 00000000 00000000 00000000 00000000			1688+ 1689+ 1690+ 1691+ 1692+ 1693+REA33 1694+ 1695+V1033	DC DC DC DC DC DC DC DS	CL8' VMAL' A(RE33+16) A(RE33+32) A(RE33+48) A(16) A(RE33) FD XL16	instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output
000028F8 00002900	00000000 00000000 00000000			1696+ 1697+*	DS	FD	gap
00002908 0000290E 00002914 0000291A 00002920 0000292C 0000293C 0000293C 0000293C	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E310 5018 0014 E781 0000 0806 E766 7100 8FAA E760 5030 080E 07FB		00000010 00000000 00000014 00000000 0000018 00000000	1698+X33 1699+ 1700+ 1701+ 1702+	DS LGF VL LGF VL LGF VL VMAL VST BR DC DROP	OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 1 V22, V1033 R11 OF R5	load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source) save v1 output return xl16 expected result
0000293C 00002944 0000294C 00002954 0000295C				1710 1711 1712	DC DC	XL16' FD02030405060 XL16' FF02030405060	0E10 1C142218281C3D30' result 0708 090A0B0C0D0E0F10' v2 0001 0101010101010102' v3
0000296C	01010101 01010102 FF020304 05060708 090A0B0C 0D0E0F10			1713 1714	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v4
00002980 00002980 00002980	000029C8	00002980		1715 * Word 1716 1717+ 1718+ 1719+T34	DS USING DC	A(X34)	base for test data and test routine address of test routine
00002984 00002986 00002987 00002988 00002990	0022 00 02 E5D4C1D3 40404040 00002A0C			1720+ 1721+ 1722+ 1723+ 1724+	DC DC DC DC	H' 34' X' 00' HL1' 2' CL8' VMAL' A(RE34+16)	m5 instruction name address of v2 source
00002994 00002998 0000299C 000029A0 000029A8 000029B0	00002A1C 00002A2C 00000010 000029FC 00000000 00000000 00000000 00000000			1725+ 1726+ 1727+ 1728+REA34 1729+ 1730+V1034	DC DC DC DC DS DS	A(RE34+32) A(RE34+48) A(16) A(RE34) FD XL16	address of v3 source address of v4 source result length result address gap V1 output
000029B8 000029C0	00000000 00000000 00000000 00000000			1731+ 1732+*	DS	FD	gap
000029C8 000029CE 000029CE 000029D4 000029DA	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		00000010 00000000 00000014 00000000	1735+ 1736+	DS LGF VL LGF VL	OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder

VRR D VMAL, 2

1783 1784

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd

	U. I. U ZVECTOI - EI -	10-mul ti pl y	Add				28 Jul 2025 12: 08: 16 Page 41
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
00002B00		00000000		1785+	DS	OFD P5	
00002B00	000000040	00002B00		1786+	USING		base for test data and test routine
00002B00 00002B04	00002B48 0024			1787+T36 1788+	DC DC	A(X36) H' 36'	address of test routine test number
00002B04	0024			1789+	DC DC	X' 00'	test number
00002B07	02			1790+	DC	HL1'2'	m5
00002B08	E5D4C1D3 40404040			1791+	DC	CL8' VMAL'	instruction name
00002B10	00002B8C			1792+	DC	A(RE36+16)	address of v2 source
00002B14	00002B9C			1793+	DC	A(RE36+32)	address of v3 source
00002B18	00002BAC			1794+	DC	A(RE36+48)	address of v4 source
00002B1C	00000010			1795+	DC	A(16)	result length
00002B20	00002B7C			1796+REA36	DC	A(RE36)	result address
00002B28	00000000 00000000			1797+	DS	FD	gap V1 output
00002B30 00002B38	00000000 00000000 0000000 00000000			1798+V1036	DS	XL16	vi output
00002B38	0000000 0000000			1799+	DS	FD	dan
COOCDAD	3300000 0000000			1800+*	טע	ı U	gap
00002B48				1801+X36	DS	0F	
00002B48	E310 5010 0014		00000010	1802+	LGF	R1, V2ADDR	load v2 source
00002B4E	E761 0000 0806		00000000	1803+	VL	v22, 0(R1)	use v22 to test decoder
00002B54	E310 5014 0014		00000014	1804+	LGF	R1, V3ADDR	load v3 source
00002B5A	E771 0000 0806		00000000	1805+	VL_	v23, O(R1)	use v23 to test decoder
00002B60	E310 5018 0014		00000018	1806+	LGF	R1, V4ADDR	load v4 source
00002B66	E781 0000 0806		0000000	1807+	VL	v24, 0(R1)	use v24 to test decoder
00002B6C	E766 7200 8FAA		000000000	1808+	VMAL	V22, V22, V23, V24, 2	
00002B72	E760 5030 080E 07FB		00002B30	1809+ 1810+	VST	V22, V1036	save v1 output
00002B78 00002B7C	U/FD			1810+ 1811+RE36	BR DC	R11 0F	return xl16 expected result
00002B7C				1812+	DROP	R5	xi io expected result
00002B7C	031B1B14 A9977748			1813	DC		7748 BE74139C53B0F010' result
00002B84	BE74139C 53B0F010			1010	20		100000000000000000000000000000000000000
00002B8C	FF020304 05060708			1814	DC	XL16' FF02030405060	0708
00002B94	O9OAOBOC ODOEOF10						
				1815	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v3
00002BA4				1010	- a		
				1816	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v4
00002BB4	O9OAOBOC ODOEOF10			1017			
				1817 1818	Vpp n	VMAL, 2	
00002BC0				1819+	DS	OFD	
00002BC0		00002BC0		1820+	USING		base for test data and test routine
00002BC0	00002C08	000000		1821+T37	DC	A(X37)	address of test routine
00002BC4	0025			1822+	DC	H'37'	test number
00002BC6	00			1823+	DC	X' 00'	
00002BC7	02			1824+	DC	HL1'2'	m5
00002BC8	E5D4C1D3 40404040			1825+	DC	CL8' VMAL'	instruction name
00002BD0	00002C4C			1826+	DC	A(RE37+16)	address of v2 source
	00002C5C			1827+ 1828+	DC DC	A(RE37+32)	address of v3 source address of v4 source
00002BD4				1060+	DC	A(RE37+48)	
00002BD4 00002BD8	00002C6C				110		rasiii t langtn
00002BD4 00002BD8 00002BDC	00002C6C 00000010			1829+	DC DC	A(16) A(RE37)	result address
00002BD4 00002BD8 00002BDC 00002BE0	00002C6C 00000010 00002C3C			1829+ 1830+REA37	DC	A(RE37)	result address
00002BD4 00002BD8 00002BDC	00002C6C 00000010			1829+			result address
00002BD4 00002BD8 00002BDC 00002BE0 00002BE8	00002C6C 00000010 00002C3C 00000000 00000000			1829+ 1830+REA37 1831+ 1832+V1037	DC DS	A(RE37) FD	
00002BD4 00002BD8 00002BDC 00002BE0 00002BE8 00002BF0	00002C6C 00000010 00002C3C 00000000 00000000 00000000 00000000			1829+ 1830+REA37 1831+	DC DS	A(RE37) FD	result address

DC

A(16)

result length

1932+

00002E1C

2027+T43

2028+

2029+

DC

DC

DC

A(X43)

H' 43'

X' 00'

address of test routine

test number

00003040

00003044

00003046

00003088

002B

ASMA Ver.	0. 7. 0 zvector- e7- 1	0-multiply	Add				28 Jul 2025 12: 08: 16 Page 4	16
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00003047	04			2030+	DC	HL1' 4'	m5	
00003048	E5D4C1D3 40404040			2031+	DC	CL8' VMAL'	instruction name	
00003050	000030CC			2032+	DC	A(RE43+16)	address of v2 source	
00003054	000030DC			2033+	DC	A(RE43+32)	address of v3 source	
00003054	000030EC			2034+	DC	A(RE43+32)	address of v4 source	
0000303C	00000010			2035+	DC	A(16)	result length	
00003030	000030BC			2036+REA43	DC	A(RE43)	result address	
00003068	00000000 00000000			2037+	DS	FD		
00003008	0000000 0000000			2038+V1043	DS	XL16	gap V1 output	
00003078	0000000 0000000			2030+11043	טע	ALIU	vi oucpuc	
00003078	0000000 0000000			2039+	DS	FD	don	
00003080	0000000 0000000			2040+*	טע	rυ	gap	
00003088				2041+X43	DS	0F		
00003088	E310 5010 0014		0000010	2041+A43 2042+	LGF	R1, V2ADDR	load v2 source	
0000308E	E761 0000 0806		00000010	2043+	VL	v22, 0(R1)	use v22 to test decoder	
00003081	E310 5014 0014		00000000	2044+	LGF	R1, V3ADDR	load v3 source	
00003094 0000309A	E771 0000 0806		00000014	2045+	VL	v23, 0(R1)	use v23 to test decoder	
0000309A 000030A0	E310 5018 0014		0000000	2046+	LGF	R1, V4ADDR	load v4 source	
000030A0 000030A6	E781 0000 0806		00000018	2047+	VL	v24, 0(R1)	use v24 to test decoder	
000030AC	E766 7400 8FAA		0000000	2048+		V24, U(R1) V22, V22, V23, V24, 4		
000030AC	E760 7400 8FAA E760 5030 080E		00003070	2049+	VNAL	V22, V1043	save v1 output	
000030B2	07FB		00003070	2050+	BR	R11	return	
000030BC	U/FD			2051+RE43	DC	OF		
000030BC				2052+	DROP	R5	xl16 expected result	
000030BC	O2D2AEB6 AACD4C77			2053	DC		4C77 96789F9F4FEDCC24' result	
000030EC	96789F9F 4FEDCC24			2000	DC	ALIO UZDZALDOAACD	4C// 90/03F3F4FEDCC24 Tesult	
000030CC	FFFFFFF 00019000			2054	DC	YI 16' FFFFFFFF0001	9000 00000038EEEEEFA' v2	
000030EC				2001	DC	ALIO IIIIIIIIIIOOOI	0000 00000000EEEEEE A VS	
000030DC	FFFFFFF 00019000			2055	DC	XL16' FFFFFFFF00019	9000 000000380EEEEFA' v3	
000030E4	00000038 OEEEEFA			2000	ЪС	ALIO IIIIIIIIIOOOI	OUGO GOOGGOELLELLI II VO	
000030EC	0000000 00000000			2056	DC	XI.16' 00000000000000	0000 00000000000000000000 v4	
000030F4	0000000 0000000			2000	20	12210 00000000000000	V1	
				2057				
				2058	VRR_D	VMAL, 4		
00003100				2059+	DS	OFD		
00003100		00003100		2060+	USING	*, R5	base for test data and test routine	
00003100	00003148			2061+T44	DC	A(X44)	address of test routine	
00003104	002C			2062+	DC	H' 44'	test number	
00003106	00			2063+	DC	X' 00'		
00003107	04			2064+	DC	HL1' 4'	m5	
00003108	E5D4C1D3 40404040			2065+	DC	CL8' VMAL'	instruction name	
00003110	0000318C			2066+	DC	A(RE44+16)	address of v2 source	
00003114	0000319C			2067+	DC	A(RE44+32)	address of v3 source	
00003118	000031AC			2068+	DC	A(RE44+48)	address of v4 source	
0000311C	0000010			2069+	DC	A(16)	result length	
00003120	0000317C			2070+REA44	DC	A(RE44)	result address	
00003128	0000000 00000000			2071+	DS	FD	gap V1 output	
00003130	00000000 00000000			2072+V1044	DS	XL16	VI output	
00003138	00000000 00000000			0070	DC	T.D.		
00003140	0000000 00000000			2073+	DS	FD	gap	
00000140				2074+*	DC	OF		
00003148	E910 5010 0014		00000010	2075+X44	DS	OF	11-0	
00003148	E310 5010 0014		00000010	2076+	LGF	R1, V2ADDR	load v2 source	
0000314E	E761 0000 0806		00000000		VL LCE	v22, 0(R1)	use v22 to test decoder	
00003154 0000315A	E310 5014 0014 E771 0000 0806		00000014 00000000	2078+ 2079+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder	
UUUUSIJA	E//I UUUU UOUU		0000000	&U/J+	٧L	νωυ, υ(Ν Ι)	use vas to test decoder	

VRR D VMAL, 4

E781 0000 0806

E766 7000 8FAB

E760 5030 080E

0000000 00000006

07FB

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd

ADDR1

ADDR2

00000010

00000000

00000014

00000000

00000018

00000000

00003370

STM

2179+

2182+

2183+

2184+

2185+

2186+

2187+

2188+

2189+

2190+

2192+

2193

2194

2195

2196

2197 2198

2199+

2200+

2202+

2203+

2204+

2205+

2206+

2207+

2208+

2209+

2211+

2213+

2216+

2217+

2218+

2219+

2220+

2221+

2222+

2223+

2224+

2226+

2227

2225+RE48

00000000

00003430

2214+* 2215+X48

2210+REA48

2212+V1048

2201+T48

2191+RE47

2180+*

2181+X47

2178+V1047

DS

DS

DS

LGF

VL

LGF

VL

LGF

VL

VMAH

VST

BR

DC

DC

DC

DC

DC

DS

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

LGF

VL

VMAH

VST

BR

DC

DROP

DROP

XL16

gap

m5

gap

use v23 to test decoder

use v24 to test decoder

test instruction (dest is a source)

result

load v4 source

save v1 output

xl16 expected result

return

XL16' 0000000000000006 0000000C00000000'

FD

 $\mathbf{0F}$

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

R1, V4ADDR

v24, 0(R1)

V22, V1047

R11

0F

R5

VRR D VMAH, O

USING *, R5

OFD

A(X48)

H' 48'

X' 00'

HL1'0'

A(16)

FD

FD

 $\mathbf{0F}$

R11

0F

R5

XL16

A(RE48)

CL8' VMAH'

A(RE48+16)

A(RE48+32)

A(RE48+48)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

R1, V4ADDR

v24, 0(R1)

V22, V1048

V22, V22, V23, V24, 0

V22, V22, V23, V24, 0

OBJECT CODE

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E310 5018 0014

E781 0000 0806

E766 7000 8FAB

E760 5030 080E

0000000 00000002

000000C 00000000

FF000000 00000019

00000038 000000FA

FF000000 00000019

0000038 000000FA

07FB

L₀C

00003370

00003378

00003380

00003388

00003388

0000338E

00003394

0000339A

000033A0

000033A6

000033AC

000033B2

000033B8

000033BC

000033BC

000033BC

000033C4

000033CC

000033D4

000033DC

000033E4

00003466

0000346C

00003472

00003478

0000347C

0000347C

0000347C

		45554					28 Jul 2025		1 480	
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
003484	0000000C 00000000			0000	T . C	W 401 PP0000PP0000				
00348C	FF0000FF 00000029			2228	DC	XL16' FF0000FF00000	0029 00000038000000FA'	v2		
003494 00349C	00000038 000000FA FF000001 00000029			2229	DC	XL16' FF0000010000	0029 00000038000000FA'	$\mathbf{v3}$		
0034A4	00000038 000000ES			~~~	ЪС	ALIO Production	3023 00000030000001A	VJ		
0034AC	00000001 0000002F			2230	DC	XL16' 0000000100000	002F 0000000300000002'	v4		
0034B4	00000003 00000002									
				2231	WDD D	VAMIL O				
0034C0				2232 2233+	VKK_D DS	VMAH, O OFD				
034C0 034C0		000034C0		2234+	USI NG		base for test data and	tost routin	10	
034C0 034C0	00003508	00003400		2235+T49	DC	A(X49)	address of test routine		IE	
004C4	0031			2236+	DC	H' 49'	test number			
0034C6	00			2237+	DC	X' 00'				
0034C7	00			2238+	DC	HL1' 0'	m5			
0034C8	E5D4C1C8 40404040			2239+	DC	CL8' VMAH'	instruction name			
0034D0	0000354C			2240+	DC	A(RE49+16)	address of v2 source			
0034D4	0000355C			2241+	DC	A(RE49+32)	address of v3 source			
0034D8	0000356C			2242+	DC	A(RE49+48)	address of v4 source			
0034DC 0034E0	00000010 0000353C			2243+ 2244+REA49	DC DC	A(16) A(RE49)	result length result address			
034E0 034E8	00000000 00000000			2245+	DS DS	FD				
034E0 034F0	0000000 0000000			2246+V1049	DS DS	XL16	gap V1 output			
0034F8	0000000 00000000			2210111010	D O	ALIO	VI oucput			
03500	0000000 00000000			2247+	DS	FD	gap			
				2248+*			.			
003508				2249+X49	DS	OF				
003508	E310 5010 0014		00000010	2250+	LGF	R1, V2ADDR	load v2 source			
00350E	E761 0000 0806		00000000	2251+ 2252+	VL LGF	v22, 0(R1)	use v22 to test decoder load v3 source			
)03514)0351A	E310 5014 0014 E771 0000 0806		00000014 00000000	2253+	VL	R1, V3ADDR v23, O(R1)	use v23 to test decoder			
00351A	E310 5018 0014		00000000	2254+	LGF	R1, V4ADDR	load v4 source			
003526	E781 0000 0806		00000000		VL	v24, 0(R1)	use v24 to test decoder			
00352C	E766 7000 8FAB			2256+			test instruction (de		ırce)	
003532	E760 5030 080E		000034F0	2257+	VST	V22, V1049	save v1 output			
003538	07FB			2258+	BR	R11	return			
00353C				2259+RE49	DC	0F	xl16 expected result			
00353C	EE000000 0000000			2260+	DROP	R5	naaa aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa	1 4		
)0353C)03544	FF000000 00000000 0000000 000000FF			2261	DC	VIIO LLAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	0000 0000000000000FF'	resul t		
)03544)0354C	FF020304 05060708			2262	DC	XI.16' FF02030405060	0708 090A0B0C0D0E0FF0'	\mathbf{v} 2		
03554	090A0B0C 0D0E0FF0			~~U~	ьс	ALIU IIVAUJUHUJUU	COO OCONODOCODOEOTTO	∀ ₩		
00355C	01020304 05060708			2263	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	v3		
003564	O9OAOBOC ODOEOF1O									
00356C	FF020304 05060708			2264	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4		
03574	O9OAOBOC ODOEOF1O			0007						
				2265	Unn n	VAMIT O				
003580				2266 2267+		VMAH, O OFD				
)035 8 0		00003580		2267+ 2268+	DS USING		base for test data and	test routin	16	
03580	000035C8	00003360		2269+T50	DC	A(X50)	address of test routine		16	
03584	0003368			2270+	DC	H' 50'	test number			
03586	00			2271+	DC	X' 00'				
				2272+	DC	HL1' 0'	шб			
003587	00				20					
	E5D4C1C8 40404040 0000360C			2273+ 2274+	DC DC	CL8' VMAH' A(RE50+16)	instruction name address of v2 source			

	0. 7. 0 zvector-e7-1	1 0					28 Jul 2025 12: 08: 16 Page 51
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
	0000361C			2275+	DC	A(RE50+32)	address of v3 source
	0000362C			2276+	DC	A(RE50+48)	address of v4 source
	00000010 000035FC			2277+ 2278+REA50	DC DC	A(16) A(RE50)	result length result address
	0000000 00000000			2279+	DS DS	FD	
000035B0	0000000 00000000			2280+V1050	DS	XL16	gap V1 output
	00000000 00000000			0001	D.C.	TID	
000035C0	00000000 00000000			2281+ 2282+*	DS	FD	gap
000035C8				2283+X50	DS	0F	
000035C8	E310 5010 0014		0000010	2284+	LGF	R1, V2ADDR	load v2 source
	E761 0000 0806		0000000	2285+	VL	v22, 0(R1)	use v22 to test decoder
	E310 5014 0014 E771 0000 0806		00000014 00000000	2286+ 2287+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder
	E310 5018 0014		00000000	2288+	LGF	R1, V4ADDR	load v4 source
000035E6	E781 0000 0806		00000000	2289+	VL	v24, 0(R1)	use v24 to test decoder
	E766 7000 8FAB		00000270	2290+		V22, V22, V23, V24, 0	
	E760 5030 080E 07FB		000035B0	2291+ 2292+	VST BR	V22, V1050 R11	save v1 output return
000035FC	О/ГВ			2293+RE50	DC DC	OF	xl16 expected result
000035FC				2294+	DROP	R5	•
	FF000000 00000000			2295	DC	XL16' FF000000000000	0000 0000000000000FF' result
	00000000 000000FF FF020304 05060708			2296	DC	VI 16! EE02020405060	0708 090A0B0C0D0E0FF0' v2
	090A0B0C 0D0E0FF0			2290	DC	ALIO FFUEUSU4USUO	0700 U9UAUBUCUDUEUFFU V2
0000361C	00010102 02030304			2297	DC	XL16' 0001010202030	0304 0405050606070708' v3
	04050506 06070708			0000	D.C.	W. 401 EE00000 405004	0700 00010P0C0P0F0F101
	FF020304 05060708 090A0B0C 0D0E0F10			2298	DC	XL16 FF02030405060	0708 090A0B0C0D0E0F10' v4
				2299			
00002640				2300	VRR_D DS	VMAH, O OFD	
00003640 00003640		00003640		2301+ 2302+	USI NG		base for test data and test routine
	00003688	00000010		2303+T51	DC	A(X51)	address of test routine
	0033			2304+	DC	H'51'	test number
	00			2305+	DC	X' 00'	
	00 E5D4C1C8 40404040			2306+ 2307+	DC DC	HL1' 0' CL8' VMAH'	m5 instruction name
	000036CC			2308+	DC	A(RE51+16)	address of v2 source
00003654	000036DC			2309+	DC	A(RE51+32)	address of v3 source
	000036EC 00000010			2310+	DC	A(RE51+48)	address of v4 source
	0000010 000036BC			2311+ 2312+REA51	DC DC	A(16) A(RE51)	result length result address
	0000000 00000000			2313+	DS	FD	gap
00003670	0000000 00000000			2314+V1051	DS	XL16	V1 output
	00000000 00000000			9915	nc	EN.	don
00003680	00000000 00000000			2315+ 2316+*	DS	FD	gap
00003688				2317+X51	DS	0F	
	E310 5010 0014		00000010	2318+	LGF	R1, V2ADDR	load v2 source
	E761 0000 0806		00000000 0000014	2319+	VL LGF	v22, 0(R1)	use v22 to test decoder
	E310 5014 0014 E771 0000 0806		00000014	2320+ 2321+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder
	E310 5018 0014		00000000		LGF	R1, V4ADDR	load v4 source
000036A6	E781 0000 0806		00000000	2323+	VL	v24, 0(R1)	use v24 to test decoder
000036AC	E766 7000 8FAB			2324+	VMAH	V22, V22, V23, V24, 0	test instruction (dest is a source)

ADDR1

OBJECT CODE

STMT

ADDR2

	020201 0022	1122111	.122142	21112				
000036B2 000036B8	E760 5030 080E 07FB		00003670	2325+ 2326+	VST BR	V22, V1051 R11	save v1 output return	
000036BC 000036BC 000036BC	FF000000 00000000			2327+RE51 2328+ 2329	DC DROP DC	OF R5 XL16' FF00000000000	xl16 expected result	result
000036C4 000036CC	00000000 000000FF FF020304 05060708			2330	DC		0708 090A0B0C0D0E0FF0'	v2
000036DC	00000000 00000001 01010101 01010102			2331	DC	XL16' 0000000000000	0001 0101010101010102'	v3
	FF020304 05060708 090A0B0C 0D0E0F10			2332	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4
				2333 2334 * Hal fwo	r d			
				2335		VMAH, 1		
00003700				2336+	DS _	OFD		
00003700		00003700		2337+	USING	*, R5	base for test data and	test routine
00003700	00003748			2338+T52	DC	A(X52)	address of test routine	
00003704	0034			2339+	DC	H' 52'	test number	
00003706				2340+	DC	X' 00'		
00003707				2341+	DC	HL1' 1'	m5	
	E5D4C1C8 40404040			2342+	DC	CL8' VMAH'	instruction name	
	0000378C			2343+	DC	A(RE52+16)	address of v2 source	
	0000379C			2344+	DC	A(RE52+32)	address of v3 source	
00003718				2345+	DC	A(RE52+48)	address of v4 source	
0000371C				2346+	DC	A(16)	result length	
00003720				2347+REA52	DC	A(RE52)	result address	
				2348+	DS	FD	gap V1 output	
	00000000 00000000			2349+V1052	DS	XL16	V1 output	
	00000000 00000000			0050	D.C.	TIP.		
00003740	00000000 00000000			2350+	DS	FD	gap	
00003748				2351+* 2352+X52	DC	OE		
	E310 5010 0014		0000010	2352+A52 2353+	DS LGF	OF R1, V2ADDR	load v2 source	
00003748 0000374E	E761 0000 0806		00000010	2354+	VL	v22, 0(R1)	use v22 to test decoder	
00003741	E310 5014 0014		00000000	2355+	LGF	R1, V3ADDR	load v3 source	
	E771 0000 0806		00000014	2356+	VL	v23, 0(R1)	use v23 to test decoder	
	E310 5018 0014		00000018	2357+	LGF	R1, V4ADDR	load v4 source	
			00000000	2358+	VL	v24, 0(R1)	use v24 to test decoder	
				2359+	VMAH	V22, V22, V23, V24, 1		st is a source)
	E760 5030 080E		00003730	2360+	VST	V22, V1052	save v1 output	
00003778	07FB			2361+	BR	R11	return	
0000377C				2362+RE52	DC	OF	xl16 expected result	
0000377C				2363+	DROP	R5	•	
0000377C 00003784	00010000 00000000 0000000 00000000			2364	DC		0000 00000000000000000	result
	FF000000 00000019			2365	DC	XL16' FF000000000000	0019 00000038000000FA'	v2
	00000038 000000FA				-			
	FF000000 00000019			2366	DC	XL16' FF000000000000	0019 00000038000000FA'	v3
000037A4	00000038 000000FA			0007	DC	WI 101 000000000000000000000000000000000	2000 0000000000000000000000000000000000	
	00000000 00000000			2367	DC	XL16, 000000000000000	0000 0000000000000000000000000000000000	v4
000037B4	00000000 00000000			0000				
				2368	MDD D	X/X/ATT 1		
000037C0				2369 2370+	VKK_D DS	VMAH, 1 OFD		
000037C0 000037C0		000037C0		2370+ 2371+	USI NG		base for test data and	tost routing
00003700		00003700		2011T	OSTNG	, nj	vase ful test data allu	test foutilie

LGF

R1, V2ADDR

load v2 source

00000010

2421+

000038C8

E310 5010 0014

ASNA Ver.	0. 7. 0 zvector-e7-1	o-murtipry	Add				28 Jul 2025	12: 08: 16 Page	54
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000038CE 000038D4 000038DA 000038E0 000038E6 000038EC 000038F2 000038F8	E761 0000 0806 E310 5014 0014 E771 0000 0806 E310 5018 0014 E781 0000 0806 E766 7100 8FAB E760 5030 080E 07FB		00000000 0000014 00000000 00000018 00000000 000038B0	2422+ 2423+ 2424+ 2425+ 2426+ 2427+ 2428+ 2429+	VL LGF VL LGF VL VMAH VST BR	R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 1 V22, V1054	use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (desave v1 output return	st is a source)	
000038FC 000038FC 000038FC	FFFE0009 00190031			2430+RE54 2431+ 2432	DC DROP DC	OF R5	xl 16 expected result 031 0051007AFF57FF1F'	resul t	
00003904 0000390C 00003914	0051007A FF57FF1F FF020304 05060708 090A0B0C F30EF110			2433	DC	XL16' FF02030405060	708 090A0B0CF30EF110'	v2	
0000391C 00003924	01020304 05060708 090A0B0C 0D0E0F10			2434	DC		708 090A0B0C0D0E0F10'	v 3	
0000392C 00003934	FF020304 05060708 090A0B0C 0D0E0F10			2435 2436	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4	
00003940 00003940 00003940	00003988	00003940		2437 2438+ 2439+ 2440+T55	VRR_D DS USING DC		base for test data and taddress of test routine	test routine	
$00003944 \\ 00003946 \\ 00003947$	0037 00 01			2441+ 2442+ 2443+	DC	H' 55' X' 00'	test number		
00003948 00003950 00003954	E5D4C1C8 40404040 000039CC 000039DC			2444+ 2445+ 2446+	DC DC DC	A(RE55+16) A(RE55+32)	instruction name address of v2 source address of v3 source		
00003958 0000395C 00003960	000039EC 00000010 000039BC			2447+ 2448+ 2449+REA55	DC DC DC	A(16) A(RE55)	address of v4 source result length result address		
00003968 00003970 00003978	00000000 00000000 00000000 00000000 000000			2450+ 2451+V1055	DS DS		gap V1 output		
00003980	00000000 00000000			2452+ 2453+* 2454+X55	DS DS	FD OF	gap		
00003988 0000398E 00003994	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	2455+ 2456+ 2457+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
0000399A 000039A0 000039A6	E771 0000 0806 E310 5018 0014 E781 0000 0806		00000000 00000018 00000000	2458+ 2459+ 2460+	VL LGF VL	R1, V4ADDR v24, O(R1)	use v23 to test decoder load v4 source use v24 to test decoder		
000039AC 000039B2 000039B8	E766 7100 8FAB E760 5030 080E 07FB		00003970	2461+ 2462+ 2463+	VMAH VST BR		test instruction (des save v1 output return	st is a source)	
000039BC 000039BC 000039BC	FFFF0003 000A0015			2464+RE55 2465+ 2466	DC DROP DC	R5	xl16 expected result 015 00240037FFB2FF97'	result	
000039C4 000039CC 000039D4	00240037 FFB2FF97 FF020304 05060708 090A0B0C F30EF110			2467	DC	XL16' FF02030405060	708 090A0B0CF30EF110'	v2	
000039DC 000039E4	00010102 02030304 04050506 06070708			2468	DC DC		304 0405050606070708'	v3	
000039EC	FF020304 05060708			2469	DC	XL16' FF02030405060	708 090A0B0C0D0E0F10'	v4	

ASMA Ver.	0. 7. 0 zvector- e7- 10	0-multiply	Add				28 Jul 2025 12: 08: 16 Page 56
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00003AF0 00003AF8	00000000 00000000 00000000 00000000			2520+V1057	DS	XL16	V1 output
00003B00	00000000 00000000			2521+ 2522+*	DS	FD	gap
00003B08				2523+X57	DS	0F	
00003B08	E310 5010 0014		00000010	2524+	LGF	R1, V2ADDR	load v2 source
00003B0E 00003B14	E761 0000 0806 E310 5014 0014		00000000 0000014	2525+ 2526+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source
00003B1A	E771 0000 0806		00000014	2527+	VL	v23, 0(R1)	use v23 to test decoder
00003B20	E310 5018 0014		00000018	2528+	LGF	R1, V4ADDR	load v4 source
00003B26	E781 0000 0806		0000000	2529+	VL	v24, 0(R1)	use v24 to test decoder
00003B2C	E766 7200 8FAB		000004E0	2530+	VMAH	V22, V22, V23, V24, 2	
00003B32 00003B38	E760 5030 080E 07FB		00003AF0	2531+ 2532+	VST BR	V22, V1057 R11	save v1 output return
00003B3C	OTIB			2533+RE57	DC	OF	xl16 expected result
00003B3C				2534+	DROP	R5	•
00003B3C	00010000 00000000			2535	DC	XL16' 0001000000000	0000 00000000000000000' result
00003B44 00003B4C	00000000 00000000 FF000000 00000019			2536	DC.	VI 16! EE00000000000	0019 00000038000000FA' v2
00003B4C	00000038 000000FA			2000	DC	VIIO LLOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO	0019 00000038000000FA' v2
00003B5C	FF000000 00000019			2537	DC	XL16' FF000000000000	0019 00000038000000FA' v3
00003B64	00000038 000000FA						
00003B6C	00000000 00000000			2538	DC	XL16' 000000000000000	0000 00000000000000000000 v4
00003B74	00000000 00000000			2539			
				2540	VRR D	VMAH, 2	
00003B80				2541+	DS DS	OFD	
00003B80		00003B80		2542+	USING		base for test data and test routine
00003B80	00003BC8			2543+T58	DC	A(X58)	address of test routine
00003B84 00003B86	003A 00			2544+ 2545+	DC DC	H' 58' X' 00'	test number
00003B87	02			2546+	DC	HL1' 2'	m5
00003B88	E5D4C1C8 40404040			2547+	DC	CL8' VMAH'	instruction name
00003B90	00003C0C			2548+	DC	A(RE58+16)	address of v2 source
00003B94 00003B98	00003C1C 00003C2C			2549+ 2550+	DC DC	A(RE58+32) A(RE58+48)	address of v3 source address of v4 source
00003B9C	00000010			2551+	DC	A(16)	result length
00003BA0	00003BFC			2552+REA58	DC	A(RE58)	result address
00003BA8	00000000 00000000			2553+	DS	FD	gap V1 output
00003BB0 00003BB8	0000000 0000000 0000000 0000000			2554+V1058	DS	XL16	VI output
00003BC0	0000000 0000000			2555+	DS	FD	gap
00000000				2556+*			o-r
00003BC8	T 0.40 H 0.12 T 0.13			2557+X58	DS	OF	
00003BC8	E310 5010 0014		00000010	2558+	LGF	R1, V2ADDR	load v2 source
00003BCE 00003BD4	E761 0000 0806 E310 5014 0014		00000000 0000014	2559+ 2560+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source
00003BDA	E771 0000 0806		00000014	2561+	VL	v23, 0(R1)	use v23 to test decoder
00003BE0	E310 5018 0014		0000018	2562+	LGF	R1, V4ADDR	load v4 source
00003BE6	E781 0000 0806		0000000	2563+	VL	v24, 0(R1)	use v24 to test decoder
OOOOODEC	TOO TOO OT IT			2564+	VMAH	V22, V22, V23, V24, 2	test instruction (dest is a source)
00003BEC	E766 7200 8FAB		ሀሀሀሀሪውው		VCT		
00003BF2	E760 5030 080E		00003BB0	2565+	VST	V22, V1058	save v1 output
			00003BB0		VST BR DC		
00003BF2 00003BF8 00003BFC 00003BFC	E760 5030 080E 07FB		00003BB0	2565+ 2566+ 2567+RE58 2568+	VST BR DC DROP	V22, V1058 R11 OF R5	save v1 output return xl16 expected result
00003BF2 00003BF8 00003BFC	E760 5030 080E		00003BB0	2565+ 2566+ 2567+ R E58	VST BR DC	V22, V1058 R11 OF R5	save v1 output return

ASMA Ver.	0.7.0 zvector-e7-1	0- mul ti pl y	Add				28 Jul 2025	12: 08: 16	Page 57
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00003C04	00000000 00000000								
00003C0C	FF0000FF 00000029			2570	DC	XL16' FF0000FF00000	0029 00000038000000FA'	v2	
00003C14 00003C1C	00000038 000000FA FF000001 00000029			2571	DC	VI 16! EE0000010000	0029 00000038000000FA'	v3	
00003C1C	00000038 000000E9			2371	DC	VIIO LLOOOOOIOOOO	0029 00000038000000FA	VS	
00003C2C	00000001 0000002F			2572	DC	XL16' 0000000100000	002F 0000000300000002'	v4	
00003C34	00000003 00000002								
				2573	LIDD D	TAMES O			
00003C40				2574 2575+	VKK_D DS	VMAH, 2 OFD			
00003C40 00003C40		00003C40		2576+	USING		base for test data and	test routin	e
00003C40	00003C88	00000010		2577+T59	DC	A(X59)	address of test routine	cese rouern	
00003C44	003B			2578+	DC	H' 59'	test number		
00003C46	00			2579+	DC	X' 00'			
00003C47 00003C48	02 E5D4C1C8 40404040			2580+ 2581+	DC DC	HL1'2' CL8'VMAH'	m5 instruction name		
00003C48	00003CCC			2582+	DC DC	A(RE59+16)	address of v2 source		
00003C54	00003CDC			2583+	DC	A(RE59+32)	address of v3 source		
00003C58	00003CEC			2584+	DC	A(RE59+48)	address of v4 source		
00003C5C	00000010			2585+	DC	A(16)	result length		
00003C60 00003C68	00003CBC 00000000 00000000			2586+REA59 2587+	DC DS	A(RE59) FD	result address		
00003C00	0000000 0000000			2588+V1059	DS DS	XL16	gap V1 output		
00003C78	0000000 00000000								
00003C80	00000000 00000000			2589+ 2590+*	DS	FD	gap		
00003C88	F010 F010 0014		00000010	2591+X59	DS	OF	1 1 0		
00003C88 00003C8E	E310 5010 0014 E761 0000 0806		00000010 00000000	2592+ 2593+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
00003C8E	E310 5014 0014		00000000	2594+	LGF	R1, V3ADDR	load v3 source		
00003C9A	E771 0000 0806		00000000	2595+	VL	v23, 0(R1)	use v23 to test decoder		
00003CA0	E310 5018 0014		00000018	2596+	LGF	R1, V4ADDR	load v4 source		
00003CA6 00003CAC	E781 0000 0806 E766 7200 8FAB		0000000	2597+ 2598+	VL VMA II	v24, 0(R1)	use v24 to test decoder test instruction (des	at is a sou	maa)
00003CAC 00003CB2	E760 7200 8FAB E760 5030 080E		00003C70	2599+	VNAH VST	V22, V22, V23, V24, 2 V22, V1059	save v1 output	st is a sou	rce)
00003CB8	07FB		00000010	2600+	BR	R11	return		
00003CBC				2601+RE59	DC	OF	xl16 expected result		
00003CBC	EEEEOOO4 OO100COA			2602+	DROP	R5	CCA OCEADEODEEE TOOCEA	wa av-1 4	
00003CBC 00003CC4	FFFF0004 00193C6A 0051B52B FF5700C5			2603	DC	AL10 FFFFUUU4UU193	3C6A 0051B52BFF5700C5'	resul t	
00003CC4	FF020304 05060708			2604	DC	XL16' FF02030405060	0708 090A0B0CF30E0F10'	v2	
00003CD4	090A0B0C F30E0F10								
00003CDC	01020304 05060708			2605	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	v3	
00003CE4 00003CEC	090A0B0C 0D0E0F10 FF020304 05060708			2606	DC	VI 16! FENONONANEARA	708 00040000000000000	**/	
00003CEC 00003CF4	090A0B0C 0D0E0F10			2606	DC	AL10 FFU&U3U4U3U0U	0708 090A0B0C0D0E0F10'	v4	
				2607 2608	VPP n	VMAH, 2			
00003D00				2609+	DS	OFD			
00003D00		00003D00		2610+	USING	*, R5	base for test data and t	test routin	e
00003D00	00003D48			2611+T60	DC	A(X60)	address of test routine		
00003D04	003C			2612+	DC DC	H' 60'	test number		
00003D06 00003D07	00 02			2613+ 2614+	DC DC	X' 00' HL1' 2'	m5		
00003D07	E5D4C1C8 40404040			2615+	DC	CL8' VMAH'	instruction name		
00003D10	00003D8C			2616+	DC	A(RE60+16)	address of v2 source		

test instruction (dest is a source)

2666+

V22, V22, V23, V24, 2

VMAH

00003E2C

E766 7200 8FAB

	U. /. U ZVector-e/-1	2 0		CONTRACT			20 Jui 2023	12: 08: 16 Page	59
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00003E32 00003E38	E760 5030 080E 07FB		00003DF0	2667+ 2668+	VST BR	V22, V1061 R11	save v1 output return		
00003E3C 00003E3C				2669+RE61 2670+	DC DROP	OF R5	xl16 expected result		
00003E3C	FFFFFFF 00000000			2671	DC		0000 0009131EFFF30110'	resul t	
00003E44 00003E4C 00003E54	0009131E FFF30110 FF020304 05060708 090A0B0C F30E0F10			2672	DC	XL16' FF02030405060	0708 090A0B0CF30E0F10'	v2	
00003E5C	0000000 00000001			2673	DC	XL16' 00000000000000	0001 0101010101010102'	v3	
00003E64 00003E6C	01010101 01010102 FF020304 05060708			2674	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4	
00003E74	O9OAOBOC ODOEOF10			9675					
				2675 2676 * Double	word				
00003E80				2677 2678+	VRR_D DS	VMAH, 3 OFD			
00003E80		00003E80		2679+	USI NG		base for test data and		
00003E80	00003EC8			2680+T62	DC	A(X62)	address of test routine		
00003E84 00003E86	003E 00			2681+ 2682+	DC DC	H' 62' X' 00'	test number		
00003E87	03			2683+	DC	HL1' 3'	mб		
00003E88 00003E90	E5D4C1C8 40404040 00003F0C			2684+ 2685+	DC DC	CL8' VMAH' A(RE62+16)	instruction name address of v2 source		
00003E94	00003F1C			2686+	DC	A(RE62+32)	address of v3 source		
00003E98	00003F2C			2687+	DC	A(RE62+48)	address of v4 source		
00003E9C 00003EA0	00000010 00003EFC			2688+ 2689+REA62	DC DC	A(16) A(RE62)	result length result address		
00003EA8	0000000 00000000			2690+	DS	FD	gap V1 output		
00003EB0 00003EB8	00000000 00000000 0000000 00000000			2691+V1062	DS	XL16	V1 output		
00003EC0	00000000 00000000			2692+ 2693+*	DS	FD	gap		
00003EC8 00003EC8	E310 5010 0014		0000010	2694+X62 2695+	DS LGF	OF R1, V2ADDR	load v2 source		
00003EC8	E761 0000 0806		00000010	2696+	VL	v22, 0(R1)	use v22 to test decoder		
00003ED4	E310 5014 0014		00000014	2697+	LGF	R1, V3ADDR	load v3 source		
00003EDA 00003EE0	E771 0000 0806 E310 5018 0014		00000000 0000018	2698+ 2699+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source		
00003EE6	E781 0000 0806		00000000	2700+	VL	v24, 0(R1)	use v24 to test decoder		
00003EEC 00003EF2	E766 7300 8FAB E760 5030 080E		00003EB0	2701+ 2702+	VMAH VST	V22, V22, V23, V24, 3		st is a source)	
00003EF2	07FB		OOOOSEBU	2702+ 2703+	BR	V22, V1062 R11	save v1 output return		
00003EFC				2704+RE62	DC	OF	xl16 expected result		
00003EFC 00003EFC	0000000 00000000			2705+ 2706	DROP DC	R5 XL16' 00000000000000	0000 00000000000000C77'	result	
00003F04	0000000 00000C77								
00003F0C	FFFFFFF 00019000			2707	DC	XL16' FFFFFFFF00019	9000 00000038EEEEEFA'	v2	
00003F14 00003F1C 00003F24	00000038 EEEEEEFA FFFFFFFF 00019000 00000038 OEEEEEFA			2708	DC	XL16' FFFFFFFF00019	0000 000000380EEEEFA'	v3	
00003F2C 00003F34	00000000 00000000 00000000 00000000			2709	DC	XL16' 0000000000000	0000 0000000000000000000000000000000000	v4	
00003F34				2710					
00000E40				2711		VMAH, 3			
00003F40 00003F40		00003F40		2712+ 2713+	DS USING	0FD *, R5	base for test data and	test routine	
						,			

ASMA Ver.	0. 7. 0 zvector- e7- 10	U-multiply	Add				28 Jul 2025 12	2: 08: 16	Page	60
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00003F40 00003F44	00003F88 003F			2714+T63 2715+	DC DC	A(X63) H' 63'	address of test routine test number			
00003F46 00003F47 00003F48	00 03 E5D4C1C8 40404040			2716+ 2717+ 2718+	DC DC DC	X' 00' HL1' 3' CL8' VMAH'	m5 instruction name			
00003F50 00003F54	00003FCC 00003FDC			2719+ 2720+	DC DC	A(RE63+16) A(RE63+32)	address of v2 source address of v3 source			
00003F58 00003F5C	00003FEC 00000010			2721+ 2722+	DC DC	A(RE63+48) A(16)	address of v4 source result length			
00003F60 00003F68	00003FBC 00000000 00000000			2723+REA63 2724+	DC DS	A(RE63) FD	result address gap V1 output			
00003F70 00003F78 00003F80	00000000 00000000 00000000 00000000 000000			2725+V1063 2726+	DS DS	XL16 FD				
00003F88	0000000 0000000			2727+* 2728+X63	DS	0F	gap			
00003F88 00003F8E	E310 5010 0014 E761 0000 0806		00000010 00000000	2729+ 2730+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
00003F94 00003F9A	E310 5014 0014 E771 0000 0806		00000014 00000000	2731+ 2732+	LGF VL	R1, V3ADDR v23, 0(R1)	load v3 source use v23 to test decoder			
00003FA0 00003FA6 00003FAC	E310 5018 0014 E781 0000 0806 E766 7300 8FAB		00000018 00000000	2733+ 2734+ 2735+	LGF VL VMAH	R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 3	load v4 source use v24 to test decoder test instruction (dest	is a sou	rce)	
00003FB2 00003FB8	E760 5030 080E 07FB		00003F70	2736+ 2737+	VST BR	V22, V1063 R11	save v1 output return	15 4 504		
00003FBC 00003FBC	EEEE0004 00100040			2738+RE63 2739+	DC DROP	OF R5	xl16 expected result	1 4		
00003FBC 00003FC4 00003FCC	FFFF0004 0C192C46 0051B52F 8692B4F6 FF020304 05060750			2740 2741	DC DC		2C46	esul t		
00003FD4 00003FDC	090A0B0C 0D0E0F7F 01020304 05060750			2742	DC		0750 090A0B780D0E0F7F' v3			
00003FE4 00003FEC	090A0B78 0D0E0F7F 00000000 00000001 00000000 00000001			2743	DC	XL16' 0000000000000	0001 000000000000001' v4	Į.		
00003FF4	0000000 0000001			2744 2745	VRR D	VMAH, 3				
00004000 00004000		00004000		2746+ 2747+	DS USING	OFD	base for test data and tes	st routin	e	
00004000 00004004	00004048 0040			2748+T64 2749+	DC DC	A(X64) H' 64'	address of test routine test number			
00004006 00004007 00004008	00 03 E5D4C1C8 40404040			2750+ 2751+ 2752+	DC DC DC	X' 00' HL1' 3' CL8' VMAH'	m5 instruction name			
00004010 00004014	0000408C 0000409C			2753+ 2754+	DC DC	A(RE64+16) A(RE64+32)	address of v2 source address of v3 source			
00004018 0000401C	000040AC 00000010			2755+ 2756+	DC DC	A(RE64+48) A(16)	address of v4 source result length			
00004020 00004028 00004030	0000407C 00000000 00000000 00000000 00000000			2757+REA64 2758+ 2759+V1064	DC DS DS	A(RE64) FD XL16	result address gap V1 output			
00004030 00004038 00004040	0000000 0000000 00000000 00000000 000000			2760+	DS DS	FD	gap			
00004048			00000010	2761+* 2762+X64	DS	OF				
00004048	E310 5010 0014		0000010	2763+	LGF	R1, V2ADDR	load v2 source			

v4

DC

XL16' 0000100000000001 100000000000001'

2811

0000416C

save v1 output

xl16 expected result

result

return

XL16' FFFFFF010309101B 06CF0A94A5DE7262'

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd

ADDR1

00004300

ADDR2

00000010

0000000

0000014

00000000

00000018

00000000

00004270

STM

2863+

2866+

2867+

2868+

2869+

2870+

2871+

2872+

2873+

2874+

2876+

2877

2878

2879

2880

2881 2882

2883+

2884+

2886+

2887+ 2888+

2889+

2890+

2891+

2892+

2893+

2895+

2897+

2900+

2901+

2902+

2903+

2904+

2905+

2906+

2907+

2908+

2910+

2911

2909+RE68

V22, V1068

R11

0F

R5

VST

BR

DC

DROP

00000010

0000000

0000014

00000000

00000018

00000000

00004330

2898+*

2864+*

OBJECT CODE

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E310 5018 0014

E781 0000 0806

E766 7400 8FAB

E760 5030 080E

FFFF0004 0C192C45

69B57B4B BDEC6504

FF020304 05060750

090A0B0C 0D0E0F7F

01020304 05060750

090A0B78 0D0E0F7F

10000000 00000001

10000000 00000001

E5D4C1C8 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E310 5018 0014

E781 0000 0806

E766 7400 8FAB

E760 5030 080E

FFFFFF01 0309101B

07FB

00004348

0000438C

0000439C

000043AC

00000010

0000437C

0044

00

04

07FB

L₀C

00004270

00004278

00004280

00004288

00004288

0000428E

00004294

0000429A

000042A0

000042A6

000042AC

000042B2

000042B8

000042BC

000042BC

000042BC

000042C4

000042CC

000042D4

000042DC

000042E4 000042EC

000042F4

00004300

00004300

00004300

00004304

00004306

00004307

00004308

00004310

00004314

00004318

0000431C

00004320

00004328

00004330

00004338

00004340

00004348 00004348

0000434E

00004354

0000435A

00004360

00004366

0000436C

00004372

00004378

0000437C

0000437C

0000437C

ASMA Ver.	0. 7. 0 zvector- e7-1	10-multiply	Add				28 Jul 2025	12: 08: 16	Page	64
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00004384	06CF0A94 A5DE7262									
0000438C 00004394	FF020304 05060750 090A0B0C 0D0E0F7F			2912	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	v2		
00004394 0000439C 000043A4	00010102 02030328			2913	DC	XL16' 0001010202030	0328 0405053C0607073F'	v 3		
000043AC	FFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			2914	DC	XL16' FFFFFFFFFFFF	FFFF FFFFFFFFFFFFF	v4		
000043 D 4	***************************************			2915						
				2916		VMAH, 4				
000043C0		00004260		2917+	DS	OFD * D5	has for took data and a			
000043C0 000043C0	00004408	000043C0		2918+ 2919+T69	USI NG DC	A(X69)	base for test data and address of test routine	test routi	ne	
000043C0 000043C4	004408			2920+	DC DC	H' 69'	test number			
000043C4 000043C6	0043			2921+	DC	X' 00'	cest number			
000043C7	04			2922+	DC	HL1' 4'	m5			
000043C8	E5D4C1C8 40404040			2923+	DC DC	CL8' VMAH'	instruction name			
000043D0	0000444C			2924+	DC	A(RE69+16)	address of v2 source			
000043D4	0000445C			2925+	DC	A(RE69+32)	address of v3 source			
000043D8	0000446C			2926+	DC	A(RE69+48)	address of v4 source			
000043DC	00000010			2927+	DC	A(16)	result length			
000043E0	0000443C			2928+REA69	DC	A(RE69)	result address			
000043E8	0000000 0000000			2929+	DS	FD				
000043F0	0000000 00000000			2930+V1069	DS	XL16	gap V1 output			
000043F8	00000000 00000000									
00004400	0000000 00000000			2931+ 2932+*	DS	FD	gap			
00004408				2933+X69	DS	OF				
00004408	E310 5010 0014		00000010	2934+	LGF	R1, V2ADDR	load v2 source			
0000440E	E761 0000 0806		0000000	2935+	VL	v22, 0(R1)	use v22 to test decoder			
00004414	E310 5014 0014		00000014	2936+	LGF	R1, V3ADDR	load v3 source			
0000441A	E771 0000 0806		00000000	2937+	VL	v23, 0(R1)	use v23 to test decoder			
00004420	E310 5018 0014		00000018	2938+	LGF	R1, V4ADDR	load v4 source			
	E781 0000 0806		0000000	2939+	VL		use v24 to test decoder		`	
0000442C	E766 7400 8FAB		00004000	2940+	VMAH	V22, V22, V23, V24, 4	test instruction (des	st is a so	urce)	
00004432	E760 5030 080E		000043F0	2941+	VST	V22, V1069	save v1 output			
00004438	07FB			2942+	BR	R11	return			
0000443C				2943+RE69	DC DROP	OF D5	xl16 expected result			
0000443C 0000443C	FFFFFFFF FFFFFFE			2944+ 2945	DKUP DC		FFFE F6131F2C2C658673'	resul t		
00004430				₩J4J	DС	ALIU FFFFFFFFFF	TTTE TUISIFACACOSOU/S	1 coul t		
	FF020304 05060750			2946	DC	XI 16' FF09030405060	0750 090A0B0C0D0E0F7F'	v2		
00004440				₩J H U	DC	ALIU FFU&U3U4U3U0U	JIJU UJUAUDUCUDUEUF/F	V &		
	00000000 0000000A			2947	DC	XI 16' 000000000000	000A 0101010F0101010F'	v 3		
00004450				WUTI	DC	ALIO OUUUUUUUUUU		4 0		
	7FFFFFFF FFFFFFF			2948	DC	XI.16' 7FFFFFFFFFFFF	FFFF FFFFFFFFFFFF	v4		
	FFFFFFF FFFFFFF			2949						
				2950 *						
						ctor Multiply and A				
				2953 * Byte						
				2954	VRR D	VMALE, O				
00004480				2955+	DS DS	OFD				
00004480		00004480		2956+	USING		base for test data and	test routi	ne	
00004480	000044C8	22222		2957+T70		A(X70)	address of test routine			
00004484	0046			2958+	DC	H' 70'	test number			
	-				_					

00004588

000045CC

000045DC

000045EC

0000010

000045BC

0047

00

00

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd

ADDR1

00004540

ADDR2

00000010

0000000

0000014

00000000

00000018

00000000

000044B0

STM

2959+

2960+

2961+

2962+

2963+

2964+

2965+

2967+

2969+

2972+

2973+

2974+

2975+

2976+

2977+

2978+

2979+

2980+

2982+

2983

2984

2985

2986

2994+

2995+

2996+

2997+

2998+

2999+

3001+

3003+

3006+

3007+

3008 +

00000010

0000000

00000014

3000+REA71

3002+V1071

2981+RE70

2970+* 2971+X70

2966+REA70

2968+V1070

OBJECT CODE

E5D4C1D3 C5404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E310 5018 0014

E781 0000 0806

E766 7000 8FAC

E760 5030 080E

FE010000 00000000

0000000 00000000

FF000000 00000019

0000038 000000FA

FF000000 00000019

E5D4C1D3 C5404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

07FB

L₀C

00004487

00004488

00004490

00004494

00004498

0000449C

000044A0

000044A8

000044B0

000044B8

000044C0

000044C8 000044C8

000044CE

000044D4

000044DA

000044E0

000044E6

000044EC

000044F2

000044F8

000044FC

000044FC

000044FC

00004504

0000450C

00004514

0000451C

00004540

00004540

00004540

00004544

00004546

00004547

00004548

00004550

00004554

00004558

0000455C

00004560

00004568

00004570

00004578

00004580

00004588

00004588

00004486 00

00

0000450C

0000451C

0000452C

0000010

000044FC

2990+ USING *, R5 2991+T71 DC A(X71)DC H' 71' 2992+ X' 00' 2993+ DC

HL1'0' mб CL8' VMALE' instruction name A(RE71+16)address of v2 source A(RE71+32)address of v3 source A(RE71+48) address of v4 source A(16) result length **A(RE71)** result address

gap V1 output

gap

mб

gap

3004+* 3005+X71 DS $\mathbf{0F}$

> R1, V2ADDR LGF VL v22, 0(R1)

> > R1, V3ADDR

FD

FD

XL16

X' 00'

HL1'0'

A(16)

FD

FD

0F

XL16

A(RE70)

CL8' VMALE'

A(RE70+16)

A(RE70+32)

A(RE70+48)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

R1, V4ADDR

v24, 0(R1)

V22, V1070

R11

0F

R5

VMALE V22, V22, V23, V24, 0

DC

DC

DC

DC

DC

DC DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

LGF

VL

VST

BR

DC

DC

DC

DC

DC

DS

DC

DC

DC

DC

DC

DC

DC

DS

DS

DS

LGF

DROP

load v2 source use v22 to test decoder load v3 source

address of test routine

test number

base for test data and test routine

0000458E E761 0000 0806 E310 5014 0014 00004594

ASMA Ver.	0. 7. 0 zvector- e7- 1	0- mul ti pl y	Add				28 Jul 2025	12: 08: 16	Page	66
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
0000459A 000045A0	E771 0000 0806 E310 5018 0014		0000000 0000018	3009+ 3010+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source			
000045A6	E781 0000 0806		00000000	3011+	VL	v24, 0(R1)	use v24 to test decoder	_		
000045AC 000045B2	E766 7000 8FAC E760 5030 080E		00004570	3012+ 3013+	VMALE VST	V22, V22, V23, V24, 0 V22, V1071	test instruction (des save v1 output	st is a sou	rce)	
000045B8	07FB		00004370	3014+	BR	R11	return			
000045BC				3015+RE71	DC	OF	xl16 expected result			
000045BC 000045BC	FE030001 0000002F			3016+ 3017	DROP DC	R5 XL16' FE03000100000	002F 0000000300000002'	resul t		
000045C4	00000003 00000002									
000045CC 000045D4	FF0000FF 00000029			3018	DC	XL16' FF0000FF00000	0029 00000038000000FA'	v2		
000045DC	00000038 000000FA FF000001 00000029			3019	DC	XL16' FF00000100000	0029 00000038000000FA'	v 3		
000045E4	00000038 000000FA									
000045EC 000045F4	00020001 0000002F 00000003 00000002			3020	DC	XL16' 0002000100000	002F 0000000300000002'	v4		
0000431.4	0000003 0000002			3021						
00004000				3022		VMALE, 0				
00004600 00004600		00004600		3023+ 3024+	DS USING	OFD * R5	base for test data and t	test routin	ıe.	
00004600	00004648	00001000		3025+T72	DC	A(X72)	address of test routine	cose rouern		
00004604 00004606	0048 00			3026+ 3027+	DC DC	H' 72' X' 00'	test number			
00004607	00			3028+	DC DC	HL1' 0'	m5			
00004608	E5D4C1D3 C5404040			3029+	DC	CL8' VMALE'	instruction name			
00004610 00004614	0000468C 0000469C			3030+ 3031+	DC DC	A(RE72+16) A(RE72+32)	address of v2 source address of v3 source			
00004614	0000463C 000046AC			3032+	DC DC	$\begin{array}{c} A(RE72+32) \\ A(RE72+48) \end{array}$	address of v4 source			
0000461C	00000010			3033+	DC	A(16)	result length			
00004620 00004628	0000467C 0000000 00000000			3034+REA72 3035+	DC DS	A(RE72) FD	result address			
00004630	00000000 00000000			3036+V1072	DS	XL16	gap V1 output			
00004638	00000000 00000000 0000000 00000000			3037+	DS	FD	dan			
00004040				3038+*	טע	ΓD	gap			
00004648	T010 7010 0011		00000010	3039+X72	DS	OF	1 1 0			
00004648 0000464E	E310 5010 0014 E761 0000 0806		00000010 00000000	3040+ 3041+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
00004654	E310 5014 0014		0000014	3042+	LGF	R1, V3ADDR	load v3 source			
0000465A 00004660	E771 0000 0806 E310 5018 0014		00000000 0000018	3043+ 3044+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source			
00004666	E781 0000 0806		00000018	3044+ 3045+	VL	v24, 0(R1)	use v24 to test decoder			
0000466C	E766 7000 8FAC			3046+	VMALE	V22, V22, V23, V24, 0	test instruction (des	st is a sou	rce)	
00004672 00004678	E760 5030 080E 07FB		00004630	3047+ 3048+	VST BR	V22, V1072 R11	save v1 output return			
0000467C	V.1 <i>B</i>			3049+RE72	DC	OF	xl16 expected result			
0000467C	EDOSOSOD OF LEOSSO			3050+	DROP	R5	0739 095B0B850DB70FF1'	nogul +		
0000467C 00004684	FD03030D 051F0739 095B0B85 0DB70FF1			3051	DC	ALIO FUUSUSUUUSIFO	OTOO USODUDOOUDB/UFFI	resul t		
0000468C	FF020304 05060708			3052	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2		
00004694 0000469C 000046A4	090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10			3053	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v3		
000046AC 000046B4	FF020304 05060708 090A0B0C 0D0E0F10			3054	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4		
OUOIODT	OUTODOC ODULUI IU			3055						

00004708 0049 00 00 00 E5D4C1D3 C5404040	000046C0		3056 3057+ 3058+ 3059+T73 3060+	VRR_D DS USING DC	VMALE, 0 OFD *, R5 A(X73)	base for test data and test routine address of test routine
0049 00 00	000046C0		3057+ 3058+ 3059+T73	DS USING	OFD *, R5	
0049 00 00	000046C0		3058+ 3059+T73	USING	*, R 5	
0049 00 00			3059+T73			
00 00			2060 -		$\Lambda(\Lambda I J)$	audi ess of test foutille
00				DC	Н' 73'	test number
			3061+	DC	X' 00'	
E5D4C1D3 C5404040			3062+	DC	HL1'0'	m5
			3063+	DC	CL8' VMALE'	instruction name
0000474C			3064+	DC	A(RE73+16)	address of v2 source
0000475C 0000476C			3065+ 3066+	DC DC	A(RE73+32) A(RE73+48)	address of v3 source address of v4 source
0000010			3067+	DC	A(16)	result length
0000473C						result address
						gap
00000000 00000000			3070+V1073	DS	XL16	V1 output
0000000 00000000						•
00000000 00000000			3071+	DS	FD	gap
				D.C.	0.77	
F010 F010 0014		00000010				1 1 0
						load v2 source
						use v22 to test decoder load v3 source
						use v23 to test decoder
						load v4 source
						use v24 to test decoder
E766 7000 8FAC			3080 +			
E760 5030 080E		000046F0	3081+	VST	V22, V1073	save v1 output
07FB						return
						xl16 expected result
ED020207 0510071D						071D 000E0D400D5C0E70!
			3083	DC	AL16 FD03030703100	071D 092E0B430D5C0F79' result
			3086	DC	XI 16' FF02030405060	0708 090A0B0C0D0E0F10' v2
			3000	ЪС	ALIO 1102030403000	0700 UJUAUDUCUDULUI 10 V2
			3087	DC	XL16' FF01010202030	0304 0405050606070708' v3
04050506 06070708						
FF020304 05060708 090A0B0C 0D0E0F10			3088	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v4
			3089			
	00004780					base for test data and test routine
00004708	00004760					address of test routine
004A						test number
00			3095+	DC	X' 00'	
00			3096 +	DC	HL1' 0'	mб
E5D4C1D3 C5404040			3097+	DC	CL8' VMALE'	instruction name
			3098+	DC	A(RE74+16)	address of v2 source
0000480C			3099+	DC	A(RE74+32)	address of v3 source
0000481C				DO	A (DEM A AO)	- 1 J C 4
0000481C 0000482C			3100+	DC	A(RE74+48)	address of v4 source
0000481C 0000482C 00000010			3100+ 3101+	DC	A(16)	result length
0000481C 0000482C 00000010 000047FC			3100+ 3101+ 3102+REA74	DC DC	A(16) A(RE74)	result length result address
0000481C 0000482C 00000010 000047FC 00000000 00000000			3100+ 3101+ 3102+REA74 3103+	DC DC DS	A(16) A(RE74) FD	result length result address
0000481C 0000482C 00000010 000047FC			3100+ 3101+ 3102+REA74	DC DC	A(16) A(RE74)	result length
	00000000 00000000 00000000 00000000 00000000	00000000 00000000 00000000 00000000 00000000	00000000 00000000 00000000 00000000 000000	00000000 00000000 00000000 00000000 0000	00000000 00000000	00000000

ASMA Ver.	0. 7. 0 zvector- e7- 10	0-multiply	Add				28 Jul 2025 12: 08: 16 Page 6	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
				0100.*				
000047C8				3106+* 3107+X74	DS	0F		
000047C8	E310 5010 0014		00000010	3107+774	LGF	R1, V2ADDR	load v2 source	
000047CE	E761 0000 0806		00000010	3109+	VL	v22, O(R1)	use v22 to test decoder	
000047D4	E310 5014 0014		00000014	3110+	ĹĠF	R1, V3ADDR	load v3 source	
000047DA	E771 0000 0806		00000000	3111+	VL	v23, 0(R1)	use v23 to test decoder	
000047E0	E310 5018 0014		0000018	3112+	LGF	R1, V4ADDR	load v4 source	
000047E6	E781 0000 0806		00000000	3113+	VL	v24, 0(R1)	use v24 to test decoder	
000047EC	E766 7000 8FAC E760 5030 080E		000047B0	3114+	VMALE VST	V22, V22, V23, V24, 0		
000047F2 000047F8	07FB		000047BU	3115+ 3116+	BR	V22, V1074 R11	save v1 output return	
000047FC	OIIB			3117+RE74	DC	0F	xl16 expected result	
000047FC				3118+	DROP	R5		
000047FC	FD030304 05060708			3119	DC	XL16' FD03030405060	0708 09130B170D1B0F1F' result	
00004804	09130B17 0D1B0F1F			0100	D.C.	WI 101 FE00000 107000	0700 00040B000B0E0E404 0	
0000480C 00004814	FF020304 05060708 090A0B0C 0D0E0F10			3120	DC	XL16 FF02030405060	0708 090A0B0C0D0E0F10' v2	
00004814 0000481C	FF000000 00000001			3121	DC	XI 16' FF00000000000	0001 0101010101010102' v3	
00004824	01010101 01010102			0121	ЪС	ALIO II 0000000000	7001 010101010101010 VO	
0000482C	FF020304 05060708			3122	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v4	
00004834	O9OAOBOC ODOEOF10			0.4.0.0				
				3123				
				3124 * Hal fwor 3125		VMALE, 1		
00004840				3126+	DS	OFD		
00004840		00004840		3127+	USING		base for test data and test routine	
00004840	00004888			3128+T75	DC	A(X75)	address of test routine	
00004844	004B			3129+	DC	H' 75'	test number	
00004846 00004847	00 01			3130+ 3131+	DC DC	X' 00' HL1' 1'	шъ́	
00004848	E5D4C1D3 C5404040			3132+	DC DC	CL8' VMALE'	instruction name	
00004850	000048CC			3133+	DC	A(RE75+16)	address of v2 source	
00004854	000048DC			3134+	DC	A(RE75+32)	address of v3 source	
00004858	000048EC			3135+	DC	A(RE75+48)	address of v4 source	
0000485C	00000010			3136+	DC	A(16)	result length	
00004860 00004868	000048BC 0000000 00000000			3137+REA75 3138+	DC DS	A(RE75) FD	result address	
00004808	0000000 0000000			3139+V1075	DS DS	XL16	gap V1 output	
00004878	0000000 00000000			0100111010	20	1110	12 oucput	
00004880	00000000 00000000			3140+	DS	FD	gap	
00004000				3141+*	DC	OE		
00004888 00004888	E310 5010 0014		00000010	3142+X75 3143+	DS LGF	OF R1, V2ADDR	load v2 source	
0000488E	E761 0000 0806		00000010	3144+	VL	v22, 0(R1)	use v22 to test decoder	
00004894	E310 5014 0014		00000014	3145+	ĹĠF	R1, V3ADDR	load v3 source	
0000489A	E771 0000 0806		00000000	3146+	VL	v23, 0(R1)	use v23 to test decoder	
000048A0	E310 5018 0014		00000018	3147+	LGF	R1, V4ADDR	load v4 source	
000048A6 000048AC	E781 0000 0806 E766 7100 8FAC		0000000	3148+ 3149+	VL VMAIF	v24, 0(R1) V22, V22, V23, V24, 1	use v24 to test decoder test instruction (dest is a source)	
000048AC 000048B2	E760 7100 8FAC E760 5030 080E		00004870	3150+	VNALE	V22, V1075	save v1 output	
000048B8	07FB		50001010	3151+	BR	R11	return	
000048BC				3152+RE75	DC	OF	xl16 expected result	
000048BC	EE010000 0000000			3153+	DROP	R5	2000 0000000000000000000000000000000000	
000048BC 000048C4	FE010000 00000000 00000000 000000000			3154	DC	YF10, LEA1AAAAAA	0000 0000000000000000000' result	
000048CC	FF000000 00000019			3155	DC	XL16' FF000000000000	0019 00000038000000FA' v2	
0000	000000							

ASIM VEI.	0. 7. 0 zvector-e7-1	o-mur ci pi y	Add				28 Jul 2025 12: 08: 16 Page 70
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000049DC 000049E0	00000010 00004A3C			3204+ 3205+REA77	DC DC	A(16) A(RE77)	result length result address
000049E8 000049F0 000049F8	00000000 00000000 00000000 00000000 000000			3206+ 3207+V1077	DS DS	FD XL16	gap V1 output
00004318 00004A00	0000000 0000000			3208+ 3209+*	DS	FD	gap
00004A08	T040 F040 0044		00000010	3210+X77	DS	OF	
00004A08 00004A0E	E310 5010 0014 E761 0000 0806		00000010 00000000	3211+ 3212+	LGF VL	R1, V2ADDR v22, 0(R1)	load v2 source use v22 to test decoder
00004A14 00004A1A	E310 5014 0014 E771 0000 0806		00000014 00000000	3213+ 3214+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder
00004A20 00004A26	E310 5018 0014 E781 0000 0806		00000018 00000000	3215+ 3216+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder
00004A2C 00004A32	E766 7100 8FAC E760 5030 080E		000049F0	3217+ 3218+	VMALE VST	V22, V22, V23, V24, 1 V22, V1077	test instruction (dest is a source) save v1 output
00004A38 00004A3C	07FB			3219+ 3220+RE77	BR DC	R11 OF	return xl16 expected result
00004A3C 00004A3C	FD06FF08 051F432C			3221+ 3222	DROP DC	R5 XI 16' FD06FF08051F/	132C 095BBF700DB87BD4' result
00004A3C 00004A44 00004A4C	095BBF70 0DB87BD4 FF020304 05060708			3223	DC		0708 090A0B0C0D0E0F10' v2
00004A54	O9OAOBOC ODOEOF10						
00004A5C 00004A64	FF020304 05060708 090A0B0C 0D0E0F10			3224	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v3
00004A6C 00004A74	FF020304 05060708 090A0B0C 0D0E0F10			3225	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v4
	000.10200 02020110			3226 3227	VPP D	VMALE, 1	
00004A80				3228+	DS	OFD	
00004A80 00004A80	00004AC8	00004A80		3229+ 3230+T78	USI NG DC	A(X78)	base for test data and test routine address of test routine
00004A84 00004A86	004E 00			3231+ 3232+	DC DC	H' 78' X' 00'	test number
00004A87 00004A88	01 E5D4C1D3 C5404040			3233+ 3234+	DC DC	HL1' 1' CL8' VMALE'	m5 instruction name
00004A90	00004B0C			3235+	DC	A(RE78+16)	address of v2 source
00004A94 00004A98	00004B1C 00004B2C			3236+ 3237+	DC DC	A(RE78+32) A(RE78+48)	address of v3 source address of v4 source
00004A9C 00004AA0	0000010 00004AFC			3238+ 3239+REA78	DC DC	A(16) A(RE78)	result length result address
00004AA8	00000000 00000000			3240+	DS	FD	gap V1 output
00004AB0 00004AB8	00000000 00000000 0000000 00000000			3241+V1078	DS	XL16	vi output
00004AC0	0000000 00000000			3242+ 3243+*	DS	FD	gap
00004AC8 00004AC8	E310 5010 0014		00000010	3244+X78 3245+	DS LGF	OF R1, V2ADDR	load v2 source
00004ACE 00004AD4	E761 0000 0806 E310 5014 0014		00000000 0000014	3246+ 3247+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source
00004ADA	E771 0000 0806		00000000	3248+	VL	v23, 0(R1)	use v23 to test decoder
00004AE0 00004AE6	E310 5018 0014 E781 0000 0806		00000018 00000000	3249+ 3250+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder
00004AEC	E766 7100 8FAC			3251+	VMALE	V22, V22, V23, V24, 1	test instruction (dest is a source)
00004AF2 00004AF8	E760 5030 080E 07FB		00004AB0	3252+ 3253+	VST BR	V22, V1078 R11	save v1 output return

result

v2

 $\mathbf{v3}$

00000010

00004B70

3281+ 3282+ 3283+ 3284+ 3285+

3286+

3287+

3289 +

3290

3291

3292

3293

3294

3300 +

VL v24, 0(R1)VMALE V22, V22, V23, V24, 1 **VST** V22, V1079 R11 BR 3288+RE79 DC 0F

R5

H' 80'

save v1 output return xl16 expected result

XL16' FF02030405060708 090A0B0C0D0E0F10' XL16' FF00000000000000 0101010101010102'

XL16' FD05010405060708 09131E160D1B2A1E'

m5

gap

XL16' FF02030405060708 090A0B0C0D0E0F10' $\mathbf{v4}$

3295 * Word VRR_D VMALE, 2 3296 3297 +DS **OFD** USING *, R5 3298+ 3299+T80 DC A(X80)

base for test data and test routine address of test routine test number

00004BF4 090A0B0C 0D0E0F10

00004C00

07FB

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd

ADDR1

00004B40

00004C00

ADDR2

STM

3255 +

3256

3257

3258

3259

3260 3261

3262+

3263+

3265+

3266+

3267+

3268+

3269+

3270+

3271+

3272 +

3274+

3276+

3279 +

3277+* 3278+X79

3273+REA79

3275+V1079

3264+T79

3254+RE78

DC

DC

DC

DC

DC

DS

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

LGF

DROP

DC

DC

DC

DC

DC

DROP

0F

R5

VRR D VMALE, 1

USING *, R5

OFD

A(X79)

H' 79'

X' 00'

HL1' 1'

A(16)

FD

FD

0F

XL16

A(RE79)

CL8' VMALE'

A(RE79+16)

A(RE79+32)

A(RE79+48)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

R1, V4ADDR

OBJECT CODE

FD060006 0510221A

092E603E 0D5CBE72

FF020304 05060708

090A0B0C 0D0E0F10

04050506 06070708

090A0B0C 0D0E0F10

E5D4C1D3 C5404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E310 5018 0014

E781 0000 0806

E766 7100 8FAC

E760 5030 080E

FD050104 05060708

09131E16 0D1B2A1E

FF020304 05060708

O9OAOBOC ODOEOF10

FF000000 00000001

01010101 01010102 FF020304 05060708

00004B1C FF010102 02030304

00004B2C FF020304 05060708

00004B88

00004BCC

00004BDC

00004BEC

00000010

00004BBC

004F

00

01

LOC

00004AFC

00004AFC

00004AFC

00004B04 00004B0C

00004B14

00004B24

00004B34

00004B40

00004B40

00004B40

00004B44

00004B46

00004B47

00004B48

00004B50

00004B54

00004B58

00004B5C

00004B60

00004B68

00004B70 00004B78

00004B80

00004B88

00004B88

00004B8E

00004B94

00004B9A

00004BA0

00004BA6

00004BAC

00004BB2

00004BB8

00004BBC

00004BBC

00004BBC

00004BC4

00004BCC

00004BD4

00004BDC

00004BE4

00004BEC

00004C00 00004C48 00004C04 0050

00004C00

ASMA Ver.	0. 7. 0 zvector- e7- 1	0-multiply	Add				28 Jul 2025 12: 08: 16 Page 72
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00004C06	00			3301+	DC	X' 00'	
00004C07	02			3302+	DC	HL1' 2'	mő
00004C08	E5D4C1D3 C5404040			3303+	DC	CL8' VMALE'	instruction name
00004C10	00004C8C			3304+	DC	A(RE80+16)	address of v2 source
00004C14	00004C9C			3305+	DC	A(RE80+32)	address of v3 source
00004C18	00004CAC			3306+	DC	A(RE80+48)	address of v4 source
00004C1C	00000010			3307+	DC	A(16)	result length
00004C20	00004C7C			3308+REA80	DC	A(RE80) FD	result address
00004C28 00004C30	$\begin{array}{cccc} 00000000 & 00000000 \\ 00000000 & 00000000$			3309+ 3310+V1080	DS DS	XL16	gap V1 output
00004C30 00004C38	0000000 0000000			3310+11000	טט	ALIO	vi oucpuc
00004C38	0000000 0000000			3311+	DS	FD	gap
00001010				3312+*	20		8"r
00004C48				3313+X80	DS	OF	
00004C48	E310 5010 0014		0000010	3314+	LGF	R1, V2ADDR	load v2 source
00004C4E	E761 0000 0806		00000000	3315+	VL	v22, 0(R1)	use v22 to test decoder
00004C54	E310 5014 0014		0000014	3316+	LGF	R1, V3ADDR	load v3 source
00004C5A	E771 0000 0806		00000000	3317+	VL	v23, 0(R1)	use v23 to test decoder
00004C60	E310 5018 0014		00000018	3318+	LGF	R1, V4ADDR	load v4 source
00004666	E781 0000 0806		0000000	3319+	VL	v24, 0(R1)	use v24 to test decoder
00004C6C 00004C72	E766 7200 8FAC E760 5030 080E		00004C30	3320+ 3321+	VMALE VST	V22, V22, V23, V24, 2 V22, V1080	
00004C72	07FB		00004030	3322+	BR	R11	save v1 output return
00004C7C	ОТТВ			3323+RE80	DC	OF	xl16 expected result
00004C7C				3324+	DROP	R5	Al 10 expected Testife
00004C7C	FE010000 00000000			3325	DC		0000 0000000000000C40' result
00004C84	0000000 00000C40						
00004C8C	FF000000 00000019			3326	DC	XL16' FF00000000000	0019 00000038000000FA' v2
00004C94	00000038 000000FA				20		
00004C9C				3327	DC	XL16' FF000000000000	0019 00000038000000FA' v3
00004CA4	00000038 000000FA 0000000 00000000			3328	DC	VI 16! 0000000000000	0000 000000000000000000000 v4
00004CAC	0000000 0000000			3320	DC	XL16 000000000000000000000000000000000000	0000 0000000000000000' v4
OOOOTCDT	00000000 00000000			3329			
				3330	VRR D	VMALE, 2	
00004CC0				3331+	DS	OFD .	
00004CC0		00004CC0		3332+	USING	*, R 5	base for test data and test routine
00004CC0	00004D08			3333+T81	DC	A(X81)	address of test routine
00004CC4	0051			3334+	DC	H' 81'	test number
00004CC6	00			3335+	DC DC	X' 00'	
00004CC7	02 F5D4C1D2 C5404040			3336+ 3337+	DC DC	HL1'2'	m5
00004CC8 00004CD0	E5D4C1D3 C5404040 00004D4C			3337+ 3338+	DC DC	CL8' VMALE' A(RE81+16)	instruction name address of v2 source
00004CD0 00004CD4	00004D4C 00004D5C			3339+	DC DC	A(RE81+32)	address of v2 source address of v3 source
00004CD4	00004D3C 00004D6C			3340+	DC	A(RE81+48)	address of v4 source
00004CDC	00000010			3341+	DC	A(16)	result length
00004CE0	00004D3C			3342+REA81	DC	A(RE81)	result address
00004CE8	0000000 00000000			3343+	DS	FD	
00004CF0	00000000 00000000			3344+V1081	DS	XL16	gap V1 output
00004CF8	00000000 00000000			0045	DC	T'D.	
00004D00	00000000 00000000			3345+	DS	FD	gap
00004D08				3346+* 3347+ X8 1	DC	0F	
00004D08	E310 5010 0014		00000010	3347+X81 3348+	DS LGF	R1, V2ADDR	load v2 source
00004D08 00004D0E	E761 0000 0806		00000010	3349+	VL	v22, 0(R1)	use v22 to test decoder
00004D0E	E310 5014 0014		00000000	3350+	LGF	R1, V3ADDR	load v3 source
JUJUIDII			5000011			,	- J

ASMA Ver.	0. 7. 0 zvector- e7- 1	10-multiply	Add				28 Jul 2025	12: 08: 16 Page	73
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00004D1A	E771 0000 0806		00000000	3351+	VL	v23, 0(R1)	use v23 to test decoder		
00004D20	E310 5018 0014		00000018	3352+	ĹĠF	R1, V4ADDR	load v4 source		
00004D26	E781 0000 0806		00000000	3353+	VL	v24, 0(R1)	use v24 to test decoder		
00004D2C	E766 7200 8FAC		0000000	3354+		V22, V22, V23, V24, 2		et is a source)	
00004D2C 00004D32	E760 5030 080E		00004CF0	3355+	VIALE	V22, V1081	save v1 output	st is a source,	
00004D32	07FB		00004010	3356+	BR	R11	return		
00004D38	UTFD			3357+RE81	DC DC	OF	xl16 expected result		
00004D3C				3358+	DROP	R5	xi io expected resurt		
00004D3C	FE030100 0000012E			3359	DC		012E 0000000300000C42'	result	
00004D3C 00004D44	00000003 00000C42			3333	ьс	ALIO FE0301000000	J12E 0000000300000C42	resur c	
00004D44 00004D4C	FF0000FF 00000029			3360	DC	VI 16! EEOOOEEOOO	0029 00000038000000FA'	v2	
				3300	DC	ALIO FFUUUUFFUUUU	0029 00000038000000FA	VZ	
00004D54	00000038 000000FA			3361	DC	VI 16! EE0000010000	0029 00000038000000FA'	*.9	
00004D5C	FF000001 00000029			3301	DC	ALIO FFUUUUUIUUUU	JU29 UUUUUU38UUUUUTA	v3	
00004D64	00000038 000000FA 00020001 0000002F			2262	DC	VI 16! 000200010000	DOSE DODODODODODO	1	
00004D6C				3362	DC	AL16 0002000100000	002F 0000000300000002'	v4	
00004D74	00000003 00000002			2262					
				3363	Upp p	VMATE 9			
00004000				3364		VMALE, 2			
00004D80		00004000		3365+	DS	OFD * D5	hasa for tast data and	toot moutine	
00004D80	00004BC0	00004D80		3366+	USING		base for test data and		
00004D80	00004DC8			3367+T82	DC	A(X82)	address of test routine		
00004D84	0052			3368+	DC	H' 82'	test number		
00004D86	00			3369+	DC	X' 00'			
00004D87	02 EFD4C1D2 C5404040			3370+	DC	HL1'2'	m5		
00004D88	E5D4C1D3 C5404040			3371+	DC	CL8' VMALE'	instruction name		
00004D90	00004E1C			3372+	DC	A(RE82+16)	address of v2 source		
00004D94	00004E1C			3373+	DC DC	A(RE82+32)	address of v3 source		
00004D98	00004E2C			3374+ 3375+	DC DC	A(RE82+48)	address of v4 source		
00004D9C 00004DA0	00000010 00004DFC			3376+REA82	DC DC	A(16) A(RE82)	result length result address		
00004DA0	000040FC			3377+	DS DS	FD			
00004DA8	0000000 0000000			3378+V1082	DS DS	XL16	gap V1 output		
00004DB0	0000000 0000000			3370+V1002	טט	ALIU	vi oucpuc		
00004DB8	0000000 0000000			3379+	DS	FD	dan		
00004DC0	0000000 0000000			3380+*	DЗ	ľν	gap		
00004DC8				3381+X82	DS	0F			
00004DC8	E310 5010 0014		00000010	3382+	LGF	R1, V2ADDR	load v2 source		
00004DC8 00004DCE	E761 0000 0806		00000010	3383+	VL	v22, 0(R1)	use v22 to test decoder		
00004DCE 00004DD4	E310 5014 0014		0000000	3384+	LGF	R1, V3ADDR	load v3 source		
00004DD4 00004DDA	E771 0000 0806		00000014	3385+	VL	v23, 0(R1)	use v23 to test decoder		
00004DDA 00004DE0	E310 5018 0014		0000000	3386+	LGF	R1, V4ADDR	load v4 source		
00004DE0	E781 0000 0806		00000018	3387+	VL	v24, 0(R1)	use v24 to test decoder		
00004DEC	E766 7200 8FAC		3000000	3388+		V21, U(N1) V22, V22, V23, V24, 2		st is a source)	
00004DEC	E760 7200 6FAC E760 5030 080E		00004DB0	3389+	VIALE	V22, V1082	save v1 output	Je 15 a Bource,	
00004DF8	07FB		JUJU IDDU	3390+	BR	R11	return		
00004DFC	U112			3391+RE82	DC	OF	xl16 expected result		
00004DFC				3392+	DROP	R5	10 chrocou resure		
00004DFC	FD07050A 091F1F18			3393	DC		IF18 095BC037C27817A0'	result	
00004E04	095BC037 C27817A0								
00004E0C	FF020304 05060708			3394	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2	
00004E14	O9OAOBOC ODOEOF10				20			. ~	
00004E1C				3395	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v 3	
00004E16	O9OAOBOC ODOEOF10				~ ~		Journal of the state of th		
00004E2C	FF020304 05060708			3396	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4	
00004E34	O9OAOBOC ODOEOF1O							-	
				3397					

ASMA Ver.	0. 7. 0 zvector- e7- 1	0-multiply	Add				28 Jul 2025	12: 08: 16 Page	75
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
				3448+*					
00004F48				3449+X84	DS	OF			
00004F48	E310 5010 0014		00000010	3450+		R1, V2ADDR	load v2 source		
00004F4E	E761 0000 0806		00000000	3451+	VL		use v22 to test decoder		
00004F54	E310 5014 0014		00000014	3452+	ĹĠF	R1, V3ADDR	load v3 source		
00004F5A	E771 0000 0806		00000000	3453+	VL		use v23 to test decoder		
00004F60	E310 5018 0014		00000018	3454+	ĹĠF	R1, V4ADDR	load v4 source		
00004F66	E781 0000 0806		00000000	3455+	VL		use v24 to test decoder		
00004F6C	E766 7200 8FAC			3456+		V22, V22, V23, V24, 2	test instruction (des	st is a source)	
00004F72	E760 5030 080E		00004F30	3457+	VST	V22, V1084	save v1 output		
00004F78	07FB			3458+	BR		return		
00004F7C				3459+RE84	DC		xl16 expected result		
00004F7C				3460+	DROP	R5			
00004F7C	FD050405 01060708			3461	DC	XL16' FD05040501060	708 09131E2A372F261C'	resul t	
00004F84	09131E2A 372F261C								
00004F8C	FF020304 05060708			3462	DC	XL16' FF02030405060	708 090A0B0C0D0E0F10'	v2	
00004F94	O9OAOBOC ODOEOF10								
00004F9C	FF000000 00000001			3463	DC	XL16' FF00000000000	001 0101010101010102'	v3	
00004FA4	01010101 01010102								
00004FAC	FF020304 05060708			3464	DC	XL16' FF02030405060	708 090A0B0C0D0E0F10'	v4	
00004FB4	O9OAOBOC ODOEOF1O								
				3465					
				3466 * Double					
				3467		VMALE, 3			
00004FC0				3468+	DS	OFD			
00004FC0		00004FC0		3469+	USING		base for test data and t	est routine	
00004FC0	00005008			3470+T85	DC	A(X85)	address of test routine		
00004FC4	0055			3471+	DC		test number		
00004FC6	00			3472+	DC	X' 00'	_		
00004FC7	03			3473+	DC		m5		
00004FC8	E5D4C1D3 C5404040			3474+	DC		instruction name		
00004FD0	0000504C			3475+	DC		address of v2 source		
00004FD4	0000505C			3476+	DC	A(RE85+32)	address of v3 source		
00004FD8	0000506C			3477+		A(RE85+48)	address of v4 source		
00004FDC	00000010			3478+	DC		result length		
00004FE0	0000503C			3479+REA85	DC		result address		
00004FE8	0000000 00000000			3480+ 2481 - V1085	DS	FD VI 16	gap V1 output		
00004FF0 00004FF8	0000000 0000000 0000000 00000000			3481+V1085	DS	XL16	vi output		
00004118	0000000 0000000			3482+	DS	FD	dan		
00003000	0000000 0000000			3483+*	טט	r <i>v</i>	gap		
00005008				3484+X85	DS	0F			
00005008	E310 5010 0014		0000010	3485+			load v2 source		
0000500E	E761 0000 0806		00000010	3486+	VL		use v22 to test decoder		
00005014	E310 5014 0014		00000000	3487+	LGF	, , , , , , , , , , , , , , , , , , ,	load v3 source		
00005014 0000501A	E771 0000 0806		00000014	3488+	VL		use v23 to test decoder		
00005020	E310 5018 0014		00000018	3489+	LGF		load v4 source		
00005026	E781 0000 0806		00000000	3490+	VL		use v24 to test decoder		
0000502C	E766 7300 8FAC		300000	3491+		V22, V22, V23, V24, 3		st is a source)	
00005032	E760 5030 080E		00004FF0	3492+	VST	V22, V1085	save v1 output		
00005038	07FB			3493+	BR		return		
0000503C	- · 			3494+RE85	DC		xl16 expected result		
0000503C				3495+	DROP	R5			
0000503C	FFFFFFE 00032000			3496	DC		000 FFFCE00271000000'	resul t	
00005044	FFFCE002 71000000								
	FFFFFFF 00019000			3497	DC	XL16' FFFFFFFF00019	000 00000038EEEEEFA'	v2	

	0. 7. 0 zvector- e7- 1	1 0					28 Jul 2025	12: 08: 16	Page	76
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00005054 0000505C	00000038 EEEEEEFA FFFFFFFF 00019000			3498	DC	XL16' FFFFFFF00019	9000 000000380EEEEFA'	v3		
00005064 0000506C 00005074	00000038 0EEEEFA 00000000 00000000 0000000 00000000			3499	DC	XL16' 0000000000000	0000 00000000000000000	v 4		
00005080				3500 3501 3502+	VRR_D DS	VMALE, 3 OFD				
00005080 00005080	000050C8	00005080		3503+ 3504+T86	USI NG DC	*, R5 A(X86)	base for test data and address of test routine	test routi	ne	
00005084 00005086 00005087	0056 00 03			3505+ 3506+ 3507+	DC DC DC	H' 86' X' 00' HL1' 3'	m5			
00005088 00005090 00005094	E5D4C1D3 C5404040 0000510C 0000511C			3508+ 3509+ 3510+	DC DC DC	CL8' VMALE' A(RE86+16) A(RE86+32)	instruction name address of v2 source address of v3 source			
00005098 0000509C	0000512C 00000010			3511+ 3512+	DC DC	A(RE86+48) A(16)	address of v4 source result length			
000050A0 000050A8 000050B0	000050FC 00000000 00000000 00000000 00000000			3513+REA86 3514+ 3515+V1086	DC DS DS	A(RE86) FD XL16	result address gap V1 output			
000050B8 000050C0	00000000 00000000 00000000 00000000			3516+ 3517+*	DS	FD	gap			
000050C8 000050C8	E310 5010 0014		00000010	3518+X86 3519+	DS LGF	OF R1, V2ADDR	load v2 source			
000050CE 000050D4 000050DA	E761 0000 0806 E310 5014 0014 E771 0000 0806		00000000 00000014 00000000	3520+ 3521+ 3522+	VL LGF VL	v22, 0(R1) R1, V3ADDR v23, 0(R1)	use v22 to test decoder load v3 source use v23 to test decoder			
000050E0 000050E6 000050EC	E310 5018 0014 E781 0000 0806 E766 7300 8FAC		00000018 00000000	3523+ 3524+ 3525+	LGF VL VMALE	R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 3	load v4 source use v24 to test decoder test instruction (de	st is a so	urce)	
000050F2	E760 5030 080E 07FB		000050В0		VST BR DC	V22, V1086 R11 OF	save v1 output return x116 expected result			
000050FC 000050FC 00005104	11010308 111F3397 79B556ED 77F57901			3529+ 3530		R 5	3397 79B556ED77F57901'	result		
0000510C 00005114	FF020304 05060750 090A0B0C 0D0E0F7F			3531	DC DC		0750 090A0B0C0D0E0F7F'	v2		
00005124 0000512C	01020304 05060750 090A0B78 0D0E0F7F 10000000 00000001			3532 3533	DC DC		0750 090A0B780D0E0F7F' 0001 1000000000000001'	v3 v4		
	10000000 00000001			3534 3535		VMALE, 3				
00005140 00005140 00005144	00005188	00005140		3536+ 3537+ 3538+T87	DS USING DC DC	A(X87)	base for test data and address of test routine		ne	
00005144 00005146 00005147	0057 00 03			3539+ 3540+ 3541+	DC DC DC	H' 87' X' 00' HL1' 3'	m5			
00005148 00005150 00005154	E5D4C1D3 C5404040 000051CC 000051DC			3542+ 3543+ 3544+	DC DC DC	CL8' VMALE' A(RE87+16) A(RE87+32)	address of v2 source address of v3 source			
00005158	000051EC			3545+	DC	A(RE87+48)	address of v4 source			

ASMA ver.	0. 7. 0 zvector-e7-1	.u- mui ti pi y	Add				28 Jul 2025 12: 08: 16 Page 77
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0000515C	0000010			3546+	DC	A(16)	result length
00005160	000051BC			3547+REA87	DC	A(RES7)	result address
00005168	00000000 00000000			3548+	DS	FD	gap V1 output
00005170	00000000 00000000			3549+V1087	DS	XL16	V1 output
00005178	00000000 00000000			277	.		
00005180	00000000 00000000			3550+	DS	FD	gap
00005100				3551+*	DC	OF	
00005188 00005188	E310 5010 0014		00000010	3552+X87 3553+	DS LGF	OF R1, V2ADDR	load v2 source
0000518E	E761 0000 0806		00000010	3554+	LGF VL	v22, 0(R1)	use v22 to test decoder
0000518E	E310 5014 0014		00000000	3555+	LGF	R1, V3ADDR	load v3 source
0000519A	E771 0000 0806		00000000	3556+	VL	v23, 0(R1)	use v23 to test decoder
000051A0	E310 5018 0014		00000018	3557+	LGF	R1, V4ADDR	load v4 source
000051A6	E781 0000 0806		00000000	3558+	VL	v24, 0(R1)	use v24 to test decoder
000051AC	E766 7300 8FAC			3559+	VMALE	V22, V22, V23, V24, 3	
000051B2	E760 5030 080E		00005170	3560+	VST	V22, V1087	save v1 output
000051B8	07FB			3561+	BR	R11	return
000051BC 000051BC				3562+RE87	DC DROP	OF R5	xl16 expected result
000051BC	EE010003 050C1352			3563+ 3564	DKOP DC		1352 E6D2FE7090F7148E' result
000051BC	E6D2FE70 90F7148E			3304	DC	ALIO ELOTOUOSUSUC	1332 EUD2FE7030F7140E TeSult
000051CC				3565	DC	XI.16' FF02030405060	0750 090A0B0C0D0E0F7F' v2
000051D4					20	1210 110200010000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	00010102 02030328			3566	DC	XL16' 0001010202030	0328
	0405053C 0607073F						
	EE000000 0000000E			3567	DC	XL16' EE00000000000	000E E0000000000000E' v4
000051F4	E0000000 0000000E						
00003114	LOUGOGO GGGGGGGE			0500			
00003114				3568 3569	VDD N	VMAIF 2	
				3569		VMALE, 3	
00005200		00005200		3569 3570+	DS	OFD	base for test data and test routine
	00005248	00005200		3569		OFD	base for test data and test routine address of test routine
00005200 00005200 00005200 00005204	00005248 0058	00005200		3569 3570+ 3571+ 3572+T88 3573+	DS USING DC DC	OFD *, R5 A(X88) H' 88'	
00005200 00005200 00005200 00005204 00005206	00005248 0058 00	00005200		3569 3570+ 3571+ 3572+T88 3573+ 3574+	DS USING DC DC DC	0FD *, R5 A(X88) H' 88' X' 00'	address of test routine test number
00005200 00005200 00005200 00005204 00005206 00005207	00005248 0058 00 03	00005200		3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3575+	DS USING DC DC DC DC	OFD *, R5 A(X88) H' 88' X' 00' HL1' 3'	address of test routine test number m5
00005200 00005200 00005200 00005204 00005206 00005207 00005208	00005248 0058 00 03 E5D4C1D3 C5404040	00005200		3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3575+ 3576+	DS USING DC DC DC DC DC	0FD *, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE'	address of test routine test number m5 instruction name
00005200 00005200 00005200 00005204 00005206 00005207 00005208 00005210	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C	00005200		3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3575+ 3576+ 3577+	DS USING DC DC DC DC DC DC	0FD *, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16)	address of test routine test number m5 instruction name address of v2 source
00005200 00005200 00005200 00005204 00005206 00005207 00005208 00005210 00005214	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 0000529C	00005200		3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3576+ 3576+ 3577+ 3578+	DS USING DC DC DC DC DC DC DC DC	0FD *, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32)	address of test routine test number m5 instruction name address of v2 source address of v3 source
00005200 00005200 00005200 00005204 00005206 00005207 00005208 00005210 00005214	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 0000529C 000052AC	00005200		3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3576+ 3576+ 3577+ 3578+ 3579+	DS USING DC DC DC DC DC DC DC DC	0FD *, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32) A(RE88+48)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source
00005200 00005200 00005200 00005204 00005206 00005207 00005208 00005210 00005214	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 0000529C	00005200		3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3576+ 3576+ 3577+ 3578+	DS USING DC	0FD *, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32)	address of test routine test number m5 instruction name address of v2 source address of v3 source
00005200 00005200 00005204 00005206 00005207 00005208 00005210 00005214 0000521C 00005220 00005220	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 0000529C 000052AC 00000010 0000527C 000000000	00005200		3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3575+ 3576+ 3577+ 3578+ 3579+ 3580+ 3581+REA88 3582+	DS USING DC	0FD *, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32) A(RE88+48) A(16) A(RE88) FD	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address
00005200 00005200 00005204 00005206 00005207 00005208 00005210 00005214 00005218 0000521C 00005220 00005228	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 0000529C 000052AC 00000010 0000527C 00000000 00000000 00000000 00000000	00005200		3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3575+ 3576+ 3578+ 3579+ 3580+ 3581+REA88	DS USING DC	0FD *, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32) A(RE88+48) A(16) A(RE88)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length
00005200 00005200 00005200 00005204 00005206 00005207 00005210 00005214 00005214 0000521C 00005220 00005228 00005230 00005238	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 0000529C 000052AC 00000527C 00000000 00000000 00000000 00000000 00000000	00005200		3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3575+ 3576+ 3577+ 3578+ 3579+ 3580+ 3581+REA88 3582+ 3582+ 3583+V1088	DS USING DC	*, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32) A(RE88+48) A(16) A(RE88) FD XL16	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output
00005200 00005200 00005204 00005206 00005207 00005208 00005210 00005214 00005218 0000521C 00005220 00005228	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 0000529C 000052AC 00000010 0000527C 00000000 00000000 00000000 00000000	00005200		3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3575+ 3576+ 3577+ 3578+ 3579+ 3580+ 3581+REA88 3582+ 3583+V1088	DS USING DC	0FD *, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32) A(RE88+48) A(16) A(RE88) FD	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address
00005200 00005200 00005204 00005206 00005207 00005210 00005214 00005218 0000521C 00005220 00005220 00005230 00005230	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 0000529C 000052AC 00000527C 00000000 00000000 00000000 00000000 00000000	00005200		3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3575+ 3576+ 3577+ 3578+ 3579+ 3580+ 3581+REA88 3582+ 3583+V1088	DS USING DC	*, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32) A(RE88+48) A(16) A(RE88) FD XL16 FD	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output
00005200 00005200 00005204 00005204 00005207 00005208 00005210 00005214 0000521C 00005220 00005220 00005230 00005230 00005240	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 000052AC 00000010 0000527C 00000000 00000000 00000000 00000000 00000000	00005200	0000010	3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3575+ 3576+ 3577+ 3578+ 3579+ 3580+ 3581+REA88 3582+ 3583+V1088 3584+ 3585+* 3586+X88	DS USING DC	ofd *, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32) A(RE88+48) A(16) A(RE88) FD XL16 FD	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output
00005200 00005200 00005204 00005204 00005207 00005208 00005210 00005214 0000521C 00005220 00005220 00005230 00005230 00005240	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 0000529C 000052AC 00000000 0000527C 00000000 00000000 00000000 00000000 00000000	00005200	00000010 00000000	3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3576+ 3576+ 3578+ 3579+ 3580+ 3581+REA88 3582+ 3583+V1088 3584+ 3585+* 3586+X88 3587+	DS USING DC	*, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32) A(RE88+48) A(16) A(RE88) FD XL16 FD OF R1, V2ADDR	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source
00005200 00005200 00005204 00005204 00005207 00005208 00005210 00005214 0000521C 00005220 00005220 00005230 00005230 00005240	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 000052AC 00000010 0000527C 00000000 00000000 00000000 00000000 00000000	00005200	00000010 00000000 00000014	3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3576+ 3576+ 3577+ 3578+ 3580+ 3581+REA88 3582+ 3583+V1088 3584+ 3585+* 3586+X88 3587+ 3588+	DS USING DC	ofd *, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32) A(RE88+48) A(16) A(RE88) FD XL16 FD OF R1, V2ADDR v22, O(R1)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output
00005200 00005200 00005200 00005204 00005206 00005207 00005210 00005214 0000521C 00005220 00005228 00005230 00005238 00005240 00005248 00005248 0000524E 00005254	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 0000529C 000052AC 00000010 0000527C 00000000 00000000 00000000 00000000 00000000	00005200	00000000	3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3575+ 3576+ 3577+ 3578+ 3579+ 3580+ 3581+REA88 3582+ 3583+V1088 3584+ 3585+* 3586+X88 3587+ 3588+ 3589+ 3590+	DS USING DC	*, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32) A(RE88+48) A(16) A(RE88) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder
00005200 00005200 00005204 00005206 00005207 00005208 00005210 00005214 0000521C 00005220 00005220 00005230 00005230 00005240 00005240 00005248 00005248 00005248 00005254 00005254	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 0000529C 000052AC 00000010 0000527C 00000000 00000000 00000000 00000000 00000000	00005200	0000000 0000014 0000000 0000018	3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3575+ 3576+ 3577+ 3578+ 3580+ 3581+REA88 3582+ 3583+V1088 3584+ 3585+* 3586+X88 3587+ 3588+ 3589+ 3590+ 3591+	DS USING DC	ofd *, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32) A(RE88+48) A(16) A(RE88) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source
00005200 00005200 00005200 00005204 00005206 00005207 00005210 00005214 00005212 0000521C 00005220 00005230 00005230 00005230 00005240 00005240 00005240 00005246 00005254 00005260 00005266	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 0000529C 000052AC 00000000 00000000 00000000 00000000 00000000	00005200	00000000 00000014 00000000	3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3575+ 3576+ 3577+ 3578+ 3580+ 3581+REA88 3582+ 3583+V1088 3584+ 3585+* 3586+X88 3587+ 3589+ 3590+ 3592+	DS USING DC LC DC LC	ofd *, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32) A(RE88+48) A(16) A(RE88) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder
00005200 00005200 00005204 00005206 00005207 00005208 00005210 00005214 0000521C 00005220 00005220 00005230 00005230 00005248 00005248 0000524E 00005254 00005254 00005260 00005266	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 0000529C 000052AC 00000000 00000000 00000000 00000000 00000000	00005200	0000000 0000014 0000000 0000018 00000000	3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3575+ 3576+ 3578+ 3579+ 3580+ 3581+REA88 3582+ 3583+V1088 3584+ 3585+* 3586+X88 3587+ 3588+ 3590+ 3591+ 3592+ 3593+	DS USING DC	ofd *, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32) A(RE88+48) A(16) A(RE88) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 3	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source)
00005200 00005200 00005200 00005204 00005206 00005207 00005210 00005214 00005212 0000521C 00005220 00005230 00005230 00005230 00005240 00005240 00005240 00005246 00005254 00005260 00005266	00005248 0058 00 03 E5D4C1D3 C5404040 0000528C 0000529C 000052AC 00000000 00000000 00000000 00000000 00000000	00005200	0000000 0000014 0000000 0000018	3569 3570+ 3571+ 3572+T88 3573+ 3574+ 3575+ 3576+ 3577+ 3578+ 3580+ 3581+REA88 3582+ 3583+V1088 3584+ 3585+* 3586+X88 3587+ 3589+ 3590+ 3592+	DS USING DC LC DC LC	ofd *, R5 A(X88) H' 88' X' 00' HL1' 3' CL8' VMALE' A(RE88+16) A(RE88+32) A(RE88+48) A(16) A(RE88) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder

VRR_D VMALO, O

OFD

3641

3642 +

00005380

ASMA Ver.	0. 7. 0 zvector-e7-1	0-multiply	Add				28 Jul 2025 12: 08: 16 Page 79
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00005380		00005380		3643+	USING	*. R 5	base for test data and test routine
00005380	000053C8			3644+T90	DC	A(X90)	address of test routine
00005384	005A			3645+	DC	H' 90'	test number
00005386	00			3646+	DC	X' 00'	
00005387	00			3647+	DC	HL1' 0'	m5
00005388	E5D4C1D3 D6404040			3648+	DC	CL8' VMALO'	instruction name
00005390	0000540C			3649+	DC	A(RE90+16)	address of v2 source
00005394	0000541C			3650+	DC	A(RE90+32)	address of v3 source
00005398	0000542C			3651+	DC	A(RE90+48)	address of v4 source
0000539C	0000010			3652+	DC	A(16)	result length
000053A0	000053FC			3653+REA90	DC	A(RE90)	result address
000053A8	0000000 00000000			3654+	DS	FD	
000053B0	0000000 00000000			3655+V1090	DS	XL16	gap V1 output
000053B8	0000000 00000000						•
000053C0	00000000 00000000			3656+	DS	FD	gap
				3657 +*			-
000053C8				3658+X90	DS	OF	
000053C8	E310 5010 0014		0000010	3659+	LGF	R1, V2ADDR	load v2 source
	E761 0000 0806		00000000	3660 +	VL	v22, 0(R1)	use v22 to test decoder
	E310 5014 0014		00000014	3661+	LGF	R1, V3ADDR	load v3 source
	E771 0000 0806		00000000	3662+	VL	v23, 0(R1)	use v23 to test decoder
000053E0	E310 5018 0014		00000018	3663+	LGF	R1, V4ADDR	load v4 source
000053E6	E781 0000 0806		00000000	3664+	VL	v24, 0(R1)	use v24 to test decoder
000053EC	E766 7000 8FAD			3665+		V22, V22, V23, V24, 0	
000053F2	E760 5030 080E		000053B0	3666+	VST	V22, V1090	save v1 output
000053F8	07FB			3667+	BR	R11	return
000053FC				3668+RE90	DC	OF	xl16 expected result
000053FC				3669+	DROP	R5	
000053FC	00000000 00000271			3670	DC	XL16' 00000000000000	0271 00000C400000F424' result
00005404	00000C40 0000F424			0074	D.C.	W 401 FF00000000000	0040 000000000000000000000000000000000
0000540C	FF000000 00000019			3671	DC	XL16, FF000000000000	0019 00000038000000FA' v2
00005414	00000038 000000FA			0070	DC	VI 101 FF0000000000	0010 0000000000000000000000000000000000
0000541C	FF000000 00000019			3672	DC	XL16, FF000000000000	0019 00000038000000FA' v3
	00000038 000000FA			0070	DC	VI 101 00000000000000	0000 0000000000000000000000000000000000
0000542C	00000000 00000000			3673	DC	XL16, 00000000000000	0000 0000000000000000' v4
00005434	00000000 00000000			3674			
				3675	VDD D	VMATO O	
00005440				3676+	DS	VMALO, O OFD	
00005440		00005440		3677+	USI NG		base for test data and test routine
00005440	00005488	00003440		3678+T91	DC	A(X91)	address of test routine
00005444	005B			3679+	DC	H' 91'	test number
00005446	00			3680+	DC	X' 00'	
00005447	00			3681+	DC	HL1' 0'	m5
00005448	E5D4C1D3 D6404040			3682+	DC	CL8' VMALO'	instruction name
00005450	000054CC			3683+	DC	A(RE91+16)	address of v2 source
00005454	000054DC			3684+	DC	A(RE91+32)	address of v3 source
00005458	000054EC			3685+	DC	A(RE91+48)	address of v4 source
0000545C	00000010			3686+	DC	A(16)	result length
00005460	000054BC			3687+REA91	DC	A(RE91)	result address
00005468	0000000 00000000			3688+	DS	FD	
00005470	0000000 00000000			3689+V1091	DS	XL16	gap V1 output
00005478	0000000 00000000						•
00005480	0000000 00000000			3690+	DS	FD	gap
				3691+*			
00005488				3692+X91	DS	0F	

ASWA ver.	0. 7. 0 zvector- e7-10	D-multiply	Add				28 Jul 2025	12: 08: 16 Page	80
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00005488 0000548E 00005494 0000549A 000054A0 000054A6 000054AC	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E310 5018 0014 E781 0000 0806 E766 7000 8FAD E760 5030 080E		00000010 00000000 00000014 00000000 00000018 00000000	3693+ 3694+ 3695+ 3696+ 3697+ 3698+ 3699+ 3700+	LGF VL LGF VL LGF VL VMALO VST	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, O V22, V1091	load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (des	st is a source)	
000054B8 000054BC 000054BC	07FB		00003470	3701+ 3702+RE91 3703+	BR DC DROP	R11 OF R5	return xl16 expected result		
000054BC 000054C4	00020100 000006C0 00000C43 0000F426			3704	DC	XL16' 0002010000000	06C0 00000C430000F426'	resul t	
000054CC	FF0000FF 00000029			3705	DC	XL16' FF0000FF00000	0029 00000038000000FA'	v2	
000054D4 000054DC 000054E4	00000038 000000FA FF000001 00000029 00000038 000000FA			3706	DC	XL16' FF00000100000	0029 00000038000000FA'	v3	
000054EC 000054F4	00020001 0000002F 00000003 00000002			3707	DC	XL16' 0002000100000	002F 0000000300000002'	v4	
00005500 00005500		00005500		3708 3709 3710+ 3711+	VRR_D DS USI NG	VMALO, 0 OFD *. R5	base for test data and t	test routine	
00005500 00005504 00005506	00005548 005C 00			3712+T92 3713+ 3714+	DC DC DC	A(X92) H' 92' X' 00'	address of test routine test number		
00005507 00005508 00005510	00 E5D4C1D3 D6404040 0000558C			3715+ 3716+ 3717+	DC DC DC	HL1' 0' CL8' VMAL0' A(RE92+16)	instruction name address of v2 source		
00005514 00005518 0000551C	0000559C 000055AC 00000010			3718+ 3719+ 3720+	DC DC DC	A(RE92+32) A(RE92+48) A(16)	address of v3 source address of v4 source result length		
	0000557C 00000000 00000000 0000000 00000000			3721+REA92 3722+ 3723+V1092	DC DS DS	A(RE92) FD XL16	result address gap V1 output		
00005538 00005540	00000000 00000000 00000000 00000000			3724+ 3725+*	DS	FD	gap		
00005548 00005548 0000554E 00005554	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014		DS LGF VL LGF	OF R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
0000555A 00005560 00005566	E771 0000 0806 E310 5018 0014 E781 0000 0806		00000014 00000000 00000018 00000000	3730+	VL LGF VL		use v23 to test decoder load v4 source use v24 to test decoder		
0000556C 00005572	E766 7000 8FAD E760 5030 080E		00005530	3733+ 3734+	VMALO VST	V22, V22, V23, V24, 0 V22, V1092	test instruction (des save v1 output	st is a source)	
00005578 0000557C 0000557C	07FB			3735+ 3736+RE92 3737+	BR DC DROP	R11 OF R5	return xl16 expected result		
0000557C 00005584	FF060314 052A0748 096E0B9C 0DD21010			3738	DC		0748 096E0B9C0DD21010'	result	
0000558C 00005594	FF020304 05060708 090A0B0C 0D0E0F10			3739	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2	
0000559C	FF020304 05060708 090A0B0C 0D0E0F10			3740	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v3	

DS

FD

gap

3790 +

0000000 00000000

000056A8

ASMA Ver.	0. 7. 0 zvector-e7-1	l0-multiply	Add				28 Jul 2025 12: 08: 16 Page 82
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
LUC	OBJECT CODE	ADDKI	ADDKZ	31 MI			
000056B0	0000000 00000000			3791+V1094	DS	XL16	V1 output
000056B8	0000000 00000000						•
000056C0	00000000 00000000			3792+	DS	FD	gap
00007000				3793+*	DC	OF	
000056C8 000056C8	E310 5010 0014		00000010	3794+X94 3795+	DS LGF	OF R1, V2ADDR	load v2 source
000056CE	E761 0000 0806		00000010	3796+	VL	v22, 0(R1)	use v22 to test decoder
000056D4	E310 5014 0014		00000014	3797+	LGF	R1, V3ADDR	load v3 source
000056DA	E771 0000 0806		00000000	3798+	VL	v23, 0(R1)	use v23 to test decoder
000056E0	E310 5018 0014		0000018	3799+	LGF	R1, V4ADDR	load v4 source
000056E6	E781 0000 0806		00000000	3800+	VL	v24, 0(R1)	use v24 to test decoder
000056EC	E766 7000 8FAD		00005000	3801+	VMALO	V22, V22, V23, V24, 0	
000056F2 000056F8	E760 5030 080E 07FB		000056B0	3802+ 3803+	VST BR	V22, V1094 R11	save v1 output return
000056FC	OTEB			3804+RE94	DC	OF	xl16 expected result
000056FC				3805+	DROP	R5	Allo expected result
000056FC	FF020304 05060710			3806	DC		0710 09140B180D1C0F30' result
00005704	09140B18 0D1C0F30						
0000570C	FF020304 05060708			3807	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10' v2
00005714	090A0B0C 0D0E0F10			2000	DC.	VI 16! FE0000000000	0001 010101010101000
0000571C 00005724				3808	DC	ALIG FFUUUUUUUUU	0001 01010101010102' v3
0000572C				3809	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10' v4
00005734							, , , , , , , , , , , , , , , , , , ,
				3810			
				2011 * IIal f]		
				3811 * Hal fwo		TD # T O 4	
00005740				3812	VRR_D	VMALO, 1	
00005740		00005740		3812 3813+	VRR_D DS	OFD	hase for test data and test routine
00005740	00005788	00005740		3812 3813+ 3814+	VRR_D DS USING	OFD *, R 5	base for test data and test routine address of test routine
	00005788 005F	00005740		3812 3813+	VRR_D DS	OFD *, R5 A(X95) H' 95'	base for test data and test routine address of test routine test number
00005740 00005740 00005744 00005746	005F 00	00005740		3812 3813+ 3814+ 3815+T95 3816+ 3817+	VRR_D DS USING DC DC DC	OFD *, R5 A(X95) H' 95' X' 00'	address of test routine test number
00005740 00005740 00005744 00005746 00005747	005F 00 01	00005740		3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+	VRR_D DS USING DC DC DC DC	OFD *, R5 A(X95) H' 95' X' 00' HL1' 1'	address of test routine test number m5
00005740 00005740 00005744 00005746 00005747	005F 00 01 E5D4C1D3 D6404040	00005740		3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+ 3819+	VRR_D DS USING DC DC DC DC DC	OFD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0'	address of test routine test number m5 instruction name
00005740 00005740 00005744 00005746 00005747 00005748	005F 00 01 E5D4C1D3 D6404040 000057CC	00005740		3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+ 3819+ 3820+	VRR_D DS USING DC DC DC DC DC DC	0FD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16)	address of test routine test number m5 instruction name address of v2 source
00005740 00005740 00005744 00005746 00005747 00005748 00005750 00005754	005F 00 01 E5D4C1D3 D6404040 000057CC 000057DC	00005740		3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+ 3819+ 3820+ 3821+	VRR_D DS USI NG DC DC DC DC DC DC DC	0FD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32)	address of test routine test number m5 instruction name address of v2 source address of v3 source
00005740 00005744 00005744 00005746 00005747 00005748 00005750 00005754 00005758	005F 00 01 E5D4C1D3 D6404040 000057CC 000057DC 000057EC 00000010	00005740		3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+ 3820+ 3821+ 3822+ 3823+	VRR_D DS USING DC DC DC DC DC DC DC DC DC	0FD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length
00005740 00005744 00005744 00005747 00005748 00005750 00005754 00005758 0000575C	005F 00 01 E5D4C1D3 D6404040 000057CC 000057DC 000057EC 00000010 000057BC	00005740		3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+ 3819+ 3820+ 3821+ 3822+ 3823+ 3824+REA95	VRR_D DS USING DC	OFD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16) A(RE95)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address
00005740 00005744 00005744 00005747 00005748 00005750 00005754 00005758 0000575C 00005760 00005768	005F 00 01 E5D4C1D3 D6404040 000057CC 000057DC 000057EC 00000010 000057BC 00000000 00000000	00005740		3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+ 3819+ 3820+ 3821+ 3822+ 3823+ 3824+REA95 3825+	VRR_D DS USING DC	OFD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16) A(RE95) FD	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address
00005740 00005740 00005744 00005746 00005747 00005750 00005754 00005758 0000575C 00005760 00005768	005F 00 01 E5D4C1D3 D6404040 000057CC 000057DC 000057EC 0000057BC 00000000 00000000 00000000 00000000	00005740		3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+ 3819+ 3820+ 3821+ 3822+ 3823+ 3824+REA95	VRR_D DS USING DC	OFD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16) A(RE95)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length
00005740 00005740 00005744 00005746 00005747 00005750 00005754 00005756 00005760 00005768 00005770 00005778	005F 00 01 E5D4C1D3 D6404040 000057CC 000057DC 000057EC 0000010 000057BC 00000000 00000000 00000000 00000000 00000000	00005740		3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+ 3819+ 3820+ 3821+ 3822+ 3823+ 3824+REA95 3825+ 3826+V1095	VRR_D DS USI NG DC	0FD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16) A(RE95) FD XL16	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output
00005740 00005740 00005744 00005746 00005747 00005750 00005754 00005758 0000575C 00005760 00005768	005F 00 01 E5D4C1D3 D6404040 000057CC 000057DC 000057EC 0000057BC 00000000 00000000 00000000 00000000	00005740		3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3819+ 3820+ 3821+ 3822+ 3823+ 3824+REA95 3825+ 3826+V1095	VRR_D DS USING DC	OFD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16) A(RE95) FD	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address
00005740 00005740 00005744 00005746 00005747 00005748 00005750 00005754 0000575C 00005760 00005768 00005770 00005778	005F 00 01 E5D4C1D3 D6404040 000057CC 000057EC 00000010 000057BC 00000000 00000000 00000000 00000000 00000000	00005740		3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+ 3819+ 3820+ 3821+ 3822+ 3823+ 3824+REA95 3825+ 3826+V1095	VRR_D DS USI NG DC	OFD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16) A(RE95) FD XL16 FD OF	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output
00005740 00005740 00005744 00005746 00005747 00005750 00005754 00005758 0000575C 00005760 00005760 00005770 00005778 00005778	005F 00 01 E5D4C1D3 D6404040 000057CC 000057BC 000057BC 0000000 0000000 0000000 0000000 0000000 0000000 0000000 00000000	00005740	00000010	3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+ 3819+ 3820+ 3821+ 3822+ 3823+ 3824+REA95 3825+ 3826+V1095 3827+ 3828+* 3829+X95 3830+	VRR_D DS USING DC	OFD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16) A(RE95) FD XL16 FD OF R1, V2ADDR	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source
00005740 00005740 00005744 00005746 00005747 00005748 00005750 00005754 0000575C 00005760 00005760 00005770 00005778 00005788 00005788	005F 00 01 E5D4C1D3 D6404040 000057CC 000057DC 000057EC 00000010 000057BC 00000000 00000000 00000000 00000000 00000000	00005740	00000000	3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+ 3819+ 3820+ 3821+ 3822+ 3823+ 3824+REA95 3825+ 3826+V1095 3827+ 3828+* 3829+X95 3830+ 3831+	VRR_D DS USI NG DC	0FD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16) A(RE95) FD XL16 FD OF R1, V2ADDR v22, O(R1)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder
00005740 00005740 00005744 00005746 00005747 00005748 00005750 00005754 0000575C 00005760 00005760 00005770 00005778 00005788 00005788 00005788	005F 00 01 E5D4C1D3 D6404040 000057CC 000057DC 000057EC 00000010 000057BC 00000000 00000000 00000000 00000000 00000000	00005740	0000000 0000014	3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+ 3819+ 3820+ 3821+ 3822+ 3823+ 3824+REA95 3825+ 3826+V1095 3827+ 3828+* 3829+X95 3830+ 3831+ 3832+	VRR_D DS USI NG DC	0FD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16) A(RE95) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source
00005740 00005740 00005744 00005746 00005747 00005750 00005754 00005758 00005760 00005760 00005770 00005778 00005778 00005788 00005788 00005788	005F 00 01 E5D4C1D3 D6404040 000057CC 000057DC 000057EC 00000010 000057BC 00000000 00000000 00000000 00000000 00000000	00005740	0000000 0000014 00000000	3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3819+ 3820+ 3821+ 3822+ 3823+ 3824+REA95 3825+ 3826+V1095 3827+ 3828+* 3829+X95 3831+ 3832+ 3832+ 3833+	VRR_D DS USI NG DC LGF VL LGF VL	0FD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16) A(RE95) FD XL16 FD 0F R1, V2ADDR v22, 0(R1) R1, V3ADDR v23, 0(R1)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder
00005740 00005740 00005744 00005746 00005747 00005748 00005750 00005758 0000575C 00005760 00005760 00005770 00005778 00005780 00005788 00005788 00005788 00005784 00005794 00005794	005F 00 01 E5D4C1D3 D6404040 000057CC 000057DC 000057EC 00000010 000057BC 00000000 00000000 00000000 00000000 000000	00005740	0000000 0000014 0000000 0000018	3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3819+ 3820+ 3821+ 3822+ 3823+ 3824+REA95 3825+ 3826+V1095 3827+ 3828+* 3829+X95 3831+ 3832+ 3832+ 3833+ 3834+	VRR_D DS USI NG DC LC DC LC	0FD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16) A(RE95) FD XL16 FD 0F R1, V2ADDR v22, 0(R1) R1, V3ADDR v23, 0(R1) R1, V4ADDR	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source
00005740 00005740 00005744 00005746 00005747 00005750 00005754 00005758 00005760 00005760 00005770 00005778 00005778 00005788 00005788 00005788	005F 00 01 E5D4C1D3 D6404040 000057CC 000057DC 000057EC 00000010 000057BC 00000000 00000000 00000000 00000000 00000000	00005740	0000000 0000014 00000000	3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3819+ 3820+ 3821+ 3822+ 3823+ 3824+REA95 3825+ 3826+V1095 3827+ 3828+* 3829+X95 3831+ 3832+ 3832+ 3833+	VRR_D DS USI NG DC LC DC LC	0FD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16) A(RE95) FD XL16 FD 0F R1, V2ADDR v22, 0(R1) R1, V3ADDR v23, 0(R1)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder
00005740 00005740 00005744 00005746 00005747 00005748 00005750 00005754 0000575C 00005760 00005760 00005770 00005778 00005788 00005788 00005788 00005786 00005794 00005794 000057A0 000057AC 000057B2	005F 00 01 E5D4C1D3 D6404040 000057CC 000057DC 000057EC 00000010 000057BC 00000000 00000000 00000000 00000000 000000	00005740	0000000 0000014 0000000 0000018	3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+ 3820+ 3821+ 3822+ 3823+ 3824+REA95 3825+ 3826+V1095 3827+ 3828+* 3829+X95 3830+ 3831+ 3832+ 3833+ 3834+ 3835+ 3836+ 3837+	VRR_D DS USI NG DC LGF VL LGF VL VMALO VST	0FD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16) A(RE95) FD XL16 FD 0F R1, V2ADDR v22, 0(R1) R1, V3ADDR v23, 0(R1) R1, V4ADDR v24, 0(R1) V22, V22, V23, V24, 1 V22, V1095	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source) save v1 output
00005740 00005740 00005744 00005746 00005747 00005748 00005750 00005750 0000575C 00005760 00005760 00005770 00005770 00005788 00005788 00005788 0000578E 00005794 0000579A 000057AC 000057B2 000057B8	005F 00 01 E5D4C1D3 D6404040 000057CC 000057DC 000057EC 00000010 000057BC 0000000 00000000 0000000 00000000 000000	00005740	0000000 0000014 0000000 0000018 00000000	3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+ 3819+ 3820+ 3821+ 3822+ 3823+ 3824+REA95 3825+ 3826+V1095 3827+ 3828+* 3829+X95 3830+ 3831+ 3832+ 3833+ 3833+ 3833+ 3834+ 3835+ 3836+ 3837+ 3838+	VRR_D DS USI NG DC LGF VL LGF VL VMALO VST BR	OFD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16) A(RE95) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 1 V22, V1095 R11	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source) save v1 output return
00005740 00005740 00005744 00005746 00005747 00005748 00005750 00005754 0000575C 00005760 00005760 00005770 00005778 00005788 00005788 00005788 00005786 00005794 00005794 000057A0 000057AC 000057B2	005F 00 01 E5D4C1D3 D6404040 000057CC 000057DC 000057EC 00000010 000057BC 00000000 00000000 00000000 00000000 000000	00005740	0000000 0000014 0000000 0000018 00000000	3812 3813+ 3814+ 3815+T95 3816+ 3817+ 3818+ 3820+ 3821+ 3822+ 3823+ 3824+REA95 3825+ 3826+V1095 3827+ 3828+* 3829+X95 3830+ 3831+ 3832+ 3833+ 3834+ 3835+ 3836+ 3837+	VRR_D DS USI NG DC LGF VL LGF VL VMALO VST	0FD *, R5 A(X95) H' 95' X' 00' HL1' 1' CL8' VMAL0' A(RE95+16) A(RE95+32) A(RE95+48) A(16) A(RE95) FD XL16 FD 0F R1, V2ADDR v22, 0(R1) R1, V3ADDR v23, 0(R1) R1, V4ADDR v24, 0(R1) V22, V22, V23, V24, 1 V22, V1095	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source) save v1 output

	0. 7. 0 zvector- e7- 1	1 0					28 Jul 2025	12: 08: 16	Page	83
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000057BC 000057C4	00000000 00000271 00000C40 0000F424			3841	DC	XL16' 0000000000000	0271 00000C400000F424'	resul t		
000057CC	FF000000 00000019			3842	DC	XL16' FF00000000000	0019 00000038000000FA'	v2		
000057D4 000057DC	00000038 000000FA FF000000 00000019			3843	DC	XL16' FF00000000000	0019 00000038000000FA'	v3		
000057E4 000057EC	00000038 000000FA 0000000 00000000			3844	DC	XL16' 0000000000000	0000 0000000000000000000000000000000000	v4		
000057F4	00000000 00000000			3845						
0005800				3846 3847+	VRR_D DS	VMALO, 1 OFD				
0005800		00005800		3848+	USING		base for test data and	test routin	e	
0005800	00005848			3849+T96	DC	A(X96)	address of test routine			
0005804	0060			3850+	DC	H' 96'	test number			
0005806	00			3851+	DC	X' 00'				
0005807	01			3852+	DC	HL1' 1'	m5			
0005808	E5D4C1D3 D6404040			3853+	DC	CL8' VMALO'	instruction name			
0005810	0000588C			3854+	DC	A(RE96+16)	address of v2 source			
0005814	0000589C			3855+	DC	A(RE96+32)	address of v3 source			
0005818	000058AC			3856+	DC	A(RE96+48)	address of v4 source			
000581C	00000010			3857+	DC	A(16)	result length			
0005820	0000587C			3858+REA96	DC	A(RE96)	result address			
0005828	0000000 00000000			3859+	DS	FD				
0005830	0000000 0000000			3860+V1096	DS	XL16	gap V1 output			
0005838	0000000 0000000			3000-11030	טע	ALIO	vi oucpuc			
0005840	0000000 00000000			3861+	DS	FD	dan			
0003040	0000000 00000000			3862+*	טע	1 D	gap			
0005848				3863+X96	DS	0F				
0005848	E310 5010 0014		0000010	3864+	LGF	R1, V2ADDR	load v2 source			
000584E	E761 0000 0806		00000010	3865+	VL	v22, O(R1)	use v22 to test decoder			
0005854	E310 5014 0014		00000000	3866+	LGF	R1, V3ADDR	load v3 source			
000585A	E771 0000 0806		00000014	3867+	VL	v23, O(R1)	use v23 to test decoder			
			00000000	3868+	LGF	R1, V4ADDR	load v4 source			
			00000018	3869+	VL	v24, O(R1)	use v24 to test decoder			
000586C	E766 7100 8FAD		0000000	3870+		V22, V22, V23, V24, 1		et is a sou	rca)	
0005872	E760 7100 61AD E760 5030 080E		00005830	3871+	VNALO	V22, V1096	save v1 output	st is a sou	i cej	
0005872	07FB		00003030	3872+	BR	R11	return			
000587C	OTED			3873+RE96	DC	OF	xl16 expected result			
000587C				3874+	DROP	R5	Allo expected result			
000587C	00020100 000006C0			3875	DC		06C0 00000C430000F426'	resul t		
0005884	00000C43 0000F426			3073	ЪС	XE10 000201000000	0000 00000C4300001 420	1 CSul C		
000588C	FF0000FF 00000029			3876	DC	XI 16' FFOOOFFOOO	0029 00000038000000FA'	v2		
0005894	00000038 000000E9			0070	DC	ALIO ITOUUTTUUUU	Joan Goodgooggooggo	₹ 20		
000589C	FF000001 00000029			3877	DC	XI.16' FF0000010000	0029 00000038000000FA'	v3		
00058A4	00000038 000000E9			0011	DU	7110 110000010000	Jowa Goodgooggoogga	¥ U		
00058AC	00020001 0000001A			3878	DC	XI 16' 000200010000	002F 0000000300000002'	$\mathbf{v4}$		
00058B4	00000003 00000002			3070	ЪС	XE10 0002000100000	3021 000000030000002	VI		
00058C0	0000000			3879 3880 3881+	VRR_D DS	VMALO, 1 OFD				
00058C0		000058C0		3882+	USING		base for test data and	tost routin	.0	
00058C0	00005908	00003000		3883+T97	DC	A(X97)	address of test routine	LEST TUULTII	C	
00058C4	00003908			3884+	DC DC	H' 97'	test number			
00058C4	0001			3885+	DC DC	N' 00'	test number			
00058C7	01			3886+	DC DC	HL1' 1'	m5			
00058C8	E5D4C1D3 D6404040			3887+	DC DC	CL8' VMALO'	instruction name			
0000000	E0D4CIDO D0404040			J007 T	DC	CLO VINLU	THSCIUCCION HAIR			

LGF

VL

R1, V4ADDR

v24, 0(R1)

load v4 source

use v24 to test decoder

000059E0

000059E6

E310 5018 0014

E781 0000 0806

00000018

00000000

3936+

3937 +

OFD

3984 +

00005B00

ASWA ver.	0. 7. 0 zvector-e7-	io-muitipiy	Add				28 Jul 2025 12: 08: 16 Page 86
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00005B00 00005B00	00005B48	00005B00		3985+ 3986+T100	USI NG DC	*, R5 A(X100)	base for test data and test routine address of test routine
00005B04	0064			3987+	DC	H' 100'	test number
00005B06 00005B07	00 02			3988+ 3989+	DC DC	X' 00' HL1' 2'	m5
00005B07	E5D4C1D3 D6404040			3990+	DC	CL8' VMALO'	instruction name
00005B10	00005B8C			3991+	DC	A(RE100+16)	address of v2 source
00005B14	00005B9C			3992+	DC	A(RE100+32)	address of v4 source
00005B18 00005B1C	00005BAC 00000010			3993+ 3994+	DC DC	A(RE100+48) A(16)	address of v4 source result length
00005B20	00005B7C			3995+REA100	DC	A(RE100)	result address
00005B28	00000000 00000000			3996+	DS	FD	gap V1 output
00005B30 00005B38	00000000 00000000 0000000 00000000			3997+V10100	DS	XL16	vi output
00005B40	00000000 00000000			3998+	DS	FD	gap
000057140				3999+*	D.C.	0.	
00005B48 00005B48	E310 5010 0014		0000010	4000+X100 4001+	DS LGF	OF R1, V2ADDR	load v2 source
00005B4E	E761 0000 0806		00000010	4002+	VL	v22, 0(R1)	use v22 to test decoder
00005B54	E310 5014 0014		00000014	4003+	LGF	R1, V3ADDR	load v3 source
00005B5A 00005B60	E771 0000 0806 E310 5018 0014		00000000 0000018	4004+ 4005+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source
00005B66	E781 0000 0806		00000018	4005+ 4006+	VL	v24, O(R1)	use v24 to test decoder
00005B6C	E766 7200 8FAD			4007+	VMALO	V22, V22, V23, V24, 2	test instruction (dest is a source)
00005B72	E760 5030 080E		00005B30	4008+	VST	V22, V10100	save v1 output
00005B78 00005B7C	07FB			4009+ 4010+RE100	BR DC	R11 OF	return xl16 expected result
00005B7C				4011+	DROP	R5	•
00005B7C	00000000 00000271			4012	DC	XL16' 00000000000000	0271 00000000000F424' result
00005B84 00005B8C	00000000 0000F424 FF000000 00000019			4013	DC	XL16' FF0000000000	0019 00000038000000FA' v2
00005B94	00000038 000000FA			1010	20	ALIO II OOOOOOO	72 V2
00005B9C	FF000000 00000019			4014	DC	XL16' FF00000000000	0019 00000038000000FA' v3
00005BA4 00005BAC	00000038 000000FA 0000000 00000000			4015	DC	XI.16' 0000000000000	0000 00000000000000000000 v4
00005BB4	00000000 00000000			4010	DC	ALIO OUOOOOOOO	V1
				4016	I/DD D		
00005BC0				4017 4018+	VKK_D DS	VMALO, 2 OFD	
00005BC0		00005BC0		4019+	USING		base for test data and test routine
00005BC0	00005C08			4020+T101	DC	A(X101)	address of test routine
00005BC4 00005BC6	0065 00			4021+ 4022+	DC DC	H' 101' X' 00'	test number
00005BC7	02			4023+	DC	HL1' 2'	m5
00005BC8	E5D4C1D3 D6404040			4024+	DC	CL8' VMALO'	instruction name
00005BD0 00005BD4	00005C4C 00005C5C			4025+ 4026+	DC DC	A(RE101+16)	address of v2 source address of v3 source
00005BD8	00005C6C			4020+ 4027+	DC DC	A(RE101+32) A(RE101+48)	address of v4 source
00005BDC	0000010			4028+	DC	A(16)	result length
00005BE0	00005C3C 0000000 00000000			4029+REA101 4030+	DC	A(RE101)	result address
00005BE8 00005BF0	0000000 0000000			4030+ 4031+V10101	DS DS	FD XL16	gap V1 output
00005BF8	0000000 00000000						F
00005C00	00000000 00000000			4032+	DS	FD	gap
00005C08				4033+* 4034+X101	DS	0F	
0000000				LUUIIMIUI	23		

ASWA ver.	0. 7. 0 zvector-e/	- 10-mui ti pi y	Add				28 Jul 2025	12: 08: 16 Page	87
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00005C08	E310 5010 0014		00000010	4035+	LGF	R1, V2ADDR	load v2 source		
00005C0E 00005C14	E761 0000 0806		00000000	4036+	VL	v22, 0(R1)	use v22 to test decoder		
00005C14 00005C1A	E310 5014 0014 E771 0000 0806		00000014 00000000	4037+ 4038+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder		
00005C1A	E310 5018 0014		0000000	4039+	LGF	R1, V4ADDR	load v4 source		
00005C26	E781 0000 0806		00000010	4040+	VL	v24, 0(R1)	use v24 to test decoder		
00005C2C	E766 7200 8FAD			4041+		V22, V22, V23, V24, 2	test instruction (des		
00005C32	E760 5030 080E		00005BF0	4042+	VST	V22, V10101	save v1 output	,	
00005C38	O7FB			4043+	BR	R11	return		
00005C3C				4044+RE101	DC	0F	xl16 expected result		
00005C3C	00020001 00000600			4045+	DROP DC	R5	06C0 000000030000F426'	magul +	
00005C3C 00005C44	00020001 000006C0 00000003 0000F426			4046	DC	XL16 0002000100000	0000 000000000000000000000000000000000	resul t	
00005C4C	FF0000FF 00000029			4047	DC	XL16' FF0000FF00000	0029 00000038000000FA'	v2	
00005C54	00000038 000000FA			-0-1				• •	
00005C5C	FF000001 00000029			4048	DC	XL16' FF00000100000	0029 00000038000000FA'	v3	
00005C64	00000038 000000FA				.				
00005C6C	00020001 0000002F			4049	DC	XL16' 0002000100000	002F 0000000300000002'	v4	
00005C74	00000003 00000002			4050					
				4051	VRR D	VMALO, 2			
00005C80				4052+	DS DS	OFD			
00005C80		00005C80		4053+	USING		base for test data and t	test routine	
00005C80	00005CC8			4054+T102	DC	A(X102)	address of test routine		
00005C84	0066			4055+	DC	H' 102'	test number		
00005C86	00			4056+	DC	X' 00'	P		
00005C87 00005C88	02 E5D4C1D3 D6404040			4057+ 4058+	DC DC	HL1'2' CL8'VMAL0'	m5 instruction name		
00005C88	00005D0C			4059+	DC DC	A(RE102+16)	address of v2 source		
00005C94	00005D1C			4060+	DC	A(RE102+32)	address of v3 source		
00005C98	00005D2C			4061+	DC	A(RE102+48)	address of v4 source		
00005C9C	0000010			4062+	DC	A(16)	result length		
00005CA0	00005CFC			4063+REA102	DC	A(RE102)	result address		
00005CA8 00005CB0	00000000 00000000			4064+ 4065+V10102	DS	FD XL16	gap V1 output		
00005CB0	00000000 00000000 0000000 00000000			4003+110102	DS	ALIO	VI output		
00005CE0	0000000 0000000			4066+	DS	FD	gap		
				4067+*			8-r		
00005CC8	T			4068+X102	DS	OF			
00005CC8	E310 5010 0014		00000010	4069+	LGF	R1, V2ADDR	load v2 source		
00005CCE 00005CD4	E761 0000 0806 E310 5014 0014		00000000 0000014	4070+ 4071+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
00005CD4	E771 0000 0806		00000014	4071+ 4072+	VL	v23, 0(R1)	use v23 to test decoder		
00005CEA	E310 5018 0014		00000000	4073+	LGF	R1, V4ADDR	load v4 source		
00005CE6	E781 0000 0806		0000000	4074+	VL	v24, 0(R1)	use v24 to test decoder		
00005CEC	E766 7200 8FAD			4075+		V22, V22, V23, V24, 2	test instruction (des	st is a source)	
00005CF2	E760 5030 080E		00005СВО	4076+	VST	V22, V10102	save v1 output		
00005CF8 00005CFC	07FB			4077+ 4078+RE102	BR DC	R11 0F	return xl16 expected result		
00005CFC				4079+ 4079+	DROP	R5	ATTO Expected Tesuit		
00005CFC	FF1B3F6E A9977748			4080	DC		7748 09B4795953B0F010'	resul t	
00005D04	09B47959 53B0F010								
00005D0C	FF020304 05060708			4081	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2	
00005D14	090A0B0C 0D0E0F10			4000	DC	VI 16! EE00000405004	700 00010000000000000	9	
00005D1C 00005D24	FF020304 05060708 090A0B0C 0D0E0F10			4082	DC	AL10 FFUZU3U4U5U6(0708 090A0B0C0D0E0F10'	v3	
00003D24	OSUMUDUC UDUEUFIU								

DS

FD

gap

4132 +

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd

00005E28

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E310 5018 0014

E781 0000 0806

E766 7300 8FAD

E760 5030 080E

07FB

00005F5C

00005F6C

00000010

00005F3C

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd

ADDR1

ADDR2

00000010

0000000

00000014

00000000

00000018

0000000

00005E30

STM

4134+

4137+

4138+

4139+

4140+

4141+

4142+

4143+

4144+

4145+

4147+

4148

4149

4150

4151

4152 4153

4154

4155+

4156+

4158+

4159+

4160+

4161+

4169+

4172+

4173+

4174+

4175+

4176+

4177+

4178+

4179+

4180+

4182 +

4181+RE105

00000010

0000000

00000014

00000000

00000018

00000000

00005EF0

4170+*

4171+X105

4157+T105

4146+RE104

4135+*

4136+X104

4133+V10104

DS

DS

DS **LGF**

VL

LGF

VL

LGF

VL

VST

BR

DC

DC

DC

DC

DC

DS

DC

DC

DC

DC

DC

DS

LGF

VL

LGF

VL

VST

BR

DC

DROP

* Doubleword

DROP

XL16

gap

return

mб

gap

FD

 $\mathbf{0F}$

R11

0F

R5

VRR_D VMALO, 3

USING *, R5

OFD

A(X105)

H' 105'

HL1'3'

A(16)

XL16

FD

A(RE105)

CL8' VMALO'

A(RE105+16)

A(RE105+32)

A(RE105+48)

X' 00'

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

R1, V4ADDR

v24, 0(R1)

VMALO V22, V22, V23, V24, 2

V22, V10104

OBJECT CODE

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E310 5018 0014

E781 0000 0806

E766 7200 8FAD

E760 5030 080E

FF020304 0A0C0E10

09172636 54493D30

FF020304 05060708

090A0B0C 0D0E0F10

FF000000 00000001

01010101 01010102

FF020304 05060708

090A0B0C 0D0E0F10

07FB

L₀C

00005E30

00005E38

00005E40

00005E48

00005E48

00005E4E

00005E54

00005E5A

00005E60

00005E66

00005E6C

00005E72

00005E78

00005E7C

00005E7C

00005E7C

00005E84

00005E8C

00005E94

00005E9C

00005EA4 00005EAC

00005EB4

00005ED4

00005ED8

00005EDC

00005EE0

00005EE8

00005EF0

00005EF8

00005F00

00005F08

00005F08

00005F0E

00005F14

00005F1A

00005F20

00005F26

00005F2C

00005F32

00005F38

00005F3C

00005F3C

4162+ DC 4163+ DC 4164+ DC 4165+ DC 4166+REA105 DC 4167+ DS

4168+V10105

DS FD DS 0F **LGF** R1, V2ADDR v22, 0(R1)VL

V22, V10105

R11

0F

R5

use v22 to test decoder R1, V3ADDR load v3 source v23, 0(R1)use v23 to test decoder R1, V4ADDR load v4 source v24, 0(R1)

use v24 to test decoder test instruction (dest is a source)

VMALO V22, V22, V23, V24, 3 save v1 output return

load v2 source

xl16 expected result

183 183 184 185	LOC	OBJECT CODE	ADDD 1	A DDD 9	STMF						
196744 96788F9F 4FEBCC24 96788F9F 4FEBCC24 96878F9 4FEBCC24 968788F9 4FEBCC24 9687888F9 4FEBCC24 9687888F9 4FEBCC24 9687888F9 4FEBCC24 96878888F9 4FEBCC24 968788889 4FEBCC24 96878889 4FEBCC24 96878889 4FEBCC24 96878889 4FEBCC24 9687889 4FEBCC24 96878889 4FEBCC24 9687889 4FEBCC24 9687889 4FEBCC24 9687889 4FEBCC24		OBJECT CODE	ADDR1	ADDR2							
Section Sect	005F3C				4183	DC	XL16' 00000000000000	OC77 96789F9F4FEDCC24'	resul t		
19574 1960					1191	DC	YI 16' FFFFFFFF00010	OOOO OOOOOOQQFFFFFFA'	7/9		
1855 1856					4104	DC	ALIO FFFFFFFF00013	9000 00000038EEEEEFA	٧L		
1857	005F5C				4185	DC	XL16' FFFFFFFF00019	9000 000000380EEEEFA'	v 3		
1877 1878	005F64										
1876 1876					4186	DC	XL16' 00000000000000	0000 0000000000000000000000000000000000	v4		
188)05F74	00000000 00000000			1107						
189						VRR D	VMALO 3				
105F80 00005FC8	005F80										
105F84 006	05F80		00005F80		4190+	USING	*, R 5		test routin	ie	
195786 00											
1958 03								test number			
19578 E514(1)18 18640404								m5			
05F90 0000600C											
05F98 00000010					4196+	DC		address of v2 source			
195F0 0000010											
0.05F80 0.0000000 0.0000000 0.0000000 0.000000 0.000000 0.000000 0.0000000 0.000000 0.0000000 0.0000000 0.000000 0.00000000											
05FBC 00000000 00000000 00000000 4203+ DS FD gap											
105FE8 00000000 00000000 00000000 000000								V1 output			
105FC8 105 100 101 100 101 100 1											
MSFCR	05FC0	00000000 00000000				DS	FD	gap			
105FC8 E310 5010 0014 00000010 4206+ LGF R1, V2ADDR load v2 source 105FC4 E751 0000 0806 00000000 4207+ VL v22, 0(R1) use v22 to test decoder 105FD4 E310 5014 0014 00000011 4208+ LGF R1, V3ADDR load v3 source 105FD4 E310 5014 0014 00000001 4210+ VL v23, 0(R1) use v23 to test decoder 105FD6 E751 0000 0806 00000000 4210+ VL v24, 0(R1) use v24 to test decoder 105FD6 E766 7300 8FAD v212+ VMALO V22, V22, V23, V23, V24, V25, V23, V24, V25, V23, V24, V25, V25, V25, V25, V25, V25, V25, V25	M5FCQ				_	nc	OF				
105FFE F61 0000 0806 00000000 4207+ VL v22, 0(R1) use v22 to test decoder 105FDA F31 5014 0014 00000014 4208+ LGF R1, V3ADDR load v3 source 105FDA F31 05018 0014 00000001 4209+ VL v23, 0(R1) use v23 to test decoder 105FED F31 5018 0014 00000000 4210+ LGF R1, V4ADDR load v4 source 105FEC F31 0000 0806 000000000 4211+ VL v24, 0(R1) use v24 to test decoder 105FEC F36 7300 8FAD 4212+ VMALO V22, V22, V23, V24, 3 test instruction (dest is a source) 105FFE F36 5030 080E 00005FB0 4213+ VST V22, V10106 save v1 output v25 v34 v35 v3		E310 5010 0014		00000010				load v2 source			
105FPA E771 0000 0806 00000000 4209+ V. v23, 0(R1) use v23 to test decoder 105FEC E781 0000 0806 00000000 4210+ V. v24, 0(R1) use v24 to test decoder 105FEC E786 7300 8FAD 4212+ VMALO V22, V22, V23, V24, 3 test instruction (dest is a source) 105FFE E760 5030 080E 00005F0 4213+ VST V22, V10106 save v1 output return v116 expected result v215+RE106 DROP R5 V22, V23, V24, 3 v24						VL	,				
0.5FEC 0.5FEC 0.000 0.806 0.0000000 4211+ VL v24, 0 (R1) v22, v22, v23, v24, 3 vest instruction (dest is a source) v26, v26, v26, v27, v27, v28, v28, v28, v28, v28, v28, v28, v28											
0.000											
12											
OSFFE C760 5030 080E O0005FB0 4213+				0000000					st is a sou	ırce)	
105FFC				00005FB0							
		07FB									
105FFC 1051B52F 8692B4F7 252B55D4 98D42102 result								xl16 expected result			
106004 252B55D4 98D42102		1051R59F 8609R4F7						RAF7 959R55NAQQNA9109'	regult		
0600C FF020304 05060750 4218 DC XL16' FF02030405060750 090A0B0C0D0E0F7F' v2 v2 v3 v3 v4 v4 v4 v4 v4 v4					1~1 i	ь	ALIO IOOIDUMEOUUMI	CII / WUWDUUDIUUDIWIUW	i coui c		
00601C 01020304 05060750 05060750 090A0B780D0E0F7F v3 006024 090A0B78 0D0E0F7F 00602C 10000000 00000001 00000001 00000001 v4 006034 10000000 00000001 00000000000000	0600C	FF020304 05060750			4218	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	v2		
06024 090A0B78 0D0E0F7F 0602C 10000000 00000001 4220 DC XL16'100000000000001 10000000000001' v4 06034 10000000 00000001 4221 4222 VRR_D VMALO, 3 06040 0006040 00006088 4224+ USING *, R5 base for test data and test routine 06040 0006088 4225+T107 DC A(X107) address of test routine 06044 006B 4226+ DC H'107' test number 06046 00 4227+ DC X'00' 06047 03 4228+ DC HL1'3' m5					4040	D.C	WI 401 0400000 40 200	200 000 100 200 200 200 200 200 200 200	0		
0602C 10000000 00000001 00000001 00000000					4219	DC	XL16 0102030405060	J/5U U9UAUB78UD0E0F7F'	V3		
10000000 00000001					4220	DC	XI.16' 10000000000000	0001 100000000000000011	v4		
4221						20		100000000000000000000000000000000000000	· •		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$											
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00040										
066040 00006088 4225+T107 DC A(X107) address of test routine 066044 006B 4226+ DC H' 107' test number 066046 00 4227+ DC X' 00' 066047 03 4228+ DC HL1' 3' m5			00006040					hase for test data and s	tast routin	10	
006044 006B		00006088	00000040							iC	
06047 03 4228+ DC HL1'3' m5							H'107'				
	006046					DC	X' 00'				

v24, 0(R1)

VL

4279+

00000000

E781 0000 0806

00006166

load v4 source

use v24 to test decoder

4325 * VMAE - Vector Multiply and Add Even

			io-mai ci pi y		CITE 1			28 Jul 2023 12:08:10 Fage	9
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI				
					4327 * Byte				
000000					4328		VMAE, 0		
0006280			00000000		4329+	DS	OFD * DE	have for took data and took months	
0006280 0006280	000062C8		00006280		4330+ 4331+T110	USI NG DC		base for test data and test routine address of test routine	
0006284	00002C8				4332+	DC	A(X110) H' 110'	test number	
0006286	0001				4333+	DC	X' 00'	test number	
0006287	00				4334+	DC	HL1'0'	m5	
0006288	E5D4C1C5	40404040			4335+	DC	CL8' VMAE'	instruction name	
0006290	0000630C				4336+	DC	A(RE110+16)	address of v2 source	
0006294	0000631C				4337+	DC	A(RE110+32)	address of v3 source	
006298	0000632C				4338+	DC	A(RE110+48)	address of v4 source	
00629C	00000010				4339+	DC	A(16)	result length	
00062A0 00062A8	000062FC 00000000	0000000			4340+REA110 4341+	DC DS	A(RE110) FD	result address	
0002A8	0000000				4342+V10110	DS DS	XL16	gap V1 output	
0002B8	00000000				4342110110	DO	ALIO	vi oucpuc	
0062C0	00000000				4343+	DS	FD	gap	
					4344+*			0.1	
00062C8					4345+X110	DS	0F		
00062C8	E310 5010			00000010	4346+	LGF	R1, V2ADDR	load v2 source	
0062CE	E761 0000			0000000	4347+	VL	v22, 0(R1)	use v22 to test decoder	
0062D4	E310 5014			00000014	4348+	LGF	R1, V3ADDR	load v3 source	
0062DA 0062E0	E771 0000 E310 5018			00000000 0000018	4349+ 4350+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source	
0062E6	E781 0000			00000018	4351+	VL	v24, 0(R1)	use v24 to test decoder	
0062EC	E766 7000			0000000	4352+	VMAE	V21, U(R1) V22, V22, V23, V24, 0		
0062F2	E760 5030			000062B0	4353+	VST	V22, V10110	save v1 output	
0062F8	07FB				4354+	BR	R11	return	
0062FC					4355+RE110	DC	OF	xl16 expected result	
0062FC	0004000				4356+	DROP	R5		
0062FC	00010000				4357	DC	XL16' 0001000000000	0000 0000000000000000' result	
006304 00630C	00000000 FF000000				4358	DC	VI 16' FE0000000000	0019 00000038000000FA' v2	
006314					4336	DC	ALIG FFUUUUUUUUU	0019 000000380000000FA V2	
006314 00631C	FF000000				4359	DC	XI.16' FF0000000000	0019 00000038000000FA' v3	
006324	00000038				1000	20	11000000000	0010 000000000000111 V0	
00632C					4360	DC	XL16' 0000000000000	0000 000000000000000000000 v4	
006334	00000000	0000000							
					4361				
000040					4362		VMAE, 0		
006340 006340			00006340		4363+ 4364+	DS USING	OFD * DE	base for test data and test routine	
006340	00006388		00000340		4365+T111	DC	A(X111)	address of test routine	
006344	0000388 006F				4366+	DC	H' 111'	test number	
006346	00				4367+	DC	X' 00'		
006347	00				4368+	DC	HL1' 0'	mб	
006348	E5D4C1C5	40404040			4369+	DC	CL8' VMAE'	instruction name	
006350	000063CC				4370+	DC	A(RE111+16)	address of v2 source	
006354	000063DC				4371+	DC	A(RE111+32)	address of v3 source	
006358	000063EC				4372+	DC DC	A(RE111+48)	address of v4 source	
00635C 006360	00000010 000063BC				4373+ 4374+REA111	DC DC	A(16) A(RE111)	result length result address	
006368	00000000	00000000			4375+	DS	FD		
0006370	0000000				4376+V10111	DS DS	XL16	gap V1 output	
0006378		00000000							

ASMA Ver.	0. 7. 0 zvector- e7- 1	0- mul ti pl y	Add				28 Jul 2025 12: 08: 16 Page 94
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00006380	00000000 00000000			4377+ 4378+*	DS	FD	gap
00006388 00006388 0000638E	E310 5010 0014 E761 0000 0806		00000010 00000000	4379+X111 4380+ 4381+	DS LGF VL	0F R1, V2ADDR v22, 0(R1)	load v2 source use v22 to test decoder
00006394 0000639A	E310 5014 0014 E771 0000 0806		0000000 00000014 00000000	4382+ 4383+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder
000063A0 000063A6	E310 5018 0014 E781 0000 0806		00000018 00000000	4384+ 4385+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder
000063AC 000063B2 000063B8	E766 7000 8FAE E760 5030 080E 07FB		00006370	4386+ 4387+ 4388+	VMAE VST BR	V22, V22, V23, V24, 0 V22, V10111 R11	test instruction (dest is a source) save v1 output return
000063BC 000063BC				4389+RE111 4390+	DC DROP	OF R5	xl16 expected result
000063BC 000063C4 000063CC	00030001 0000002F 00000003 00000002 FF0000FF 00000029			4391 4392	DC DC		002F 00000030000002' result 0029 0000038000000FA' v2
000063D4 000063DC	00000038 000000FA FF000001 00000029			4392	DC		0029 00000038000000FA' v3
000063E4 000063EC	00000038 000000FA 00020001 0000002F			4394	DC	XL16' 0002000100000	002F 000000300000002' v4
000063F4	00000003 00000002			4395 4396	VRR D	VMAE, O	
00006400 00006400		00006400		4397+ 4398+	DS USING	OFD *, R5	base for test data and test routine
00006400 00006404 00006406	00006448 0070 00			4399+T112 4400+ 4401+	DC DC DC	A(X112) H' 112' X' 00'	address of test routine test number
00006407 00006408 00006410	00 E5D4C1C5 40404040 0000648C			4402+ 4403+ 4404+	DC DC DC	HL1' 0' CL8' VMAE' A(RE112+16)	n5 instruction name address of v2 source
00006414 00006418	0000649C 000064AC			4405+ 4406+	DC DC	A(RE112+32) A(RE112+48)	address of v3 source address of v4 source
0000641C 00006420 00006428	00000010 0000647C 00000000 00000000			4407+ 4408+REA112 4409+	DC DC DS	A(16) A(RE112) FD	result length result address
00006428 00006430 00006438	0000000 0000000 00000000 00000000 000000			4410+V10112	DS DS	XL16	gap V1 output
00006440	00000000 00000000			4411+ 4412+*	DS	FD	gap
00006448 00006448 0000644E 00006454 0000645A	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E310 5018 0014		00000010 00000000 00000014 00000000 00000018	4413+X112 4414+ 4415+ 4416+ 4417+ 4418+	DS LGF VL LGF VL LGF	OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR	load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source
00006466 0000646C 00006472	E781 0000 0806 E766 7000 8FAE E760 5030 080E		00000018 00000000 00006430	4419+ 4420+ 4421+	VL VMAE VST	v24, 0(R1) V22, V22, V23, V24, 0 V22, V10112	use v24 to test decoder test instruction (dest is a source) save v1 output
00006478 0000647C 0000647C	07FB			4422+ 4423+RE112 4424+	BR DC DROP	R11 OF R5	return xl16 expected result
0000647C 00006484 0000648C	FF03030D 051F0739 095B0B85 0DB70FF1 FF020304 05060708			4425 4426	DC DC		0739
00000400	11020304 03000700			77&U	DC	ALIU TTUEUJU4UJUU	OLOG OCOUNDOCONGENTIO AV

L_OC

0000659C

000065A0

0000660C

00006614

0000661C

00006624

0000662C

00006634

00006680

00006688

00006688

0000668E

00006694

0000669A

000066A0

000066A6

000066AC

000066B2

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd

ADDR1

ADDR2

00000010

0000000

00000014

00000000

0000018

00000000

000065B0

STM

4475+

4477+

4479+

4482+

4483+

4484+

4485+

4486+

4487+

4488+

4489+

4490+

4492+

4493

4494

4495

4496

4514+

4517+

4518+

4519+

4520+

4521+

4522+

4523+

4524+

4515+*

4516+X115

4491+RE114

4480+*

4481+X114

4476+REA114

4478+V10114

OBJECT CODE

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E310 5018 0014

E781 0000 0806

E766 7000 8FAE

E760 5030 080E

FF030304 05060708

09130B17 0D1B0F1F FF020304 05060708

090A0B0C 0D0E0F10

FF000000 00000001

01010101 01010102 FF020304 05060708

090A0B0C 0D0E0F10

0000000 00000000

E310 5010 0014

E310 5014 0014

E771 0000 0806

E310 5018 0014

E781 0000 0806

E766 7100 8FAE

E760 5030 080E

E761 0000 0806

07FB

00000010

000065FC

00000010

0000000

00000014

0000000

00000018

00000000

00006670

00006640			4500+	DS	OFD	
00006640		00006640	4501+	USING	*, R5	base for test data and test routine
00006640	00006688		4502+T115	DC	A(X115)	address of test routine
	0073		4503+		H' 115'	test number
	00		4504+		X' 00'	
	01		4505 +		HL1' 1'	m5
00006648	E5D4C1C5 40404040		4506 +	-	CL8' VMAE'	instruction name
00006650	000066CC		4507+		A(RE115+16)	address of v2 source
00006654	000066DC		4508+	DC	A(RE115+32)	address of v3 source
00006658	000066EC		4509 +	DC	A(RE115+48)	address of v4 source
0000665C	0000010		4510 +	DC	A(16)	result length
00006660	000066BC		4511+REA115	DC	A(RE115)	result address
00006668	0000000 00000000		4512+	DS	FD	gap V1 output
00006670	0000000 00000000		4513+V10115	DS	XL16	V1 output
00006678	0000000 00000000					

DS

DS

LGF

VL

LGF

VL

LGF

VL

VST

VMAE

FD

0F

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

R1, V4ADDR

v24, 0(R1)

V22, V10115

V22, V22, V23, V24, 1

A(16)

FD

FD

0F

R11

0F

R5

VRR D VMAE, 1

XL16

A(RE114)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

R1, V4ADDR

v24, 0(R1)

V22, V10114

V22, V22, V23, V24, 0

gap V1 output

load v2 source

load v3 source

load v4 source

save v1 output

xl16 expected result

use v22 to test decoder

use v23 to test decoder

use v24 to test decoder

test instruction (dest is a source)

resul t

v2

 $\mathbf{v3}$

 $\mathbf{v4}$

gap

return

XL16' FF03030405060708 09130B170D1B0F1F'

XL16' FF02030405060708 090A0B0C0D0E0F10'

XL16' FF00000000000000 0101010101010102'

XL16' FF02030405060708 090A0B0C0D0E0F10'

gap

load v2 source

load v3 source

load v4 source

save v1 output

use v22 to test decoder

use v23 to test decoder

use v24 to test decoder

test instruction (dest is a source)

DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

LGF

VL

VMAE

VST

BR

DC

DC

DC

DC

DROP

ASMA Ver.	0. 7. 0 zvector- e7- 1	10-multiply	Add				28 Jul 2025	12: 08: 16	Page	97
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
000066B8 000066BC	07FB			4525+ 4526+RE115	BR DC	R11 0F	return xl16 expected result			
000066BC 000066BC 000066C4	00010000 00000000 00000000 00000000			4527+ 4528	DROP DC	R 5	0000 0000000000000000000000000000000000	resul t		
000066CC	FF000000 00000019			4529	DC	XL16' FF00000000000	0019 00000038000000FA'	v2		
000066D4 000066DC	00000038 000000FA FF000000 00000019			4530	DC	XL16' FF00000000000	0019 00000038000000FA'	v3		
000066E4 000066EC 000066F4	00000038 000000FA 00000000 00000000 00000000 00000000			4531	DC	XL16' 0000000000000	0000 00000000000000000	v4		
00006700				4532 4533 4534+	VRR_D DS	VMAE, 1 OFD				
00006700 00006700	00006748	00006700		4535+ 4536+T116	USI NG DC	*, R5 A(X116)	base for test data and address of test routine		e	
00006704 00006706	0074 00			4537+ 4538+	DC DC	H' 116' X' 00'	test number			
00006707 00006708	01 E5D4C1C5 40404040			4539+ 4540+	DC DC	HL1' 1' CL8' VMAE'	m5 instruction name			
$\begin{array}{c} 00006710 \\ 00006714 \\ 00006718 \end{array}$	0000678C 0000679C 000067AC			4541+ 4542+ 4543+	DC DC DC	A(RE116+16) A(RE116+32) A(RE116+48)	address of v2 source address of v3 source address of v4 source			
0000671C 00006720	00000010 0000677C			4544+ 4545+REA116	DC DC	A(16) A(RE116)	result length result address			
00006728 00006730 00006738	00000000 00000000 00000000 00000000 000000			4546+ 4547+V10116	DS DS	FD XL16	gap V1 output			
00006740	00000000 00000000			4548+ 4549+*	DS	FD	gap			
00006748 00006748	E310 5010 0014		0000010	4550+X116	DS LGF	OF R1, V2ADDR	load v2 source			
	E761 0000 0806 E310 5014 0014		00000000 00000014	4553+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
0000675A 00006760 00006766	E771 0000 0806 E310 5018 0014 E781 0000 0806		00000000 00000018 00000000	4554+ 4555+ 4556+	VL LGF VL	v23, 0(R1) R1, V4ADDR v24, 0(R1)	use v23 to test decoder load v4 source use v24 to test decoder			
0000676C 00006772	E766 7100 8FAE E760 5030 080E		00006730	4557+ 4558+	VMAE VST	V22, V22, V23, V24, 1 V22, V10116			rce)	
00006778 0000677C	07FB			4559+ 4560+RE116	BR DC	R11 0F	return xl16 expected result			
0000677C 0000677C 00006784	00030001 0000002F 00000003 00000002			4561+ 4562	DROP DC	R5 XL16' 0003000100000	002F 000000030000002'	resul t		
0000678C 00006794	FF000FF 0000002 00000038 000000FA			4563	DC	XL16' FF0000FF00000	0029 00000038000000FA'	v2		
0000679C 000067A4	FF000001 00000029 00000038 000000FA			4564	DC	XL16' FF0000010000	0029 00000038000000FA'	v 3		
000067AC 000067B4	00020001 0000002F 00000003 00000002			4565	DC	XL16' 0002000100000	002F 000000030000002'	v4		
000067C0				4566 4567 4568+	VRR_D DS	VMAE, 1 OFD				
000067C0 000067C0 000067C4	00006808 0075	000067C0		4569+ 4570+T117 4571+	USING DC DC		base for test data and address of test routine test number		e	
00000764	0010			10/17	DC	11 11/	COSC HUMBEL			

ASNA Ver.	0. 7. 0 Zvector- e7- 10	o-marcipiy	Auu				26 Jul 2025 12: 06: 10 Page 96
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000067C6 000067C7				4572+ 4573+	DC DC	X' 00' HL1' 1'	m5
	E5D4C1C5 40404040 0000684C			4574+ 4575+	DC DC	CL8' VMAE' A(RE117+16)	instruction name address of v2 source
	0000685C 0000686C			4576+ 4577+	DC DC	A(RE117+32) A(RE117+48)	address of v3 source address of v4 source
000067DC	0000010			4578 +	DC	A(16)	result length
	0000683C 0000000 00000000			4579+REA117 4580+	DC DS	A(RE117) FD	result address
000067F0	0000000 0000000 0000000 00000000			4581+V10117	DS	XL16	gap V1 output
	00000000 00000000			4582+ 4583+*	DS	FD	gap
00006808	T010 F010 0014		00000010	4584+X117	DS	OF	
0000680E	E310 5010 0014 E761 0000 0806		00000010 00000000	4585+ 4586+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
	E310 5014 0014 E771 0000 0806		00000014 00000000	4587+ 4588+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder
00006820	E310 5018 0014		0000018	4589+	LGF	R1, V4ADDR	load v4 source
00006826	E781 0000 0806		00000000	4590+	VL	v24, 0(R1)	use v24 to test decoder
0000682C 00006832	E766 7100 8FAE E760 5030 080E		000067F0	4591+ 4592+	VMAE VST	V22, V22, V23, V24, 1 V22, V10117	test instruction (dest is a source) save v1 output
00006838	07FB		00000.10	4593+	BR	R11	return
0000683C				4594+RE117	DC DROP	OF R5	xl16 expected result
0000683C 0000683C	FF02FF08 051F432C			4595+ 4596	DKOP DC		432C 095BBF700DB87BD4' result
00006844 0000684C	095BBF70 0DB87BD4 FF020304 05060708 090A0B0C 0D0E0F10			4597	DC		0708 090A0B0C0D0E0F10' v2
0000685C	FF020304 05060708 090A0B0C 0D0E0F10			4598	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10' v3
0000686C	FF020304 05060708			4599	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10' v4
00006874	O9OAOBOC ODOEOF10			4600			
0000000				4601		VMAE, 1	
00006880 00006880		00006880		4602+ 4603+	DS USING	OFD *. R5	base for test data and test routine
00006880				4604+T118	DC	A(X118)	address of test routine
	0076 00			4605+ 4606+	DC DC	H' 118' X' 00'	test number
	01			4607+	DC DC	HL1' 1'	m5
	E5D4C1C5 40404040			4608+	DC	CL8' VMAE'	instruction name
	0000690C 0000691C			4609+ 4610+	DC DC	A(RE118+16) A(RE118+32)	address of v2 source address of v3 source
00006898				4611+	DC	A(RE118+48)	address of v4 source
0000689C				4612+	DC	A(16)	result length
000068A0	000068FC 00000000 00000000			4613+REA118 4614+	DC DS	A(RE118) FD	result address
000068B0	0000000 0000000 00000000 00000000			4615+V10118	DS DS	XL16	gap V1 output
	0000000 00000000			4616+ 4617+*	DS	FD	gap
000068C8				4618+X118	DS	0F	
	E310 5010 0014		00000010	4619+	LGF	R1, V2ADDR	load v2 source
000068CE 000068D4	E761 0000 0806 E310 5014 0014		00000000 0000014	4620+ 4621+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source

ASMA Ver.	0. 7. 0 zvector- e7-1	0-multiply	Add				28 Jul 2025 12: 08: 16 Page 99
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000068DA 000068E0 000068E6	E771 0000 0806 E310 5018 0014 E781 0000 0806		0000000 00000018 00000000	4622+ 4623+ 4624+	VL LGF VL	v23, 0(R1) R1, V4ADDR v24, 0(R1)	use v23 to test decoder load v4 source use v24 to test decoder
000068EC 000068F2	E766 7100 8FAE E760 5030 080E		000068B0	4625+ 4626+	VMAE VST	V22, V22, V23, V24, 1 V22, V10118	save v1 output
000068F8 000068FC 000068FC	07FB			4627+ 4628+RE118 4629+	BR DC DROP	R11 OF R5	return xl16 expected result
000068FC 00006904	FF030006 0510221A 092E603E 0D5CBE72			4630	DC		221A 092E603E0D5CBE72' result
0000690C 00006914	FF020304 05060708 090A0B0C 0D0E0F10			4631	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v2
0000691C 00006924	FF010102 02030304 04050506 06070708			4632	DC		0304 0405050606070708' v3
0000692C 00006934	FF020304 05060708 090A0B0C 0D0E0F10			4633	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v4
00000040				4634 4635		VMAE, 1	
00006940 00006940 00006940	00006988	00006940		4636+ 4637+ 4638+T119	DS USING DC	0FD *, R5 A(X119)	base for test data and test routine address of test routine
00006944 00006946	0077 00			4639+ 4640+	DC DC	H' 119' X' 00'	test number
00006947 00006948 00006950	01 E5D4C1C5 40404040 000069CC			4641+ 4642+ 4643+	DC DC DC	HL1' 1' CL8' VMAE' A(RE119+16)	instruction name address of v2 source
00006954 00006958 0000695C	000069DC 000069EC 00000010			4644+ 4645+ 4646+	DC DC DC	A(RE119+32) A(RE119+48) A(16)	address of v3 source address of v4 source result length
00006960 00006968	000069BC 0000000 00000000			4647+REA119 4648+	DC DS	A(RE119) FD	result address
00006970 00006978 00006980	00000000 00000000 00000000 00000000 000000			4649+V10119 4650+	DS DS	XL16 FD	gap V1 output
00006988	0000000 0000000			4651+* 4652+X119	DS	OF	gap
00006988 0000698E	E310 5010 0014 E761 0000 0806		0000010 0000000	4653+ 4654+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
00006994 0000699A	E310 5014 0014 E771 0000 0806		$00000014 \\ 00000000$	4655+ 4656+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder
000069A0 000069A6 000069AC	E310 5018 0014 E781 0000 0806 E766 7100 8FAE		00000018 00000000	4657+ 4658+ 4659+	LGF VL VMAE	R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 1	load v4 source use v24 to test decoder test instruction (dest is a source)
000069B2 000069B8	E760 7100 SFAE E760 5030 080E 07FB		00006970	4660+ 4661+	VST BR	V22, V10119 R11	save v1 output return
000069BC 000069BC				4662+RE119 4663+	DC DROP	OF R5	xl16 expected result
000069BC 000069C4	FF030104 05060708 09131E16 0D1B2A1E			4664	DC DC		0708 09131E160D1B2A1E' result
000069CC 000069D4	FF020304 05060708 090A0B0C 0D0E0F10			4665	DC DC		0708 090A0B0C0D0E0F10' v2
000069DC 000069E4	FF000000 00000001 01010101 01010102 FF020204 05060708			4666	DC DC		0001 0101010101010102' v3
000069EC 000069F4	FF020304 05060708 090A0B0C 0D0E0F10			4667 4668	DC	ALIO FFUZU3U4U3U6U	0708 090A0B0C0D0E0F10' v4
				4000			

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd

ADDR1

00006A00

ADDR2

00000010

0000000

00000014

00000000

00000018

00000000

00006A30

STM

4670

4671+

4672+

4674+

4675+

4676+

4677+

4678+

4679+

4680+

4681+

4683+

4685+

4686+*

4688+

4689+

4690+

4691+

4692+

4693+

4694+

4695+

4696+

4698+

4699

4700

4701

4697+RE120

4707+T121

4708+

4709+

4710+

4711+

4712+

4713+

4714+

4715+

4717+

4716+REA121

4718+V10121

4687+X120

4682+REA120

4684+V10120

4669 * Word

4673+T120

VRR_D VMAE, 2

USING *, R5

OFD

A(X120)

H' 120'

HL1'2'

A(16)

FD

FD

0F

R11

0F

R5

VRR D VMAE, 2

USING *, R5

OFD

A(X121)

H' 121'

HL1'2'

A(16)

FD

XL16

CL8' VMAE'

A(RE121)

A(RE121+16)

A(RE121+32)

A(RE121+48)

m5

instruction name address of v2 source

result length

gap V1 output

result address

address of v3 source

address of v4 source

X' 00'

XL16

A(RE120)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

R1, V4ADDR

v24, 0(R1)

V22, V10120

CL8' VMAE'

X' 00'

DS

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

LGF

VL

VMAE

VST

BR

DC

DC

DC

DC

DC

DS

DC

DS

DS

DROP

OBJECT CODE

E5D4C1C5 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E310 5018 0014

E781 0000 0806

E766 7200 8FAE

00010000 00000000

00000000 00000C40 FF000000 00000019

00000038 000000FA FF000000 00000019

00000038 000000FA

E5D4C1C5 40404040

0000000 00000000

0000000 00000000

0000000 00000000

00006B08

00006B4C

00006B5C

00006B6C

0000010

00006B3C

0079

00

02

00006A72 E760 5030 080E

07FB

00006A48

00006A8C

00006A9C

00006AAC

0000010

00006A7C

0078

00

02

L_OC

00006A00

00006A00

00006A00

00006A04

00006A06

00006A07

00006A08

00006A10

00006A14

00006A18

00006A1C

00006A20

00006A28

00006A30

00006A38

00006A40

00006A48

00006A48

00006A4E

00006A54 00006A5A

00006A60

00006A66

00006A6C

00006A78

00006A7C

00006A7C

00006A7C

00006A84

00006A8C

00006A94

00006A9C

00006AA4

00006AC0

00006AC4 00006AC6

00006AC7

00006AC8

00006AD0

00006AD4

00006AD8

00006ADC

00006AE0

00006AE8

00006AF0

00006AF8

T.,1	2025	19.	NQ. 16	Page	101
Jui	ZUZ 3	12:	US: 10	rage	101

ASMA Ver.	0. 7. 0 zvector- e7- 1	.0- mul ti pl y	Add				28 Jul 2025 12: 08: 16 Page 10	01
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
	00000000 00000000			4719+ 4720+*	DS	FD	gap	
00006B08 00006B08	E310 5010 0014		0000010	4721+X121 4722+	DS LGF	OF R1, V2ADDR	load v2 source	
00006B0E	E761 0000 0806		00000000	4723+	VL	v22, 0(R1)	use v22 to test decoder	
	E310 5014 0014		00000014	4724+	LGF	R1, V3ADDR	load v3 source	
00006B1A 00006B20	E771 0000 0806 E310 5018 0014		00000000 0000018	4725+ 4726+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source	
00006B26	E781 0000 0806		00000018	4720+ 4727+	VL	v24, 0(R1)	use v24 to test decoder	
00006B2C	E766 7200 8FAE			4728+	VMAE	V22, V22, V23, V24, 2	test instruction (dest is a source)	
00006B32	E760 5030 080E		00006AF0	4729+	VST	V22, V10121	save v1 output	
00006B38 00006B3C	07FB			4730+ 4731+RE121	BR DC	R11 0F	return xl 16 expected result	
00006B3C				4732+	DROP	R5	Allo expected result	
00006B3C	00030000 0000012E			4733	DC	XL16' 0003000000000	012E 0000000300000C42' result	
00006B44 00006B4C	00000003 00000C42 FF0000FF 00000029			4734	DC	XI 16' FF0000FF00000	0029 00000038000000FA' v2	
	00000038 000000FA			1701	DC	ALIO II OOOOII OOOO	7020 000000000001/1 V2	
	FF000001 00000029			4735	DC	XL16' FF00000100000	0029 00000038000000FA' v3	
	00000038 000000FA 00020001 0000002F			4736	DC	VI 16' 000200010000	002F 000000300000002' v4	
	00000003 00000021			4730	ьс	ALIO OOOLOOOIOOOO	0021 000000300000002 V4	
				4737				
00006B80				4738 4739+	VRR_D DS	VMAE, 2 OFD		
00006B80		00006B80		4739+ 4740+	USI NG		base for test data and test routine	
00006B80	00006BC8	00000200		4741+T122	DC	A(X122)	address of test routine	
00006B84	007A			4742+	DC	H' 122'	test number	
00006B86 00006B87	00 02			4743+ 4744+	DC DC	X' 00' HL1' 2'	шб	
00006B88	E5D4C1C5 40404040			4745+	DC	CL8' VMAE'	instruction name	
00006B90	00006C0C			4746+	DC	A(RE122+16)	address of v2 source	
	00006C1C			4747+	DC	A(RE122+32)	address of v3 source	
00006B98 00006B9C	00006C2C 00000010			4748+ 4749+	DC DC	A(RE122+48) A(16)	address of v4 source result length	
00006BA0	00006BFC			4750+REA122	DC	A(RE122)	result address	
00006BA8	00000000 00000000			4751+	DS	FD	gap V1 output	
00006BB0 00006BB8	00000000 00000000 0000000 00000000			4752+V10122	DS	XL16	VI output	
00006BC0	00000000 00000000			4753+ 4754+*	DS	FD	gap	
00006BC8 00006BC8	E310 5010 0014		00000010	4755+X122	DS LGF	OF R1, V2ADDR	load v2 source	
	E761 0000 0806		00000010	4756+ 4757+	VL		use v22 to test decoder	
00006BD4	E310 5014 0014		0000014	4758+	LGF	R1, V3ADDR	load v3 source	
	E771 0000 0806		00000000		VL	v23, 0(R1)	use v23 to test decoder	
00006BE0 00006BE6	E310 5018 0014 E781 0000 0806		00000018 00000000	4760+ 4761+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder	
	E766 7200 8FAE		3000000	4761+ 4762+		V24, U(R1) V22, V22, V23, V24, 2		
00006BF2	E760 5030 080E		00006BB0	4763+	VST	V22, V10122	save v1 output	
00006BF8	07FB			4764+	BR	R11	return	
00006BFC 00006BFC				4765+RE122 4766+	DC DROP	OF R5	xl16 expected result	
00006BFC	FF02FF02 091F1F18 095BC037 C27817A0			4767	DC		IF18 095BC037C27817A0' result	
	FF020304 05060708			4768	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v2	

ASMA Ver.	0. 7. 0 zvector- e7- 1	0-multiply	Add				28 Jul 2025 12: 08: 16 Page 10)2
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
00006C14 00006C1C 00006C24	090A0B0C 0D0E0F10 FF020304 05060708			4769	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v3	
00006C2C 00006C34	090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10			4770	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v4	
00006C40				4771 4772 4773+	VRR_D DS	VMAE, 2 OFD		
00006C40 00006C40 00006C44	00006C88 007B	00006C40		4774+ 4775+T123 4776+	USING DC DC		base for test data and test routine address of test routine test number	
00006C46 00006C47	00 02 E5D4C1C5 40404040			4777+ 4778+ 4779+	DC DC	X' 00' HL1' 2' CL8' VMAE'	m5	
00006C48 00006C50 00006C54	00006CCC 00006CDC			4780+ 4781+	DC DC DC	A(RE123+16) A(RE123+32)	instruction name address of v2 source address of v3 source	
00006C58 00006C5C 00006C60	00006CEC 00000010 00006CBC			4782+ 4783+ 4784+REA123	DC DC DC	A(RE123+48) A(16) A(RE123)	address of v4 source result length result address	
00006C68 00006C70 00006C78	00000000 00000000 00000000 00000000 000000			4785+ 4786+V10123	DS DS	FD XL16	gap V1 output	
00006C80	00000000 00000000			4787+ 4788+*	DS	FD	gap	
00006C88 00006C88	E310 5010 0014		00000010	4789+X123 4790+	DS LGF	OF R1, V2ADDR	load v2 source	
00006C8E 00006C94 00006C9A	E761 0000 0806 E310 5014 0014 E771 0000 0806		00000000 00000014 00000000	4791+ 4792+ 4793+	VL LGF VL	v22, 0(R1) R1, V3ADDR v23, 0(R1)	load v3 source use v23 to test decoder	
00006CA0 00006CA6 00006CAC	E310 5018 0014 E781 0000 0806 E766 7200 8FAE		00000018 00000000	4794+ 4795+ 4796+	LGF VL VMAE	R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 2	load v4 source use v24 to test decoder test instruction (dest is a source)	
	E760 5030 080E 07FB		00006C70		VST BR DC	V22, V10123 R11 OF	save v1 output return xl16 expected result	
00006CBC 00006CBC 00006CC4	FF030002 04111110 092E6097 DCBD8D58			4800+ 4801	DROP DC	R5	1110 092E6097DCBD8D58' result	
00006CCC 00006CD4	FF020304 05060708 090A0B0C 0D0E0F10			4802	DC DC		0708 090A0B0C0D0E0F10' v2	
	FF010102 02030304 04050506 06070708 FF020304 05060708			4803 4804	DC DC		0304 0405050606070708' v3 0708 090A0B0C0D0E0F10' v4	
00006CF4	090A0B0C 0D0E0F10			4805 4806		VMAE, 2		
00006D00 00006D00 00006D00	00006D48	00006D00		4807+ 4808+ 4809+T124	DS USING DC	A(X124)	base for test data and test routine address of test routine	
00006D04 00006D06 00006D07	007C 00 02			4810+ 4811+ 4812+	DC DC DC	H' 124' X' 00' HL1' 2'	m5	
00006D08 00006D10 00006D14	E5D4C1C5 40404040 00006D8C 00006D9C			4813+ 4814+ 4815+	DC DC DC	CL8' VMAE' A(RE124+16) A(RE124+32)	instruction name address of v2 source address of v3 source	
00006D11	00006DAC			4816+	DC	A(RE124+48)	address of v4 source	

VMAE

VST

4865+

4866+

00006DF0

00006E2C

00006E32

E766 7300 8FAE

E760 5030 080E

V22, V22, V23, V24, 3

V22, V10125

test instruction (dest is a source)

save v1 output

LOC OBJECT CODE ADDR1 ADDR2 STMT 00006E38 07FB 4867+ BR R11 00006E3C 4868+RE125 DC OF 00006E3C 4869+ DROP R5 00006E3C 00000000 DC XL16' O	
00006E3C 4868+RE125 DC 0F 00006E3C 4869+ DR0P R5	
00006E3C 4869+ DROP R5	return xl16 expected result
	00000000000000 FFFCE00271000000' result
00006E44 FFFCE002 71000000 00006E4C FFFFFFF 00019000 4871 DC XL16' F	FFFFFFF00019000 00000038EEEEEFA' v2
00006E54 00000038 EEEEEEFA 00006E5C FFFFFFF 00019000 4872 DC XL16' F	FFFFFFF00019000 000000380EEEEFA' v3
00006E64 00000038 0EEEEEFA	0000000000000 0000000000000000000 v4
00006E74 00000000 00000000 4874	
4875 VRR_D VMAE, 3 00006E80 4876+ DS 0FD	3
00006E80 00006E80 4877+ USING *, R5	base for test data and test routine
00006E80 00006EC8 4878+T126 DC A(X126 00006E84 007E 4879+ DC H' 126'	6) address of test routine ' test number
00006E86 00 4880+ DC X' 00' 00006E87 03 4881+ DC HL1' 3'	' m5
00006E88 E5D4C1C5 40404040 4882+ DC CL8' VM 00006E90 00006F0C 4883+ DC A(RE12	MAE' instruction name
00006E94 00006F1C 4884+ DC A(RE12	26+32) address of v3 source
00006E98 00006F2C 4885+ DC A(RE12 00006E9C 00000010 4886+ DC A(16)	26+48) address of v4 source result length
00006EA0 00006EFC 4887+REA126 DC A(RE12 00006EA8 00000000 00000000 4888+ DS FD	26) result address
00006EB0 00000000 00000000 4889+V10126 DS XL16 00006EB8 00000000 00000000	gap V1 output
00006EC0 00000000 00000000 4890+ DS FD 4891+*	gap
00006EC8 4892+X126 DS 0F	ADDD 1 1 0
00006EC8 E310 5010 0014 00000010 4893+ LGF R1, V2A 00006ECE E761 0000 0806 00000000 4894+ VL v22, 0((R1) use v22 to test decoder
00006ED4 E310 5014 0014 00000014 4895+ LGF R1, V3A 00006EDA E771 0000 0806 00000000 4896+ VL v23, 0(
00006EE0 E310 5018 0014 00000018 4897+ LGF R1, V4Å	ÀDDR load v4 source
	22, V23, V24, 3 test instruction (dest is a source)
00006EF2 E760 5030 080E 00006EB0 4900+ VST V22, V1 00006EF8 07FB 4901+ BR R11	return
00006EFC 4902+RE126 DC 0F 00006EFC 4903+ DR0P R5	xl16 expected result
00006EFC FFFF0004 0C192C46 4904 DC XL16' F 00006F04 69B556ED 77F578FF	FFFF00040C192C46 69B556ED77F578FF' result
	FF02030405060750 090A0B0C0D0E0F7F' v2
00006F1C 01020304 05060750 4906 DC XL16' 0	0102030405060750 090A0B780D0E0F7F' v3
00006F24	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
4908 4909 VRR_D VMAE, 3	3
00006F40 4910+ DS 0FD	
00006F40 00006F40 4911+ USING *, R5 00006F40 00006F40 4912+T127 DC A(X127) 00006F44 007F 4913+ DC H' 127'	

ASMA Ver.	0. 7. 0 zvector- e7- 1	0-multiply	Add				28 Jul 2025 12: 08: 16 Page 105
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00006F46	00			4914+	DC	X' 00'	
00006F47 00006F48	03 E5D4C1C5 40404040			4915+ 4916+	DC	HL1'3' CL8'VMAE'	m5
00006F50	00006FCC			4910+ 4917+	DC DC	A(RE127+16)	instruction name address of v2 source
00006F54	00006FDC			4918+	DC	A(RE127+32)	address of v3 source
00006F58	00006FEC			4919+	DC	A(RE127+48)	address of v4 source
00006F5C	0000010			4920+	DC	A(16)	result length
00006F60 00006F68	00006FBC 00000000 00000000			4921+REA127 4922+	DC DS	A(RE127) FD	result address
00006F70	0000000 0000000			4923+V10127	DS	XL16	gap V1 output
00006F78	0000000 00000000						•
00006F80	00000000 00000000			4924+	DS	FD	gap
00006F88				4925+* 4926+X127	DS	0F	
00006F88	E310 5010 0014		00000010	4927+	LGF	R1, V2ADDR	load v2 source
00006F8E	E761 0000 0806		00000000	4928+	VL_	v22, 0(R1)	use v22 to test decoder
00006F94	E310 5014 0014		00000014	4929+	LGF	R1, V3ADDR	load v3 source
00006F9A 00006FA0	E771 0000 0806 E310 5018 0014		00000000 00000018	4930+ 4931+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source
00006FA6	E781 0000 0806		00000010	4932+	VL	v24, 0(R1)	use v24 to test decoder
00006FAC	E766 7300 8FAE			4933+	VMAE	V22, V22, V23, V24, 3	
00006FB2	E760 5030 080E		00006F70	4934+	VST	V22, V10127	save v1 output
00006FB8 00006FBC	07FB			4935+ 4936+RE127	BR DC	R11 OF	return xl16 expected result
00006FBC				4937+	DROP	R5	Al lo expected result
00006FBC	FFFFFF01 0309101D			4938	DC		101D 06D2FE7090F71480' result
00006FC4	06D2FE70 90F71480			4020	DC	VI 101 FE00000 405004	0750 00040000000000000000000000000000000
00006FCC 00006FD4	FF020304 05060750 090A0B0C 0D0E0F7F			4939	DC	AL10 FFU2U3U4U3U0U	0750 090A0B0C0D0E0F7F' v2
00006FDC	00010102 02030328			4940	DC	XL16' 0001010202030	0328 0405053C0607073F' v3
00006FE4	0405053C 0607073F			40.41	D.C.	VI 101 00000000000000	0001 0000000000000000000000000000000000
00006FEC 00006FF4	00000000 00000001 0000000 00000000			4941	DC	YF10, 00000000000000	0001 0000000000000000' v4
00000114				4942			
				4943		VMAE, 3	
00007000 00007000		00007000		4944+ 4945+	DS USING	0FD * D5	base for test data and test routine
00007000	00007048	00007000		4946+T128	DC	A(X128)	address of test routine
00007004	0080			4947+	DC	H' 128'	test number
00007006	00			4948+	DC	X' 00'	
00007007 00007008	03 E5D4C1C5 40404040			4949+ 4950+	DC DC	HL1'3' CL8'VMAE'	m5 instruction name
00007008	0000708C			4951+	DC	A(RE128+16)	address of v2 source
00007014	0000709C			4952+	DC	A(RE128+32)	address of v3 source
00007018	000070AC			4953+ 4954+	DC	A(RE128+48)	address of v4 source
0000701C 00007020	00000010 0000707C			4954+ 4955+REA128	DC DC	A(16) A(RE128)	result length result address
00007028	0000000 00000000			4956+	DS	FD	
00007030	00000000 00000000			4957+V10128	DS	XL16	gap V1 output
00007038 00007040	00000000 00000000 0000000 00000000			4958+	DS	FD	dan
00007040	00000000 00000000			4959+*	טע	ľΨ	gap
00007048				4960+X128	DS	0F	
00007048	E310 5010 0014		00000010	4961+	LGF	R1, V2ADDR	load v2 source
0000704E 00007054	E761 0000 0806 E310 5014 0014		00000000 0000014	4962+ 4963+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source
00007034	E310 JU14 UU14		0000014	43UJ†	LUI	RI, VJADDR	Todu vo Soutce

ASMA Ver.	0. 7. 0 zvector- e7-1	10-mul ti pl y	Add				28 Jul 2025	5 12: 08: 16 Page	106
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
0000705A	E771 0000 0806		00000000	4964+	VL	v23, 0(R1)	use v23 to test decoder	r	
00007060	E310 5018 0014		00000018	4965+	ĹĠF	R1, V4ADDR	load v4 source	•	
00007066	E781 0000 0806		0000000	4966+	VL	v24, 0(R1)	use v24 to test decoder		
0000706C 00007072	E766 7300 8FAE E760 5030 080E		00007030	4967+ 4968+	VMAE VST	V22, V22, V23, V24, 3 V22, V10128		est is a source)	
00007072	07FB		00007030	4969+	BR	R11	save v1 output return		
0000707C	0.12			4970+RE128	DC	0F	xl 16 expected result		
0000707C				4971+	DROP	R5		.	
0000707C 00007084	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			4972	DC	XL16' FFFFFFFFFFFF	FFFF F6141E28323C491C'	resul t	
00007084 0000708C	FF020304 05060750			4973	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	v2	
00007094	090A0B0C 0D0E0F7F								
0000709C	00000000 0000000A			4974	DC	XL16' 00000000000000	000A 0101010F0101010F'	v3	
000070A4 000070AC	0101010F 0101010F FFFFFFFF FFFFFFF			4975	DC	XI 16' FFFFFFFFFFFF	FFFF FFFFFFFFFFFC'	v4	
000070B4	FFFFFFF FFFFFFC			1070	ЪС	ALIO IIIIIIIIIIIII		V-1	
				4976					
00007000				4977		VMAE, 3			
000070C0 000070C0		000070С0		4978+ 4979+	DS USING	OFD { *, R5	base for test data and	test routine	
000070C0	00007108	00007000		4980+T129	DC	A(X129)	address of test routine		
000070C4	0081			4981+	DC	H' 129'	test number		
000070C6 000070C7	00 03			4982+ 4983+	DC DC	X' 00' HL1' 3'	mб		
000070C7	E5D4C1C5 40404040			4984+	DC	CL8' VMAE'	instruction name		
000070D0	0000714C			4985+	DC	A(RE129+16)	address of v2 source		
000070D4	0000715C			4986+	DC	A(RE129+32)	address of v3 source		
000070D8 000070DC	0000716C 00000010			4987+ 4988+	DC DC	A(RE129+48) A(16)	address of v4 source result length		
000070E0	0000713C			4989+REA129	DC	A(RE129)	result address		
000070E8	00000000 00000000			4990+	DS	FD	gap V1 output		
000070F0 000070F8	00000000 00000000 00000000 00000000			4991+V10129	DS	XL16	VI output		
00007018	0000000 0000000			4992+	DS	FD	gap		
				4993+*			8 1		
00007108	E310 5010 0014		00000010	4994+X129	DS	OF	load v2 source		
00007108 0000710E	E761 0000 0806		00000010 00000000	4995+ 4996+	LGF VL	R1, V2ADDR v22, O(R1)	use v22 to test decoder	r	
00007114	E310 5014 0014		0000014	4997+	LGF	R1, V3ADDR	load v3 source		
0000711A	E771 0000 0806		00000000	4998+	VL LCE	v23, 0(R1)	use v23 to test decoder	r	
00007120 00007126	E310 5018 0014 E781 0000 0806		00000018 00000000	4999+ 5000+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder	r	
0000712C	E766 7300 8FAE		0000000	5001+	VMAE	V24, V(R1) V22, V22, V23, V24, 3			
00007132	E760 5030 080E		000070F0	5002 +	VST	V22, V10129	save v1 output	,	
00007138 0000713C	07FB			5003+ 5004+RE129	BR DC	R11 OF	return xl16 expected result		
0000713C				5004+KE129 5005+	DROP	R5	ATTO Expected Tesuit		
0000713C	7709131E A8C3DFFE			5006	DC		DFFE F91C345060616771'	resul t	
00007144	F91C3450 60616771			5007	DC	VI 161 000 LOBOCOBOR	NETE EENGAGAAAEAAATA	0	
0000714C 00007154	090A0B0C 0D0E0F7F FF020304 05060750			5007	DC	VT10 AAAVAARACANAEL	0F7F FF02030405060750'	v2	
0000715C				5008	DC	XL16' 0101010F01010	010F 000000000000000A'	v3	
00007164	00000000 0000000A			5000	D.C.	VI 101 ##000000000	0000 F0000000000000000		
0000716C 00007174	77000000 00000000 F0000000 00000000			5009	DC	XL16 //000000000000	0000 F0000000000000000'	v4	
				5010					

5010

ASMA Ver.	0.7.0 zvector-e7-1	0- mul ti pl y	Add				28 Jul 2025 12: 08: 16 Page 107
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				5011 *			
				5012 * VMA0	- Vect	tor Multiply and A	dd Odd
				5013 *			
				5014 * Byte 5015	VPP D	VMA0, 0	
00007180				5016+	DS	OFD	
00007180		00007180		5017+	USING	*, R 5	base for test data and test routine
00007180	000071C8			5018+T130	DC	A(X130)	address of test routine
$00007184 \\ 00007186$	0082 00			5019+ 5020+	DC DC	H' 130' X' 00'	test number
00007187	00			5021+	DC	HL1' 0'	m5
00007188	E5D4C1D6 40404040			5022+	DC	CL8' VMAO'	instruction name
00007190	0000720C			5023+	DC	A(RE130+16)	address of v2 source
00007194 00007198	0000721C 0000722C			5024+ 5025+	DC DC	A(RE130+32) A(RE130+48)	address of v3 source address of v4 source
0000719C	00000010			5026+	DC	A(16)	result length
000071A0	000071FC			5027+REA130	DC	A(RE130)	result address
000071A8	00000000 00000000 0000000 00000000			5028+	DS	FD VI 16	gap V1 output
000071B0 000071B8	0000000 0000000			5029+V10130	DS	XL16	vi output
000071C0	0000000 00000000			5030+	DS	FD	gap
				5031+*			
00007108	F210 F010 0014		00000010	5032+X130	DS LGF	OF NOADDD	load v9 course
000071C8 000071CE	E310 5010 0014 E761 0000 0806		00000010 00000000	5033+ 5034+	VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
000071D4	E310 5014 0014		00000014	5035+	ĹĠF	R1, V3ADDR	load v3 source
000071DA	E771 0000 0806		00000000	5036+	VL	v23, 0(R1)	use v23 to test decoder
000071E0 000071E6	E310 5018 0014 E781 0000 0806		00000018 00000000	5037+ 5038+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder
000071E0	E766 7000 8FAF		0000000	5039+	VMAO	V24, U(R1) V22, V22, V23, V24, 0	
000071F2	E760 5030 080E		000071B0	5040 +	VST	V22, V10130	save v1 output
000071F8	07FB			5041+	BR	R11	return
000071FC 000071FC				5042+RE130 5043+	DC DROP	OF R5	xl16 expected result
000071FC	0000000 00000271			5044 5044	DC		0271 00000C4000000024' result
00007204	00000C40 00000024						
0000720C	FF000000 00000019			5045	DC	XL16' FF00000000000	0019 00000038000000FA' v2
00007214 0000721C	00000038 000000FA FF000000 00000019			5046	DC	XL16' FF0000000000	0019 00000038000000FA' v3
00007224	00000038 000000FA			0010	20	1110 11000000000	70
0000722C	0000000 00000000			5047	DC	XL16' 0000000000000	0000 0000000000000000' v4
00007234	00000000 00000000			5048			
				5048	VRR D	VMAO, O	
00007240				5050 +	DS _	OFD	
00007240	00007999	00007240		5051+ 5059 - T121	USING		base for test data and test routine
00007240 00007244	00007288 0083			5052+T131 5053+	DC DC	A(X131) H' 131'	address of test routine test number
00007244	0000			5054 +	DC	X' 00'	COOC IIMINOI
00007247	00			5055+	DC	HL1' 0'	m5
$00007248 \\ 00007250$	E5D4C1D6 40404040 000072CC			5056+ 5057+	DC DC	CL8' VMAO'	instruction name address of v2 source
00007254	000072CC 000072DC			5057+ 5058+	DC DC	A(RE131+16) A(RE131+32)	address of v2 source address of v3 source
00007258	000072EC			5059+	DC	A(RE131+48)	address of v4 source
0000725C	00000010			5060+	DC	A(16)	result length
00007260	000072BC			5061+REA131	DC	A(RE131)	result address

ABMA VCI.	0. 7. 0 zvector-e7-1	0-multiply	Add				28 Jul 2025 12: 08: 16 Page 108
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00007268	00000000 00000000			5062+	DS	FD	gap V1 output
00007270 00007278	00000000 00000000 0000000 00000000			5063+V10131	DS	XL16	VI output
00007280	00000000 00000000			5064+ 5065+*	DS	FD	gap
00007288 00007288	E310 5010 0014		00000010	5066+X131 5067+	DS LGF	OF	load v2 source
0000728E	E761 0000 0806		00000010 00000000	5067+ 5068+	VL	R1, V2ADDR v22, O(R1)	use v22 to test decoder
00007294	E310 5014 0014		0000014	5069+	LGF	R1, V3ADDR	load v3 source
0000729A 000072A0	E771 0000 0806 E310 5018 0014		00000000 0000018	5070+ 5071+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source
000072A6	E781 0000 0806		00000018	5072+	VL	v24, 0(R1)	use v24 to test decoder
000072AC	E766 7000 8FAF		00007070	5073+	VMAO	V22, V22, V23, V24, 0	
000072B2 000072B8	E760 5030 080E 07FB		00007270	5074+ 5075+	VST BR	V22, V10131 R11	save v1 output return
000072BC	OTTE			5076+RE131	DC	0F	xl16 expected result
000072BC	00000000 00000000			5077+	DROP	R5	2000 00000042000000000
000072BC 000072C4	00020000 000006C0 00000C43 00000026			5078	DC	XL10 UUUZUUUUUUUU	06C0 00000C4300000026' result
000072CC	FF0000FF 00000029			5079	DC	XL16' FF0000FF00000	0029 00000038000000FA' v2
000072D4 000072DC	00000038 000000FA FF000001 00000029			5080	DC	VI 16' FE0000010000	0029 00000038000000FA' v3
000072BC 000072E4	00000038 000000E9			3000	DC	ALIO FFUUUUUIUUUU	0029 00000038000000FA VS
000072EC 000072F4	00020001 0000002F 00000003 00000002			5081	DC	XL16' 0002000100000	002F 000000300000002' v4
				5082 5083	V/DD N	VMAO, O	
00007300				5084+	DS	OFD	
00007300	00007040	00007300		5085+	USING		base for test data and test routine
00007300 00007304	00007348 0084			5086+T132 5087+	DC DC	A(X132) H' 132'	address of test routine test number
00007306	00			5088 +	DC	X' 00'	cese number
00007307	00 E5D4C1DC 40404040			5089+	DC	HL1'0'	m5
00007308 00007310	E5D4C1D6 40404040 0000738C			5090+ 5091+	DC DC	CL8' VMAO' A(RE132+16)	instruction name address of v2 source
00007314	0000739C			5092+	DC	A(RE132+32)	address of v3 source
00007318 0000731C	000073AC 00000010			5093+ 5094+	DC DC	A(RE132+48) A(16)	address of v4 source result length
00007310	0000010 0000737C			5094+ 5095+REA132	DC	A(RE132)	result address
00007328	0000000 00000000			5096 +	DS		gap V1 output
00007330 00007338	00000000 00000000 0000000 00000000			5097+V10132	DS	XL16	vi output
00007340	00000000 00000000			5098+ 5099+*	DS	FD	gap
				F100.V100	DS	0F	
00007348	F210 5010 0014		00000010	5100+X132		D1 V9ANND	load v2 source
00007348 00007348 0000734E	E310 5010 0014 E761 0000 0806		00000010 00000000	5100+X132 5101+ 5102+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
00007348 0000734E 00007354	E761 0000 0806 E310 5014 0014		0000000 0000014	5101+ 5102+ 5103+	LGF VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source
00007348 0000734E 00007354 0000735A	E761 0000 0806 E310 5014 0014 E771 0000 0806		00000000 00000014 00000000	5101+ 5102+ 5103+ 5104+	LGF VL LGF VL	v22, 0(R1) R1, V3ADDR v23, 0(R1)	load v3 source use v23 to test decoder
00007348 0000734E 00007354 0000735A 00007360 00007366	E761 0000 0806 E310 5014 0014 E771 0000 0806 E310 5018 0014 E781 0000 0806		0000000 0000014	5101+ 5102+ 5103+ 5104+ 5105+ 5106+	LGF VL LGF VL LGF VL	v22, 0(R1) R1, V3ADDR v23, 0(R1) R1, V4ADDR v24, 0(R1)	use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder
00007348 0000734E 00007354 00007360 00007366 0000736C	E761 0000 0806 E310 5014 0014 E771 0000 0806 E310 5018 0014 E781 0000 0806 E766 7000 8FAF		0000000 0000014 0000000 0000018 0000000	5101+ 5102+ 5103+ 5104+ 5105+ 5106+ 5107+	LGF VL LGF VL LGF VL VMAO	v22, 0(R1) R1, V3ADDR v23, 0(R1) R1, V4ADDR v24, 0(R1) V22, V22, V23, V24, 0	use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source)
00007348 0000734E 00007354 00007360 00007366 0000736C 00007372	E761 0000 0806 E310 5014 0014 E771 0000 0806 E310 5018 0014 E781 0000 0806 E766 7000 8FAF E760 5030 080E		0000000 0000014 0000000 0000018	5101+ 5102+ 5103+ 5104+ 5105+ 5106+ 5107+ 5108+	LGF VL LGF VL LGF VL VMAO VST	v22, 0(R1) R1, V3ADDR v23, 0(R1) R1, V4ADDR v24, 0(R1) V22, V22, V23, V24, 0 V22, V10132	use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source) save v1 output
00007348 0000734E 00007354 00007360 00007366 0000736C	E761 0000 0806 E310 5014 0014 E771 0000 0806 E310 5018 0014 E781 0000 0806 E766 7000 8FAF		0000000 0000014 0000000 0000018 0000000	5101+ 5102+ 5103+ 5104+ 5105+ 5106+ 5107+	LGF VL LGF VL LGF VL VMAO	v22, 0(R1) R1, V3ADDR v23, 0(R1) R1, V4ADDR v24, 0(R1) V22, V22, V23, V24, 0	use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source)

ASMA Ver.	0. 7. 0 zvector- e7- 1	10-multiply	Add				28 Jul 2025	12: 08: 16	Page	109
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
000737C 0007384	FF060314 052A0748 096E0B9C 0DD21010			5112	DC	XL16' FF060314052A	0748 096E0B9C0DD21010'	result		
000738C 0007394	FF020304 05060708 090A0B0C 0D0E0F10			5113	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2		
000739C	FF020304 05060708			5114	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v3		
00073A4 00073AC 00073B4	090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10			5115	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4		
	000:10200 02020110			5116 5117		VMAO, O				
00073C0		00007260		5118+	DS	OFD * DE	has for test data and	test moutin	• •	
00073C0 00073C0 00073C4	00007408 0085	000073C0		5119+ 5120+T133 5121+	USI NG DC DC	A(X133) H' 133'	base for test data and address of test routine test number	test routii	ie	
00073C4	00			5122+	DC	X' 00'	cese number			
00073C7	00			5123+	DC	HL1' 0'	т 5			
00073C8	E5D4C1D6 40404040			5124+	DC	CL8' VMAO'	instruction name			
00073D0	0000744C			5125+	DC	A(RE133+16)	address of v2 source			
00073D4	0000745C			5126+	DC	A(RE133+32)	address of v3 source			
00073D8	0000746C			5127+	DC	A(RE133+48)	address of v4 source			
00073DC 00073E0	00000010 0000743C			5128+ 5129+REA133	DC DC	A(16) A(RE133)	result length result address			
0073E0 0073E8	0000000 00000000			5129+ REA 133 5130+	DC DS	FD				
0073E0	0000000 0000000			5131+V10133	DS	XL16	gap V1 output			
0073F8	0000000 00000000			3131 110133	DS	ALIO	VI oucput			
007400	0000000 0000000			5132+	DS	FD	gap			
				5133+*			8 1			
0007408				5134+X133	DS	OF				
0007408	E310 5010 0014		00000010	5135+	LGF	R1, V2ADDR	load v2 source			
000740E	E761 0000 0806		00000000	5136+	VL	v22, 0(R1)	use v22 to test decoder			
0007414	E310 5014 0014		00000014	5137+	LGF	R1, V3ADDR	load v3 source			
00741A	E771 0000 0806 E310 5018 0014		00000000	5138+	VL LGF	v23, 0(R1)	use v23 to test decoder load v4 source			
007420	E781 0000 0806		00000018 00000000		VL	R1, V4ADDR v24, O(R1)	use v24 to test decoder			
007420 00742C	E766 7000 8FAF		0000000	5140+ 5141+			test instruction (de		irca)	
007420	E760 5030 080E		000073F0		VNAO	V22, V10133	save v1 output	st is a sol	ii ce)	
007438	07FB		00007010	5143+	BR	R11	return			
000743C	0.12			5144+RE133	DC	0F	xl16 expected result			
000743C				5145+	DROP	R5	•			
000743C				5146	DC	XL16' FF04030C05180	0728 093C0B540D700F90'	resul t		
0007444	093C0B54 0D700F90			~ ~						
000744C				5147	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2		
0007454				7140	D.C.	VI 101 FE0101000000	2004 04050506060707081	0		
00745C 007464	FF010102 02030304 04050506 06070708			5148	DC	XL16 FF01010202030	0304 0405050606070708'	v3		
000746C	FF020304 05060708 090A0B0C 0D0E0F10			5149	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4		
0007480				5150 5151 5152+	DS _	VMAO, O OFD				
0007480 0007480 0007484	000074C8 0086	00007480		5153+ 5154+T134 5155+	USI NG DC DC	*, R5 A(X134) H' 134'	base for test data and address of test routine test number		ıe	
0007486 0007487 0007488	00 00 E5D4C1D6 40404040			5156+ 5157+ 5158+	DC DC DC	X' 00' HL1' 0' CL8' VMA0'	m5 instruction name			
- 0 . 100				J_00!	_ ~					

ASMA Ver.	0. 7. 0 zvector-e7-1	0- mul ti pl y	Add				28 Jul 2025 12: 08: 16 Page 110
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00007490 00007494	0000750C 0000751C			5159+ 5160+	DC DC	A(RE134+16) A(RE134+32)	address of v2 source address of v3 source
00007494	0000751C 0000752C			5161+	DC	A(RE134+32)	address of v4 source
0000749C	00000010			5162+	DC	A(16)	result length
000074A0 000074A8	000074FC 0000000 00000000			5163+REA134 5164+	DC DS	A(RE134) FD	result address
000074R0 000074B0 000074B8	0000000 0000000 00000000 00000000			5165+V10134	DS	XL16	gap V1 output
000074C0	00000000 00000000			5166+ 5167+*	DS	FD	gap
000074C8				5168+X134	DS	0F	
000074C8	E310 5010 0014		00000010	5169+	LGF	R1, V2ADDR	load v2 source
000074CE 000074D4	E761 0000 0806 E310 5014 0014		00000000 0000014	5170+ 5171+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source
000074D4	E771 0000 0806		00000014	5172+	VL	v23, 0(R1)	use v23 to test decoder
000074E0	E310 5018 0014		00000018	5173+	LGF	R1, V4ADDR	load v4 source
000074E6 000074EC	E781 0000 0806 E766 7000 8FAF		00000000	5174+ 5175+	VL VMAO	v24, 0(R1) V22, V22, V23, V24, 0	use v24 to test decoder test instruction (dest is a source)
000074EC	E760 5030 080E		000074B0	5176+	VST	V22, V10134	save v1 output
000074F8	07FB			5177+	BR	R11	return
000074FC 000074FC				5178+RE134 5179+	DC DROP	OF R5	xl16 expected result
000074FC	FF020304 05060710			5180	DC		0710 09140B180D1C0F30' result
00007504 0000750C	09140B18 0D1C0F30 FF020304 05060708			5181	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10' v2
00007514 0000751C 00007524	090A0B0C 0D0E0F10 FF000000 00000001			5182	DC	XL16' FF0000000000	0001 01010101010102' v3
0000752C	01010101 01010102 FF020304 05060708			5183	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10' v4
00007534	O9OAOBOC ODOEOF10			5184 5185 * Halfwo			
00007540				5186 5187+	VRR_D DS	VMAO, 1 OFD	
00007540		00007540		5188+	USI NG		base for test data and test routine
00007540	00007588			5189+T135	DC	A(X135)	address of test routine
00007544 00007546	0087 00			5190+ 5191+	DC DC	H' 135' X' 00'	test number
00007547	01			5192+	DC	HL1' 1'	m5
00007548	E5D4C1D6 40404040			5193+	DC	CL8' VMAO'	instruction name
00007550 00007554	000075CC 000075DC			5194+ 5195+	DC DC	A(RE135+16) A(RE135+32)	address of v2 source address of v3 source
00007558	000075EC			5196 +	DC	A(RE135+48)	address of v4 source
0000755C	00000010			5197+	DC	A(16)	result length
00007560 00007568	000075BC 0000000 00000000			5198+REA135 5199+	DC DS	A(RE135) FD	result address
00007570	0000000 0000000			5200+V10135	DS DS	XL16	gap V1 output
00007578 00007580	00000000 00000000 00000000 00000000			5201+ 5202+*	DS	FD	gap
00007588				5203+X135	DS	0F	
00007588	E310 5010 0014		00000010	5204 +	LGF	R1, V2ADDR	load v2 source
0000758E 00007594	E761 0000 0806 E310 5014 0014		00000000 0000014	5205+ 5206+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source
0000759A 000075A0	E771 0000 0806 E310 5018 0014		00000014 00000000 00000018	5200+ 5207+ 5208+	VL LGF	v23, O(R1) R1, V4ADDR	use v23 to test decoder load v4 source
555575.15			3000010				

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd

	U. /. U ZVector-e/-	1 3		CTM			28 Jul 2025 12: 08: 16 Page 112
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
000076C0 000076C0	00007708	000076C0		5256+ 5257+T137	USI NG DC	*, R5 A(X137)	base for test data and test routine address of test routine
000076C0 000076C4	0089			5258+	DC	H' 137'	test number
000076C6	00			5259+	DC	X' 00'	
000076C7	01 EFR4C1DC 40404040			5260+	DC	HL1' 1'	m5
000076C8 000076D0	E5D4C1D6 40404040 0000774C			5261+ 5262+	DC DC	CL8' VMAO' A(RE137+16)	instruction name address of v2 source
000076D4	0000775C			5263+	DC	A(RE137+32)	address of v3 source
000076D8	0000776C			5264+	DC	A(RE137+48)	address of v4 source
000076DC 000076E0	00000010 0000773C			5265+ 5266+REA137	DC DC	A(16) A(RE137)	result length result address
000076E8	00000000 00000000			5267+	DS	FD	
000076F0	00000000 00000000			5268+V10137	DS	XL16	gap V1 output
000076F8 00007700	00000000 00000000 0000000 00000000			5269+	DS	FD	dan
00007700				5270 +*			gap
00007708	T040 7040 0044		00000010	5271+X137	DS	OF	
00007708 0000770E	E310 5010 0014 E761 0000 0806		00000010 00000000	5272+ 5273+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
00007701	E310 5014 0014		0000000	5274+	LGF	R1, V3ADDR	load v3 source
0000771A	E771 0000 0806		0000000	5275+	VL	v23, 0(R1)	use v23 to test decoder
00007720	E310 5018 0014		00000018	5276+ 5277	LGF	R1, V4ADDR	load v4 source
00007726 0000772C	E781 0000 0806 E766 7100 8FAF		0000000	5277+ 5278+	VL VMAO	v24, 0(R1) V22, V22, V23, V24, 1	use v24 to test decoder test instruction (dest is a source)
00007732	E760 5030 080E		000076F0	5279+	VST	V22, V10137	save v1 output
00007738	07FB			5280+	BR	R11	return
0000773C 0000773C				5281+RE137 5282+	DC DROP	OF R5	xl16 expected result
0000773C	FF0B1B14 05377748			5283	DC		7748 0984139C0DF0F010' result
00007744	0984139C 0DF0F010			~ 00.4	D.C	W 401 TT00000 40 Z00	
0000774C 00007754	FF020304 05060708 090A0B0C 0D0E0F10			5284	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v2
0000775C	FF020304 05060708			5285	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v3
00007764	090A0B0C 0D0E0F10			7000	D.C.	VI 101 PP00000 407004	0700 000407070707070707
	FF020304 05060708 090A0B0C 0D0E0F10			5286	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v4
00007774	OUDITORUC ODULUTTO			5287			
00007700				5288		VMAO, 1	
00007780 00007780		00007780		5289+ 5290+	DS USING	OFD * R5	base for test data and test routine
00007780	000077C8	00007700		5291+T138	DC	A(X138)	address of test routine
00007784	008A			5292+	DC	Н' 138'	test number
00007786 00007787	00 01			5293+ 5294+	DC DC	X' 00' HL1' 1'	m5
00007787	E5D4C1D6 40404040			5295+	DC	CL8' VMAO'	instruction name
00007790	0000780C			5296 +	DC	A(RE138+16)	address of v2 source
$00007794 \\ 00007798$	0000781C 0000782C			5297+ 5298+	DC DC	A(RE138+32) A(RE138+48)	address of v3 source address of v4 source
00007798 0000779C	00007820			5299+	DC DC	A(RE130+46) A(16)	result length
000077A0	000077FC			5300+REA138	DC	A(RE138)	result address
000077A8	00000000 00000000			5301+	DS	FD VI 16	gap V1 output
000077B0 000077B8	00000000 00000000 0000000 00000000			5302+V10138	DS	XL16	vi output
000077C0	00000000 00000000			5303+	DS	FD	gap
00007760				5304+*	DC	OE	
000077C8				5305+X138	DS	0F	

ASMA Ver.	0. 7. 0 zvector- e7- 10	0-multiply	Add				28 Jul 2025	12: 08: 16 Page	113
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
000077D4	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	5306+ 5307+ 5308+	LGF VL LGF	R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
000077DA 000077E0	E771 0000 0806 E310 5018 0014		00000000 0000018	5309+ 5310+	VL LGF		use v23 to test decoder load v4 source		
000077E6	E781 0000 0806		00000000	5311+	VL	v24, 0(R1)	use v24 to test decoder		
000077EC 000077F2	E766 7100 8FAF E760 5030 080E		000077В0	5312+ 5313+	VMAO VST	V22, V22, V23, V24, 1 V22, V10138	test instruction (des save v1 output	st is a source)	
000077F8	07FB		00007720	5314+	BR	R11	return		
000077FC 000077FC				5315+RE138 5316+	DC DROP	OF R5	xl16 expected result		
000077FC	FF050D0C 051B3B28			5317	DC		BB28 094189540D77F790'	resul t	
00007804	09418954 0D77F790 FF020304 05060708			5318	DC	YI 16' FF02030405060	0708 090A0B0C0D0E0F10'	v2	
00007814	O9OAOBOC ODOEOF10								
	FF010102 02030304 04050506 06070708			5319	DC	XL16' FF01010202030	304 0405050606070708'	v 3	
0000782C	FF020304 05060708			5320	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4	
00007834	090A0B0C 0D0E0F10			5321					
				5322		VMA0, 1			
00007840 00007840		00007840		5323+ 5324+	DS USING	0FD * R5	base for test data and t	tast routina	
00007840	00007888	00007010		5325+T139	DC	A(X139)	address of test routine	test routine	
00007844 00007846	008B			5326+ 5327+	DC DC	H' 139' X' 00'	test number		
00007847	01			5328+	DC	HL1' 1'	m5		
00007848 00007850	E5D4C1D6 40404040 000078CC			5329+ 5330+	DC DC		instruction name address of v2 source		
00007854	000078DC			5331+	DC	A(RE139+32)	address of v3 source		
00007858 0000785C	000078EC 00000010			5332+ 5333+	DC DC		address of v4 source result length		
00007860	000078BC			5334+REA139	DC	A(RE139)	result address		
00007868 00007870	00000000 00000000 00000000 00000000			5335+ 5336+V10139	DS DS	FD XL16	gap V1 output		
00007878	0000000 00000000								
00007880	0000000 00000000			5337+ 5338+*	DS	FD	gap		
00007888	F010 F010 0014		00000010	5339+X139	DS	OF	1 1 0		
00007888 0000788E	E310 5010 0014 E761 0000 0806		00000010 00000000	5340+ 5341+	LGF VL		load v2 source use v22 to test decoder		
00007894	E310 5014 0014		0000014	5342+	LGF	R1, V3ADDR	load v3 source		
0000789A 000078A0	E771 0000 0806 E310 5018 0014		00000000 0000018	5343+ 5344+	VL LGF	, , , , , , , , , , , , , , , , , , ,	use v23 to test decoder load v4 source		
000078A6	E781 0000 0806		00000000	5345+	VL	v24, 0(R1)	use v24 to test decoder		
000078AC 000078B2	E766 7100 8FAF E760 5030 080E		00007870	5346+ 5347+	VMAO VST	V22, V22, V23, V24, 1 V22, V10139	test instruction (des save v1 output	st is a source)	
000078B8	07FB			5348+	BR	R11	return		
000078BC 000078BC				5349+RE139 5350+	DC DROP	OF R5	xl16 expected result		
000078BC	FF020304 05060E10			5351	DC		DE10 091522180D1D3D30'	resul t	
000078C4 000078CC	09152218 0D1D3D30 FF020304 05060708			5352	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	$\mathbf{v2}$	
000078D4 000078DC	090A0B0C 0D0E0F10 FF000000 00000001 01010101 01010102			5353	DC		0001 0101010101010102'	v3	

	0. 7. 0 zvector- e7-	1 0					28 Jul 2025	12: 08: 16	Page	114
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
000078EC 000078F4	FF020304 05060708 090A0B0C 0D0E0F10			5354	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4		
				5355 5356 * Word						
00007000				5357		VMA0, 2				
00007900 00007900		00007900		5358+ 5359+	DS USING	OFD * P5	base for test data and	tost routi	nρ	
00007900	00007948	00007300		5360+T140	DC	A(X140)	address of test routine		пе	
00007904	008C			5361+	DC	H' 140'	test number			
00007906 00007907	00 02			5362+ 5363+	DC DC	X' 00' HL1' 2'	m5			
00007908	E5D4C1D6 40404040			5364+	DC	CL8' VMAO'	instruction name			
00007910	0000798C			5365+	DC	A(RE140+16)	address of v2 source			
00007914 00007918	0000799C 000079AC			5366+ 5367+	DC DC	A(RE140+32) A(RE140+48)	address of v3 source address of v4 source			
00007918 0000791C	000075AC 00000010			5368+	DC DC	A(16)	result length			
00007920	0000797C			5369+REA140	DC	A(RE140)	result address			
00007928 00007930	0000000 0000000 0000000 0000000			5370+ 5371+V10140	DS DS	FD XL16	gap V1 output			
00007938	0000000 0000000			33711710140	DO	ALIO	VI oucput			
00007940	00000000 00000000			5372+	DS	FD	gap			
00007948				5373+* 5374+X140	DS	OF				
00007948	E310 5010 0014		0000010	5375+	LGF	R1, V2ADDR	load v2 source			
0000794E	E761 0000 0806		00000000	5376+	VL	v22, 0(R1)	use v22 to test decoder			
00007954 0000795A	E310 5014 0014 E771 0000 0806		00000014 00000000	5377+ 5378+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
0000735A 00007960	E310 5018 0014		00000000	5379+	LGF	R1, V4ADDR	load v4 source			
00007966	E781 0000 0806		00000000	5380+	VL	v24, 0(R1)	use v24 to test decoder		,	
0000796C 00007972	E766 7200 8FAF E760 5030 080E		00007930	5381+ 5382+	VMAO VST	V22, V22, V23, V24, 2 V22, V10140	test instruction (de save v1 output	st is a so	urce)	
00007978	07FB		00007000	5383+	BR	R11	return			
0000797C				5384+RE140	DC	OF D5	xl16 expected result			
0000797C 0000797C	00000000 00000271			5385+ 5386	DROP DC	R5 XL16' 00000000000000	0271 00000000000F424'	resul t		
00007984	00000000 0000F424					1110 0000000000000000000000000000000000	72.1 000000000001121			
0000798C	FF000000 00000019			5387	DC	XL16' FF000000000000	0019 00000038000000FA'	$\mathbf{v2}$		
00007994 0000799C	00000038 000000FA FF000000 00000019			5388	DC	XL16' FF000000000000	0019 00000038000000FA'	v3		
000079A4	00000038 000000FA									
000079AC	00000000 00000000			5389	DC	XL16' 00000000000000	0000 0000000000000000000000000000000000	v4		
000079B4	00000000 00000000			5390						
				5391		VMA0, 2				
00007900		00007000		5392+	DS UST NC	0FD * D5	hase for test data and	tost monti	no	
000079C0 000079C0	00007A08	000079C0		5393+ 5394+T141	USI NG DC	т, ко A(X141)	base for test data and address of test routine		пе	
000079C4	008D			5395+	DC	H' 141'	test number			
000079C6 000079C7	00 02			5396+ 5397+	DC DC	X' 00' HL1' 2'	m5			
000079C7 000079C8	E5D4C1D6 40404040			5397+ 5398+	DC DC	CL8' VMAO'	m5 instruction name			
000079D0	00007A4C			5399 +	DC	A(RE141+16)	address of v2 source			
000079D4 000079D8	00007A5C 00007A6C			5400+ 5401+	DC DC	A(RE141+32) A(RE141+48)	address of v3 source address of v4 source			
000079DC	00007A6C 00000010			5401+ 5402+	DC DC	A(RE141+48) A(16)	result length			
000079E0	00007A3C			5403+REA141	DC	A(RE141)	result address			

T 0.0	OR ITION CORE	4 DDD4	ADDDO	CITIL III					Page	1 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMF						
0007AFC 0007B04	FF1B3F6E A9977748 09B47959 53B0F010			5454	DC	XL16' FF1B3F6EA9977	7748 09B4795953B0F010'	resul t		
0007B0C	FF020304 05060708			5455	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2		
0007B14 0007B1C	090A0B0C 0D0E0F10 FF020304 05060708			5456	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v3		
0007B24 0007B2C	090A0B0C 0D0E0F10 FF020304 05060708			5457	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4		
0007B34	090A0B0C 0D0E0F10			5458		VII. 40 0				
0007B40				5459 5460+	VKK_D DS	VMAO, 2 OFD				
0007B40		00007B40		5461+	USING		base for test data and t	test routi	1e	
0007B40	00007B88			5462+T143	DC	A(X143)	address of test routine			
0007B44	008F			5463 +	DC	H' 143'	test number			
0007B46	00			5464 +	DC	X' 00'	_			
0007B47	02			5465+	DC	HL1'2'	<u>m5</u>			
0007B48	E5D4C1D6 40404040			5466+	DC	CL8' VMAO'	instruction name			
007B50 007B54	00007BCC			5467+ 5468+	DC DC	A(RE143+16)	address of v2 source			
007В58	00007BDC 00007BEC			5469+	DC DC	A(RE143+32) A(RE143+48)	address of v3 source address of v4 source			
007B36	00007BEC 00000010			5470+	DC	A(16)	result length			
007B60	00007BBC			5471+REA143	DC	A(RE143)	result address			
007B68	00000000 00000000			5472+	DS	FD				
007B70	0000000 0000000			5473+V10143	DS	XL16	gap V1 output			
007B78	0000000 00000000									
007B80	0000000 00000000			5474 +	DS	FD	gap			
				5475 +*						
007B88				5476+X143	DS_	0F				
007B88	E310 5010 0014		00000010	5477+	LGF	R1, V2ADDR	load v2 source			
007B8E	E761 0000 0806		0000000	5478+	VL	v22, 0(R1)	use v22 to test decoder			
007B94	E310 5014 0014		00000014	5479+	LGF	R1, V3ADDR	load v3 source			
007B9A 007BA0	E771 0000 0806 E310 5018 0014		00000000 0000018	5480+ 5481+	VL LGF	v23, 0(R1)	use v23 to test decoder			
007BA6	E781 0000 0806		00000018		VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder			
007BAC	E766 7200 8FAF		0000000	5483+		V24, U(N1) V22, V22, V23, V24, 2		st is a sou	irca)	
007BB2	E760 5030 080E		00007B70	5484+	VST	V22, V10143	save v1 output	3C 13 a 300		
007BB8	07FB		0000.2.0	5485+	BR	R11	return			
007BBC				5486+RE143	DC	0F	xl16 expected result			
007BBC				5487 +	DROP	R5	•			
007BBC	FF0C1E33 504B3B28			5488	DC	XL16' FF0C1E33504B3	BB28 0958BB24A157F790'	resul t		
007BC4	0958BB24 A157F790			- 400	D .C	W 401 TT00000407004	~~~ ~~~			
007BCC	FF020304 05060708			5489	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	$\mathbf{v2}$		
007BD4	090A0B0C 0D0E0F10			5400	DC	VI 161 EE0101000000	204 04050506060707091	9		
007BDC 007BE4	FF010102 02030304 04050506 06070708			5490	DC	AL10 FFU1U1U2U2U3U	0304 0405050606070708'	v 3		
007BEC 007BF4	FF020304 05060708 090A0B0C 0D0E0F10			5491	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4		
30721	COLUMN OF THE PROPERTY OF THE			5492 5493	VRR D	VMA0, 2				
007C00				5494+	DS _	OFD				
007C00		00007C00		5495 +	USING	*, R 5	base for test data and t	test routi	1e	
0007C00	00007C48			5496+T144	DC	A(X144)	address of test routine			
0007C04	0090			5497+	DC	H' 144'	test number			
				5100.	DC	X' 00'				
0007C06	00			5498+						
	00 02 E5D4C1D6 40404040			5499+ 5500+	DC DC DC	HL1' 2' CL8' VMA0'	m5 instruction name			

	0. 7. 0 zvector- e7- 1	10-multiply	Add				28 Jul 2025 12: 08: 16 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
007C10	00007C8C			5501+	DC	A(RE144+16)	address of v2 source
007C14	00007C9C			5502+	DC	A(RE144+32)	address of v3 source
007C18	00007CAC			5503+	DC	A(RE144+48)	address of v4 source
007C1C	00000010			550 4 +	DC	A(16)	result length
				5505+REA144	DC DC		
007C20	00007C7C					A(RE144)	result address
007C28	00000000 00000000			5506+	DS	FD	gap V1 output
007C30	00000000 00000000			5507+V10144	DS	XL16	VI output
007C38	00000000 00000000						
007C40	0000000 00000000			5508 +	DS	FD	gap
				5509+*			-
007C48				5510+X144	DS	OF	
007C48	E310 5010 0014		00000010	5511+	LGF	R1, V2ADDR	load v2 source
007C4E	E761 0000 0806		00000000	5512+	VL	v22, 0(R1)	use v22 to test decoder
007C54	E310 5014 0014		00000014	5513+	ĹĠF	R1, V3ADDR	load v3 source
007C5A	E771 0000 0806		00000014				
				5514+	VL LCE	v23, 0(R1)	use v23 to test decoder
007C60	E310 5018 0014		00000018	5515+	LGF	R1, V4ADDR	load v4 source
007C66	E781 0000 0806		00000000	5516+	VL	v24, 0(R1)	use v24 to test decoder
007C6C	E766 7200 8FAF			5517+	VMA0	V22, V22, V23, V24, 2	
007C72	E760 5030 080E		00007C30	5518 +	VST	V22, V10144	save v1 output
007C78	07FB			5519+	BR	R11	return
007C7C				5520+RE144	DC	OF	xl16 expected result
007C7C				5521+	DROP	R5	
007C7C	FF020304 0A0C0E10			5522	DC		DE10 0917263654493D30' result
007C7C	09172636 54493D30			3322	ЪС	ALIO TTO203040AUC	OETO OUTTEOUUSHIUUDU TESUTE
				EE99	DC	VI 16! EE09090405060	0700 000400000000000009
007C8C	FF020304 05060708			5523	DC	AL10 FFU2U3U4U3U0U	0708 090A0B0C0D0E0F10' v2
007C94	O9OAOBOC ODOEOF10				~~		
007C9C	FF000000 00000001			5524	DC	XL16' FF000000000000	0001 0101010101010102' v3
007CA4	01010101 01010102						
007CAC	FF020304 05060708			5525	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v4
007CB4	O9OAOBOC ODOEOF1O						
				5526			
				5527 * Double	word		
				5528		VMA0, 3	
007CC0				5529+	DS DS	OFD .	
007CC0		00007CC0		5530+	USING		base for test data and test routine
	00007000	00007000					
007CC0	00007D08			5531+T145	DC	A(X145)	address of test routine
007CC4	0091			5532+	DC	H' 145'	test number
007CC6	00			5533+	DC	X' 00'	
007CC7	03			5534+	DC	HL1'3'	m5
007CC8	E5D4C1D6 40404040			5535+	DC	CL8' VMAO'	instruction name
007CD0	00007D4C			5536 +	DC	A(RE145+16)	address of v2 source
007CD4	00007D5C			5537+	DC	A(RE145+32)	address of v3 source
007CD8	00007D6C			5538+	DC	A(RE145+48)	address of v4 source
007CDC	00000010			5539+	DC	A(16)	result length
007CE0	00007D3C			5540+REA145	DC	A(RE145)	result address
007CE8	00000000 00000000			5541+	DS	FD	gap
007CF0	00000000 00000000			5542+V10145	DS	XL16	V1 output
007CF8	00000000 00000000						
007D00	0000000 00000000			5543+	DS	FD	gap
				5544+*			-
				5545+X145	DS	OF	
007108			00000010	5546+	LGF	R1, V2ADDR	load v2 source
	E310 5010 0014		() () () () () () () ()		LUL	TOL 9 TWILDIN	I UUU TW DUUL CO
0007D08 0007D08	E310 5010 0014					v22 0(D1)	use v22 to test decoder
007D08 007D0E	E761 0000 0806		00000000	5547 +	VL	v22, 0(R1)	use v22 to test decoder
007D08 007D0E 007D14	E761 0000 0806 E310 5014 0014		00000000 0000014	5547+ 5548+	VL LGF	R1, V3ADDR	load v3 source
007D08 007D0E	E761 0000 0806		00000000	5547+ 5548+ 5549+	VL		

VRR_D VMAO, 3

OFD

5596

5597 +

00007E40

ASMA Ver.	0. 7. 0 zvector- e7- 1	10-multiply	Add				28 Jul 2025 12: 08: 16 Page	119
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
00007E40 00007E40	00007E88	00007E40		5598+ 5599+T147	USI NG DC	A(X147)	base for test data and test routine address of test routine	
00007E44 00007E46	0093 00			5600+ 5601+	DC DC	H' 147' X' 00'	test number	
00007E47	03 EFRACIRC 40404040			5602+	DC	HL1'3'	m5	
00007E48 00007E50	E5D4C1D6 40404040 00007ECC			5603+ 5604+	DC DC	CL8' VMAO' A(RE147+16)	instruction name address of v2 source	
00007E54	00007EDC			5605 +	DC	A(RE147+32)	address of v3 source	
00007E58 00007E5C	00007EEC 00000010			5606+ 5607+	DC DC	A(RE147+48) A(16)	address of v4 source result length	
00007E3C	00007EBC			5608+REA147	DC DC	A(RE147)	result address	
00007E68	00000000 00000000			5609+	DS	FD	gap V1 output	
00007E70 00007E78	00000000 00000000 0000000 00000000			5610+V10147	DS	XL16	vi output	
00007E80	0000000 00000000			5611+ 5612+*	DS	FD	gap	
00007E88 00007E88	E310 5010 0014		00000010	5613+X147 5614+	DS LGF	OF R1, V2ADDR	load v2 source	
00007E8E	E761 0000 0806		00000000	5615 +	VL	v22, 0(R1)	use v22 to test decoder	
00007E94 00007E9A	E310 5014 0014 E771 0000 0806		00000014 00000000	5616+ 5617+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder	
00007EA0	E310 5018 0014		00000018	5618 +	LGF	R1, V4ÀDDR	load v4 source	
00007EA6 00007EAC	E781 0000 0806 E766 7300 8FAF		0000000	5619+ 5620+	VL VMAO	v24, 0(R1)	use v24 to test decoder	
00007EAC	E760 7500 8FAF E760 5030 080E		00007E70	5621+	VNAU	V22, V22, V23, V24, 3 V22, V10147	test instruction (dest is a source) save v1 output	
00007EB8	07FB			5622+	BR	R11	return	
00007EBC 00007EBC				5623+RE147 5624+	DC DROP	OF R5	xl16 expected result	
00007EBC	0024558D B838C862			5625	DC		C862 B47CD8D5FF5B4940' result	
00007EC4 00007ECC 00007ED4	B47CD8D5 FF5B4940 FF020304 05060750 090A0B0C 0D0E0F7F			5626	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F' v2	
00007EDC 00007EE4	00010102 02030328			5627	DC	XL16' 0001010202030	0328 0405053C0607073F' v3	
00007EEC	FFFFFFF FFFFFFF			5628	DC	XL16' FFFFFFFFFFF	FFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	
00007EF4	FFFFFFF FFFFFFF			5629				
				5630		VMA0, 3		
00007F00 00007F00		00007F00		5631+ 5632+	DS USING	OFD * R5	base for test data and test routine	
00007F00	00007F48	30007100		5633+T148	DC	A(X148)	address of test routine	
00007F04 00007F06	0094			5634+ 5635+	DC DC	H' 148'	test number	
00007F06	00 03			5636+	DC DC	X' 00' HL1' 3'	mõ	
00007F08	E5D4C1D6 40404040			5637 +	DC	CL8' VMAO'	instruction name	
00007F10 00007F14	00007F8C 00007F9C			5638+ 5639+	DC DC	A(RE148+16) A(RE148+32)	address of v2 source address of v3 source	
00007F18	00007FAC			5640 +	DC	A(RE148+48)	address of v4 source	
00007F1C 00007F20	00000010 00007F7C			5641+ 5642+REA148	DC DC	A(16) A(RE148)	result length result address	
00007F28	0000000 00000000			5643 +	DS	FD		
00007F30	00000000 00000000			5644+V10148	DS	XL16	gap V1 output	
00007F38 00007F40	00000000 00000000 00000000 00000000			5645+	DS	FD	gap	
00007F48				5646+* 5647+X148	DS	0F		
000071.40				JUTI TAITO	טע	V1		

ASMA Ver.	0. 7. 0 zvector-e7-10)- mul ti pl y	Add				28 Jul 2025	12: 08: 16 Pa	ige 120
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00007F48 00007F4E 00007F54 00007F5A 00007F60 00007F66 00007F6C	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E310 5018 0014 E781 0000 0806 E766 7300 8FAF E760 5030 080E		00000010 00000000 00000014 00000000 00000018 00000000	5648+ 5649+ 5650+ 5651+ 5652+ 5653+ 5654+ 5655+	LGF VL LGF VL LGF VL VMAO VST	v22, 0(R1) R1, V3ADDR v23, 0(R1) R1, V4ADDR	load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (des	st is a sourc	e)
00007F78 00007F7C 00007F7C	07FB		00007130	5656+ 5657+RE148 5658+	BR DC DROP	R11	return xl16 expected result		
00007F7C 00007F84	7009131E A8C3DFFE F91C3450 60616771			5659	DC		FFE F91C345060616771'	result	
00007F8C	FF020304 05060750			5660	DC	XL16' FF02030405060	750 090A0B0C0D0E0F7F'	v2	
00007F94 00007F9C 00007FA4	090A0B0C 0D0E0F7F 00000000 0000000A 0101010F 0101010F			5661	DC	XL16' 0000000000000	000A 0101010F0101010F'	v3	
00007FAC 00007FB4	70000000 00000000 F0000000 00000000			5662 5663	DC	XL16' 70000000000000	0000 F000000000000000'	v4	
00007FC0 00007FC0		00007FC0		5664 5665+ 5666+	VRR_D DS USING	VMAO, 3 OFD *. R5	base for test data and t	test routine	
00007FC0 00007FC4 00007FC6	00008008 0095 00			5667+T149 5668+ 5669+	DC DC DC	A(X149) H' 149' X' 00'	address of test routine test number		
00007FC7 00007FC8 00007FD0	03 E5D4C1D6 40404040 0000804C			5670+ 5671+ 5672+	DC DC DC	CL8' VMAO' A(RE149+16)	instruction name address of v2 source		
00007FD4 00007FD8 00007FDC	0000805C 0000806C 00000010			5673+ 5674+ 5675+	DC DC DC	A(RE149+48) A(16)	address of v3 source address of v4 source result length		
00007FE0 00007FE8 00007FF0	0000803C 00000000 00000000 0000000 00000000			5676+REA149 5677+ 5678+V10149	DC DS DS	` '	result address gap V1 output		
00007FF8 00008000	00000000 00000000 00000000 00000000			5679+ 5680+*	DS		gap		
00008008 00008008 0000800E	E310 5010 0014 E761 0000 0806		00000010 00000000	5681+X149 5682+ 5683+	DS LGF VL	v22, 0(R1)	load v2 source use v22 to test decoder		
00008014 0000801A 00008020	E310 5014 0014 E771 0000 0806 E310 5018 0014		00000014 00000000 00000018	5684+ 5685+ 5686+	LGF VL LGF	v23, 0(R1) R1, V4ADDR	load v3 source use v23 to test decoder load v4 source		
00008026 0000802C 00008032	E781 0000 0806 E766 7300 8FAF E760 5030 080E		0000000 00007FF0	5687+ 5688+ 5689+	VST	V22, V22, V23, V24, 3 V22, V10149	use v24 to test decoder test instruction (des save v1 output	st is a sourc	ce)
00008038 0000803C 0000803C	07FB			5690+ 5691+RE149 5692+	BR DC DROP	OF R5	return xl16 expected result		
0000803C 00008044	FFFFFFF FFFFFFF F6141E28 323C491C			5693	DC		FFF F6141E28323C491C'	resul t	
0000804C 00008054	090A0B0C 0D0E0F7F FF020304 05060750			5694	DC	XL16' 090A0B0C0D0E0	F7F FF02030405060750'	v2	
0000805C	0101010F 0101010F 00000000 0000000A			5695	DC	XL16' 0101010F01010	10F 00000000000000A'	v3	

TOC	OD IECT CODE	ADDD 1	ADDDO	СТМТ						
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00806C 008074	FFFFFFFF FFFFFFFC			5696	DC	XL16' F	FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	FFFFFFFFFFFC'	v4	
				5697						
00807C	00000000			5698 5699	DC	F' 0'	END OF TABLE			
08080				5700	DC	F' 0'	END OF TABLE			
00000	0000000			5700 5701 *	ЪС	r U				
					of no	inters to	o individual load	test		
				5703 *	or bo	incers c	o mar vradar roda	CCSC		
008084				5704 E7TESTS	S DS	OF				
				5705	PTTA					
008084				5706+TTABLE	DS	0F				
008084	000010C0			5707 +	DC	A(T1)				
08088	00001180			5708 +	DC	A(T2)				
0808C	00001240			5709 +	DC	A(T3)				
008090	00001300			5710 +	DC	A(T4)				
008094	000013C0			5711+	DC	A(T5)				
008098	00001480			5712+	DC	A(T6)				
00809C	00001540			5713+	DC	A(T7)				
0080A0	00001600			5714+	DC	A(T8)				
0080A4	000016C0			5715+	DC	A(T9)				
8A0800	00001780			5716+	DC	A(T10)				
0080AC	00001840			5717+	DC	A(T11)				
0080B0 0080B4	00001900			5718+ 5719+	DC DC	A(T12)				
0080B8	000019C0 00001A80			5719+ 5720+	DC DC	A(T13) A(T14)				
0080BC	00001A80 00001B40			5720+ 5721+	DC	A(T15)				
0080EC	00001B40 00001C00			5721+ 5722+	DC DC	A(T16)				
0080C4	00001C00 00001CC0			5723+	DC	A(T17)				
0080C4	00001000 00001D80			5724+	DC	A(T18)				
0080CC	00001E40			5725+	DC	A(T19)				
0080D0	00001F00			5726 +	DC	A(T20)				
0080D4	00001FC0			5727+	DC	A(T21)				
0080D8	00002080			5728 +	DC	A(T22)				
0080DC	00002140			5729 +	DC	A(T23)				
0080E0	00002200			5730 +	DC	A(T24)				
0080E4	000022C0			5731+	DC	A(T25)				
0080E8	00002380			5732 +	DC	A(T26)				
0080EC	00002440			5733+	DC	A(T27)				
0080F0	00002500			5734+	DC	A(T28)				
0080F4	000025C0			5735+	DC	A(T29)				
0080F8	00002680			573 6 +	DC	A(T30)				
0080FC	00002740			5737+	DC	A(T31)				
008100				5738+	DC	A(T32)				
008104 008108	000028C0 00002980			5739+ 5740+	DC DC	A(T33) A(T34)				
008108	00002980 00002A40			5740+ 5741+	DC DC	A(134) A(T35)				
008100				5741+ 5742+	DC	A(T36)				
008114	00002BC0			5742+ 5743+	DC	A(T37)				
008114	00002C80			5744+	DC	A(T38)				
00811C	00002D40			57 4 5+	DC	A(T39)				
008120				5746 +	DC	A(T40)				
008124	00002EC0			5747 +	DC	A(T41)				
008128	00002F80			5748+	DC	A(T42)				
00812C				5749 +	DC	A(T43)				
008130	00003100			5750 +	DC	A(T44)				

LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
0008134	000031C0			5751+	DC	A(T45)			
008138	00003280			5752+	DC	A(T46)			
00813C	00003340			5753+	DC	A(T47)			
008140	00003400			575 4 +	DC	A(T48)			
008144	00003400 000034C0			5755+	DC	A(T49)			
008148	00003460			5756+	DC DC	A(T50)			
008146 00814C	00003380			5757+	DC	A(150) A(T51)			
						A(T51)			
008150	00003700			5758+	DC	A(T52)			
008154	000037C0			5759+	DC	A(T53)			
008158	00003880			57 60 +	DC	A(T54)			
00815C	00003940			5761+	DC	A(T55)			
008160	00003A00			5762+	DC	A(T56)			
008164	00003AC0			5763+	DC	A(T57)			
008168	00003B80			5764+	DC	A(T58)			
00816C	00003C40			5765 +	DC	A(T59)			
008170	00003D00			5766 +	DC	A(T60)			
008174	00003DC0			5767 +	DC	A(T61)			
008178	00003E80			5768 +	DC	A(T62)			
00817C	00003F40			5769 +	DC	A(T63)			
008180	00004000			5770 +	DC	A(T64)			
008184	000040C0			5771 +	DC	A(T65)			
008188	00004180			5772 +	DC	A(T66)			
00818C	00004240			5773+	DC	A(T67)			
008190	00004300			5774+	DC	A(T68)			
008194	000043C0			5775+	DC	A(T69)			
008198	00004480			5776+	DC	A(T70)			
00819C	00004540			5777+	DC	A(T71)			
0081A0	00004340			5778+	DC	A(T72)			
0081A0	00004600 000046C0			5779+	DC	A(T73)			
0081A4				5780+					
	00004780				DC	A(T74)			
0081AC	00004840			5781+	DC	A(T75)			
0081B0	00004900			5782+	DC	A(T76)			
0081B4	000049C0			5783+	DC	A(T77)			
0081B8	00004A80			5784+	DC	A(T78)			
0081BC	00004B40			5785+	DC	A(T79)			
0081C0	00004C00			5786 +	DC	A(T80)			
0081C4	00004CC0			5787+	DC	A(T81)			
0081C8	00004D80			5788+	DC	A(T82)			
0081CC	00004E40			5789 +	DC	A(T83)			
0081D0	00004F00			5790 +	DC	A(T84)			
0081D4	00004FC0			5791 +	DC	A(T85)			
0081D8	00005080			5792+	DC	A(T86)			
0081DC	00005140			5793+	DC	A(T87)			
0081E0	00005200			5794+	DC	A(T88)			
0081E4	000052C0			5795+	DC	A(T89)			
0081E8	00005380			5796+	DC	A(T90)			
0081EC	00005440			5797+	DC	A(T91)			
0081F0	00005500			5798+	DC	A(T92)			
0081F4	000055C0			5799+	DC	A(T93)			
0081F4	00005680			5800+	DC	A(193) A(T94)			
0081FC				5800+ 5801+					
	00005740				DC	A(T95)			
008200	00005800			5802+	DC DC	A(T96)			
008204	000058C0			5803+	DC	A(T97)			
008208	00005980			5804+	DC	A(T98)			
00820C	00005A40			5805+	DC	A(T99)			
008210	00005B00			5806 +	DC	A(T100)			

LOC	OBJECT CODE	ADDR1	ADDR2	STM								
		ADDKI	ADDIK		P.C	A (TT4.04)						
008214	00005BC0			5807+	DC	A(T101)						
008218	00005C80			5808+	DC	A(T102)						
00821C	00005D40			5809+	DC	A(T103)						
008220	00005E00			5810 +	DC	A(T104)						
008224	00005EC0			5811+	DC	A(T105)						
008228	00005F80			5812+	DC	A(T106)						
00822C	00006040			5813+	DC	A(T107)						
008230	00006100			5814+	DC	A(T108)						
008234	000061C0			5815+	DC DC	A(T109)						
008238	00006280			5816+	DC DC	A(T110)						
00823C	00006340			5817+	DC	A(T111)						
008240	00006400			5818+	DC DC	A(T112)						
008244	000064C0			5819+	DC DC	A(T113)						
008248 00824C	00006580			5820+ 5821+	DC DC	A(T114)						
00824C 008250	00006640 00006700			5821+	DC DC	A(T115)						
008250 008254	00006700 000067C0			5822+ 5823+	DC DC	A(T116) A(T117)						
008258				3023+ 5094+								
00825C	00006880 00006940			5824+ 5825+	DC DC	A(T118)						
008260	00006A00			5825+ 5826+	DC DC	A(T119) A(T120)						
008264	00006AC0			5020+	DC DC	A(1120)						
008268	00006B80			5827+ 5828+		A(T121)						
00826C	00006C40			3020+ 5020+	DC DC	A(T122)						
008270	00006D00			5829+ 5830+	DC	A(T123)						
008270	00006DC0			5831+	DC DC	A(T124)						
008274	00006E80			5832+	DC DC	A(T125)						
008278				3032+ 5099+	DC DC	A(T126)						
008270	00006F40 00007000			5833+ 5834+	DC DC	A(T127) A(T128)						
008284	00007000 000070C0			5835+	DC DC	A(T129)						
008288	00007000			5836+	DC DC	A(T130)						
00828C	00007180			5837+	DC	A(T130) A(T131)						
008290	00007240			5838+	DC DC	A(T131) A(T132)						
008294	00007300 000073C0			5839+	DC	A(T132)						
008298	00007360			5840+	DC DC	A(T134)						
00829C	00007480			5841+	DC DC	A(T134) A(T135)						
00823C	00007600			5842+	DC	A(T136)						
0082AU	000076C0			5843+	DC DC	A(T130) A(T137)						
0082A4	0000780			5844+	DC DC	A(T137)						
0082AC	00007780			5845+	DC DC	A(T139)						
0082B0	00007840			5846+	DC DC	A(T140)						
0082B4	000079C0			5847+	DC	A(T141)						
0082B8	000073C0 00007A80			5848+	DC	A(T142)						
0082BC	00007B40			5849+	DC	A(T143)						
0082C0	00007E40			5850+	DC	A(T144)						
0082C4	00007CC0			5851+	DC	A(T145)						
0082C8	00007D80			5852+	DC	A(T146)						
0082CC	00007E40			5853+	DC	A(T147)						
0082D0	00007F00			5854 +	DC	A(T148)						
0082D4	00007FC0			5855+ 5856+*	DC	A(T149)						
0082D8	0000000			5857+	DC	A(0)	F	END OF	TABLE			
0082DC	0000000			5858 +	DC	$\mathbf{A}(0)$						
				5859								
0082E0	0000000			5860	DC	F' 0'	END OF TAB	BLE				
0082E4	0000000			5861	DC	F' 0'						

WH VEI.	0. 7. 0 zvector- e7	- 10- mai ci pi y	Add				28	Jul 2025 12	c: 08: 16	rage	125
LOC	OBJECT CODE	ADDR1	ADDR2	STMI							
		00000016	0000001	5910 V22	EQU EQU EQU EQU EQU EQU EQU EQU	22					
		0000017	00000001	5911 V23	EQU	23					
		00000018	00000001	5912 V24 5913 V25	EQU EQU	24 25					
		000001A	00000001	5914 V26	EQU	26					
		0000001B	00000001	5915 V27 5916 V28	EQU FOU	27 28					
		0000001D	00000001	5917 V29	EQU	22 23 24 25 26 27 28 29 30					
		0000001E	00000001	5918 V30 5919 V31	EQU EQU	30 31					
		0000011	0000001	5920		31					
				5921	END						

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	ENCES												
	_						100	100										
EGIN	I	00000200	2	165	131	161	162	163										
LRO	F	0000053C	4	394	175	176	177	178										
CNUM	C	00001073	16	446	308	310	316	318										
TEST	4 E	00000000	72	460	257													
TESTS	r v	00008084	4	5704	250	017												
IT	X	00001047	18	441	309	317												
DTEST	U	000003CE	1	294	255	0.40	007											
J	Ţ	00000520	4	384	210	243	297											
JPSW LLCONT	D T	00000510	8	382	384													
I LCONT	Ü	000003BE	1	284	000	005												
I LED	<u>F</u>	00001000	4	423	286	295												
I LMSG	Ũ	000003BA	1	278	268													
ILPSW	Ď	00000528	8	386	388													
ILTEST	Ī	00000538	4	388	298													
0001	<u>F</u>	00000280	8	194	198	199	201											
0002	F	00000330	8	227	231	232	234											
AGE	1	0000000	33512	0														
	U	00000400	1	407	408	409	410											
4	U	00010000	1	409														
	U	0000007	1	464	315													
	U	00100000	1	410														
G	\mathbf{I}	00000458	4	344	209	242	327											
GCMD	C	000004A6	9	374	357	358												
GMSG	C	000004AF	95	375	351	372	349											
GMVC	I	000004A0	6	372	355													
GOK	I	0000046E	2	353	350													
GRET	Ι	0000048E	4	368	361	364												
GSAVE	\mathbf{F}	00000494	4	371	347	368												
XTE7	U	00000384	1	252	271	289												
NAME	C	8000000	8	466	313													
GE	U	00001000	1	408														
Т3	C	0000105D	18	444	309	310	311	317	318	319								
TLINE	C	00001008	16	429	436	326												
TLNG	U	000003F	1	436	325													
ТМБ	C	00001044	2	434	319													
TNAME	C	00001033	8	432	313													
TNUM	C	00001018	3	430	311													
	Ü	00000000	Ĭ	5867	125	175	178	198	200	201	202	207	231	233	234	235	240	
					259	260	285	286	324	325	328	344	347	349	351	353	368	
	U	0000001	1	5868	208	241	266	267	295	296	326	358	372	602	603	604	605	
		-			606	607	636	637	638	639	640	641	670	671	672	673	674	
					675	704	705	706	707	708	709	738	739	740	741	742	743	
					773	774	775	776	777	778	807	808	809	810	811	812	841	
					842	843	844	845	846	875	876	877	878	879	880	909	910	
					911	912	913	914	944	945	946	947	948	949	978	979	980	
					981	982	983	1012	1013	1014	1015	1016	1017	1046	1047	1048	1049	
					1050	1051	1080	1081	1082	1083	1084	1085	1115	1116		1118	1119	
						1149	1150	1151	1152	1153	1154	1183	1184	1185		1187	1188	
						1218	1219	1220	1221	1222	1252	1253	1254	1255		1257	1286	
						1288	1289	1290	1291	1320	1321	1322	1323	1324		1354	1355	
						1357	1358	1359	1392	1393	1394	1395	1396	1397		1427	1428	
						1430	1431	1460	1461	1462	1463	1464	1465	1494		1496	1497	
						1499	1528	1529	1530	1531	1532	1533	1563	1564		1566	1567	
						1597	1598	1599	1600	1601	1602	1631	1632	1633		1635	1636	
						1666	1667	1668	1669	1670	1699	1700	1701	1702		1704	1734	
						1736	1737	1738	1739	1768	1769	1770	- , O -	1772		1802	1803	

SMA	Ver. 0.7.0	zvector	- e7- 10- mul t	ti pl yAdd										28 Jul	2025	12: 08:	16 Pa	ige 1	127
	SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCES												
						1804	1805	1806	1807	1836	1837	1838	1839	1840	1841	1870	1871	1872	
						1873 1943	1874 1944	1875 1973	1905 1974	1906 1975	1907 1976	1908 1977	1909 1978	1910 2007	1939 2008	1940 2009	1941 2010	1942 2011	
						2012	2042	2043	2044	2045	2046	2047	2076	2077	2078	2079	2080	2081	
						2110	2111	2112	2113	2114	2115	2144	2145	2146	2147	2148	2149	2182	
						2183 2252	2184 2253	2185 2254	2186 2255	2187 2284	2216 2285	2217 2286	2218 2287	2219 2288	2220 2289	2221 2318	2250 2319	2251 2320	
						2321	2322	2323	2353	2354	2355	2356	2357	2358	2387	2388	2389	2390	
						2391	2392	2421	2422	2423	2424	2425	2426	2455	2456	2457	2458	2459	
						2460 2558	2489 2559	2490 2560	2491 2561	2492 2562	2493 2563	2494 2592	2524 2593	2525 2594	2526 2595	2527 2596	2528 2597	2529 2626	
						2627	2628	2629	2630	2631	2660	2661	2662	2663	2664	2665	2695	2696	
						2697	2698	2699	2700	2729	2730	2731	2732	2733	2734	2763	2764	2765	
						2766 2836	2767 2837	2768 2866	2797 2867	2798 2868	2799 2869	2800 2870	2801 2871	2802 2900	2832 2901	2833 2902	2834 2903	2835 2904	
						2905	2934	2935	2936	2937	2938	2939	2972	2973	2974	2975	2976	2977	
						3006	3007	3008	3009	3010	3011	3040	3041	3042	3043	3044	3045	3074	
						3075 3145	3076 3146	3077 3147	3078 3148	3079 3177	3108 3178	3109 3179	3110 3180	3111 3181	3112 3182	3113 3211	3143 3212	3144 3213	
						3214	3215	3216	3245	3246	3247	3248	3249	3250	3279	3280	3281	3282	
						3283	3284	3314	3315	3316	3317	3318	3319	3348	3349	3350	3351	3352	
						3353 3450	3382 3451	3383 3452	3384 3453	3385 3454	3386 3455	3387 3485	3416 3486	3417 3487	3418 3488	3419 3489	3420 3490	3421 3519	
						3520	3521	3522	3523	3524	3553	3554	3555	3556	3557	3558	3587	3588	
						3589	3590	3591	3592	3621	3622	3623	3624	3625	3626	3659	3660	3661	
						3662 3731	3663 3732	3664 3761	3693 3762	3694 3763	3695 3764	3696 3765	3697 3766	3698 3795	3727 3796	3728 3797	3729 3798	3730 3799	
						3800	3830	3831	3832	3833	3704 3834	3703 3835	3766 3864	3795 3865	3866	3867	3868	3869	
						3898	3899	3900	3901	3902	3903	3932	3933	3934	3935	3936	3937	3966	
						3967	3968	3969	3970 4040	3971	4001	4002	4003	4004	4005	4006	4035	4036	
						4037 4106	4038 4107	4039 4108	4137	4069 4138	4070 4139	4071 4140	4072 4141	4073 4142	4074 4172	4103 4173	4104 4174	4105 4175	
						4176	4177	4206	4207	4208	4209	4210	4211	4240	4241	4242	4243	4244	
						4245	4274	4275	4276	4277	4278	4279	4308	4309	4310	4311	4312	4313	
						4346 4415	4347 4416	4348 4417	4349 4418	4350 4419	4351 4448	4380 4449	4381 4450	4382 4451	4383 4452	4384 4453	4385 4482	4414 4483	
						4484	4485	4486	4487	4517	4518	4519	4520	4521	4522	4551	4552	4553	
						4554	4555	4556	4585	4586	4587	4588	4589	4590	4619	4620	4621	4622	
						4623 4693	4624 4722	4653 4723	4654 4724	4655 4725	4656 4726	4657 4727	4658 4756	4688 4757	4689 4758	4690 4759	4691 4760	4692 4761	
						4790	4791	4792	4793	4794	4795	4824	4825	4826	4827	4828	4829	4859	
						4860	4861	4862	4863	4864	4893	4894	4895	4896	4897	4898	4927	4928	
						4929 4998	4930 4999	4931 5000	4932 5033	4961 5034	4962 5035	4963 5036	4964 5037	4965 5038	4966 5067	4995 5068	4996 5069	4997 5070	
						5071	5072	5101	5102	5103	5104	5105	5106	5135	5136	5137	5138	5139	
						5140	5169	5170	5171	5172	5173	5174	5204	5205	5206	5207	5208	5209	
						5238 5307	5239 5308	5240 5309	5241 5310	5242 5311	5243 5340	5272 5341	5273 5342	5274 5343	5275 5344	5276 5345	5277 5375	5306 5376	
						5377	5378	5379	5380	5409	5410	5411	5412	5343 5413	5414	5443	5444	5445	
						5446	5447	5448	5477	5478	5479	5480	5481	5482	5511	5512	5513	5514	
						5515 5585	5516 5614	5546 5615	5547 5616	5548 5617	5549 5618	5550 5610	5551 5648	5580 5640	5581	5582 5651	5583 5652	5584 5652	
						5585 5682	5614 5683	5615 5684	5616 5685	5617 5686	5618 5687	5619	5648	5649	5650	5651	5652	5653	
0		U	000000A		1 5877	163	172	173											
1		U	000000B		1 5878	263	264	610	644	678	712	746	781	815	849	883	917	952	
						986	1020	1054	1088	1123	1157	1191	1225	1260	1294	1328	1362	1400	

ASMA Ver. 0.7.	0 zvector	- e7- 10- mul t	i pl yAdd										28 Jul	2025	12: 08:	16 P	age	128
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
D19	T T	000000C	1	5970	1434 1878 2326 2771 3219 3667 4111 4559 5003 5451 250	1468 1913 2361 2805 3253 3701 4145 4593 5041 5485	1502 1947 2395 2840 3287 3735 4180 4627 5075 5519 270	1536 1981 2429 2874 3322 3769 4214 4661 5109 5554 288	1571 2015 2463 2908 3356 3803 4248 4696 5143 5588	1605 2050 2497 2942 3390 3838 4282 4730 5177 5622	1639 2084 2532 2980 3424 3872 4316 4764 5212 5656	1673 2118 2566 3014 3458 3906 4354 4798 5246 5690	1707 2152 2600 3048 3493 3940 4388 4832 5280	1742 2190 2634 3082 3527 3974 4422 4867 5314	1776 2224 2668 3116 3561 4009 4456 4901 5348	1810 2258 2703 3151 3595 4043 4490 4935 5383	1844 2292 2737 3185 3629 4077 4525 4969 5417	
R12 R13 R14 R15 R2	U U U U U	000000D 000000E 0000000F 00000002	1 1 1 1	5879 5880 5881 5882 5869 5870	279 209 355	304 242 357	331 307 363	332 308 368	315 369	316	324	327	328	345	347	353	354	
R4 R5	U U	0000004 0000005	1	5871 5872	253 722 954 1167 1402 1615 1846 2060 2294 2508	254 748 962 1193 1410 1641 1854 2086 2302 2534	257 757 988 1201 1436 1649 1880 2094 2328 2542	305 783 996 1227 1444 1675 1889 2120 2337 2568	330 791 1022 1236 1470 1683 1915 2128 2363 2576	586 817 1030 1262 1478 1709 1923 2154 2371 2602	612 825 1056 1270 1504 1718 1949 2166 2397 2610	620 851 1064 1296 1512 1744 1957 2192 2405 2636	646 859 1090 1304 1538 1752 1983 2200 2431 2644	654 885 1099 1330 1547 1778 1991 2226 2439 2670	680 893 1125 1338 1573 1786 2017 2234 2465 2679	688 919 1133 1364 1581 1812 2026 2260 2473 2705	714 928 1159 1376 1607 1820 2052 2268 2499 2713	
					2739 2956 3187 3400 3631 3848 4079 4292 4527 4740	2747 2982 3195 3426 3643 3874 4087 4318 4535 4766	2773 2990 3221 3434 3669 3882 4113 4330 4561 4774	2781 3016 3229 3460 3677 3908 4121 4356 4569 4800	2807 3024 3255 3469 3703 3916 4147 4364 4595 4808	2816 3050 3263 3495 3711 3942 4156 4390 4603 4834	2842 3058 3289 3503 3737 3950 4182 4398 4629 4843	2850 3084 3298 3529 3745 3976 4190 4424 4637 4869	2876 3092 3324 3537 3771 3985 4216 4432 4663 4877	2884 3118 3332 3563 3779 4011 4224 4458 4672 4903	2910 3127 3358 3571 3805 4019 4250 4466 4698 4911	2918 3153 3366 3597 3814 4045 4258 4492 4706 4937	2944 3161 3392 3605 3840 4053 4284 4501 4732 4945	
R6 R7	U U	00000006 0000007	1 1	5873 5874	4971 5188 5419 5632	4979 5214 5427 5658	5005 5222 5453 5666	5017 5248 5461 5692	5043 5256 5487	5051 5282 5495	5077 5290 5521	5085 5316 5530	5111 5324 5556	5119 5350 5564	5145 5359 5590	5153 5385 5598	5179 5393 5624	
R8 R9 RE1 RE10 RE100 RE101 RE102 RE103 RE104 RE105 RE106 RE107	U U F F F F F F	00000008 00000009 0000113C 000017FC 00005B7C 00005C3C 00005CFC 00005DBC 00005F3C 00005F3C 00005FC	1 1 4 4 4 4 4 4 4 4	5875 5876 611 918 4010 4044 4078 4112 4146 4181 4215	161 162 592 899 3991 4025 4059 4093 4127 4162 4196 4230	165 169 593 900 3992 4026 4060 4094 4128 4163 4197 4231	166 170 594 901 3993 4027 4061 4095 4129 4164 4198 4232	167 172 596 903 3995 4029 4063 4097 4131 4166 4200 4234	169									

O0000030 00000002 00000014 00000016	1 1 1	473 5890 5908 5909 5910	603 744 882 1047 1189 1327 1495 1637 1775 1940 2082 2223	608 745 910 1052 1190 1355 1500 1638 1803 1945	609 774 915 1053 1218 1360 1501 1666	637 779 916 1081 1223 1361 1529	642 780 945 1086 1224	643 808 950 1087 1253	671 813 951 1116 1258	676 814 979 1121 1259	677 842 984 1122 1287	705 847 985 1150 1292	710 848 1013 1155 1293	711 876 1018 1156	739 881 1019 1184
00000002 00000014 00000015	1 1 1	5890 5908 5909	603 744 882 1047 1189 1327 1495 1637 1775 1940 2082	745 910 1052 1190 1355 1500 1638 1803	774 915 1053 1218 1360 1501 1666	779 916 1081 1223 1361	780 945 1086 1224	808 950 1087	813 951 1116	814 979 1121	842 984 1122	847 985 1150	848 1013 1155	876 1018 1156	881 1019
00000014 00000015	1 1	5908 5909	744 882 1047 1189 1327 1495 1637 1775 1940 2082	745 910 1052 1190 1355 1500 1638 1803	774 915 1053 1218 1360 1501 1666	779 916 1081 1223 1361	780 945 1086 1224	808 950 1087	813 951 1116	814 979 1121	842 984 1122	847 985 1150	848 1013 1155	876 1018 1156	881 1019
00000013	1	5909	744 882 1047 1189 1327 1495 1637 1775 1940 2082	745 910 1052 1190 1355 1500 1638 1803	774 915 1053 1218 1360 1501 1666	779 916 1081 1223 1361	780 945 1086 1224	808 950 1087	813 951 1116	814 979 1121	842 984 1122	847 985 1150	848 1013 1155	876 1018 1156	881 1019
000001		5910	744 882 1047 1189 1327 1495 1637 1775 1940 2082	745 910 1052 1190 1355 1500 1638 1803	774 915 1053 1218 1360 1501 1666	779 916 1081 1223 1361	780 945 1086 1224	808 950 1087	813 951 1116	814 979 1121	842 984 1122	847 985 1150	848 1013 1155	876 1018 1156	881 1019
			882 1047 1189 1327 1495 1637 1775 1940 2082	910 1052 1190 1355 1500 1638 1803	915 1053 1218 1360 1501 1666	916 1081 1223 1361	945 1086 1224	950 1087	951 1116	979 1121	984 1122	985 1150	1013 1155	1018 1156	1019
			1189 1327 1495 1637 1775 1940 2082	1190 1355 1500 1638 1803	1218 1360 1501 1666	1223 1361	1224								1184
			1327 1495 1637 1775 1940 2082	1355 1500 1638 1803	1360 1501 1666	1361		1200						1321	1326
			1637 1775 1940 2082	1638 1803	1666	1529	1393	1398	1399	1427	1432	1433	1461	1466	1467
			1775 1940 2082	1803			1534	1535	1564	1569	1570	1598	1603	1604	1632
			1940 2082		1808	1671 1809	1672 1837	1700 1842	1705 1843	1706 1871	1735 1876	1740 1877	1741 1906	1769 1911	1774 1912
					1946	1974	1979	1980	2008	2013	2014	2043	2048	2049	2077
				2083 2251	2111 2256	2116 2257	2117 2285	2145 2290	2150 2291	2151 2319	2183 2324	2188 2325	2189 2354	2217 2359	2222 2360
			2388	2393	2394	2422	2427	2428	2456	2461	2462	2490	2495	2496	2525
			2530 2667	2531 2696	2559 2701	2564 2702	2565 2730	2593 2735	2598 2736	2599 2764	2627 2769	2632 2770	2633 2798	2661 2803	2666 2804
			2833	2838	2839	2867	2872	2873	2901	2906	2907	2935	2940	2941	2973
			2978	2979	3007	3012	3013	3041	3046	3047	3075	3080	3081	3109	3114
			3115 3280	3144 3285	3149 3286	3150 3315	3178 3320	3183 3321	3184 3349	3212 3354	3217 3355	3218 3383	3246 3388	3251 3389	3252 3417
			3422	3423	3451	3456	3457	3486	3491	3492	3520	3525	3526	3554	3559
			3560 3728	3588 3733	3593 3734	3594 3762	3622 3767	3627 3768	3628 3796	3660 3801	3665 3802	3666 3831	3694 3836	3699 3837	3700 3865
			3870	3871	3899	3904	3905	3933	3938	3939	3967	3972	3973	4002	4007
			4008	4036	4041	4042	4070	4075	4076	4104	4109	4110	4138	4143	4144
			4173 4314	4178 4315	4179 4347	4207 4352	4212 4353	4213 4381	4241 4386	4246 4387	4247 4415	4275 4420	4280 4421	4281 4449	4309 4454
			4455	4483	4488	4489	4518	4523	4524	4552	4557	4558	4586	4591	4592
			4620 4762	4625 4763	4626 4791	4654 4796	4659 4797	4660 4825	4689 4830	4694 4831	4695 4860	4723 4865	4728 4866	4729 4894	4757 4899
			4900	4928	4933	4934	4962	4967	4968	4996	5001	5002	5034	5039	5040
			5068 5210	5073 5211	5074 5239	5102 5244	5107 5245	5108 5273	5136 5278	5141 5279	5142 5307	5170 5312	5175 5313	5176 5341	5205 5346
			5347	5376	5381	5382	5410	5415	5416	5444	5449	5450	5478	5483	5484
			5512	5517	5518	5547	5552	5553	5581	5586	5587	5615	5620	5621	5649
00000017	1	5911	5654 605	5655 608	5683 639	5688 642	5689 673	676	707	710	741	744	776	779	810
000001	-	0011	813	844	847	878	881	912	915	947	950	981	984	1015	1018
			1049 1258	1052 1289	1083 1292	1086 1323	1118 1326	1121 1357	1152 1360	1155 1395	1186 1398	1189 1429	1220 1432	1223 1463	1255 1466
			1497	1500	1531	1534	1566	1569	1600	1603	1634	1637	1668	1671	1702
			1705	1737	1740	1771	1774	1805	1808	1839	1842	1873	1876	1908	1911
															2147 2359
			2390	2393	2424	2427	2458	2461	2492	2495	2527	2530	2561	2564	2595
			2598 2835	2629 2838											2803 3043
			3046	3077	3080	3111	3114	3146	3149	3180	3183	3214	3217	3248	3251
			3282	3285	3317	3320	3351	3354	3385	3388	3419	3422	3453	3456	3488
				3733		3767					3627		3901		3699 3935
			3938	3969	3972	4004	4007	4038	4041	4072	4075	4106	4109	4140	4143 4383
				2598 2835 3046 3282 3491 3730 3938	2150 2185 2390 2393 2598 2629 2835 2838 3046 3077 3282 3285 3491 3522 3730 3733 3938 3969	2150 2185 2188 2390 2393 2424 2598 2629 2632 2835 2838 2869 3046 3077 3080 3282 3285 3317 3491 3522 3525 3730 3733 3764 3938 3969 3972	2150 2185 2188 2219 2390 2393 2424 2427 2598 2629 2632 2663 2835 2838 2869 2872 3046 3077 3080 3111 3282 3285 3317 3320 3491 3522 3525 3556 3730 3733 3764 3767 3938 3969 3972 4004	2150 2185 2188 2219 2222 2390 2393 2424 2427 2458 2598 2629 2632 2663 2666 2835 2838 2869 2872 2903 3046 3077 3080 3111 3114 3282 3285 3317 3320 3351 3491 3522 3525 3556 3559 3730 3733 3764 3767 3798 3938 3969 3972 4004 4007	2150 2185 2188 2219 2222 2253 2390 2393 2424 2427 2458 2461 2598 2629 2632 2663 2666 2698 2835 2838 2869 2872 2903 2906 3046 3077 3080 3111 3114 3146 3282 3285 3317 3320 3351 3354 3491 3522 3525 3556 3559 3590 3730 3733 3764 3767 3798 3801 3938 3969 3972 4004 4007 4038	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	2150 2185 2188 2219 2222 2253 2256 2287 2390 2393 2424 2427 2458 2461 2492 2495 2598 2629 2632 2663 2666 2698 2701 2732 2835 2838 2869 2872 2903 2906 2937 2940 3046 3077 3080 3111 3114 3146 3149 3180 3282 3285 3317 3320 3351 3354 3385 3388 3491 3522 3525 3556 3559 3590 3593 3624 3730 3733 3764 3767 3798 3801 3833 3836 3938 3969 3972 4004 4007 4038 4041 4072	2150 2185 2188 2219 2222 2253 2256 2287 2290 2390 2393 2424 2427 2458 2461 2492 2495 2527 2598 2629 2632 2663 2666 2698 2701 2732 2735 2835 2838 2869 2872 2903 2906 2937 2940 2975 3046 3077 3080 3111 3114 3146 3149 3180 3183 3282 3285 3317 3320 3351 3354 3385 3388 3419 3491 3522 3525 3556 3559 3590 3593 3624 3627 3730 3733 3764 3767 3798 3801 3833 3836 3867 3938 3969 3972 4004 4007 4038 4041 4072 4075	2150 2185 2188 2219 2222 2253 2256 2287 2290 2321 2390 2393 2424 2427 2458 2461 2492 2495 2527 2530 2598 2629 2632 2663 2666 2698 2701 2732 2735 2766 2835 2838 2869 2872 2903 2906 2937 2940 2975 2978 3046 3077 3080 3111 3114 3146 3149 3180 3183 3214 3282 3285 3317 3320 3351 3354 3385 3388 3419 3422 3491 3522 3525 3556 3559 3590 3593 3624 3627 3662 3730 3733 3764 3767 3798 3801 3833 3836 3867 3870 3938 3969 3972 4004 4007 4038 4041 4072 4075 4106	2150 2185 2188 2219 2222 2253 2256 2287 2290 2321 2324 2390 2393 2424 2427 2458 2461 2492 2495 2527 2530 2561 2598 2629 2632 2663 2666 2698 2701 2732 2735 2766 2769 2835 2838 2869 2872 2903 2906 2937 2940 2975 2978 3009 3046 3077 3080 3111 3114 3146 3149 3180 3183 3214 3217 3282 3285 3317 3320 3351 3354 3385 3388 3419 3422 3453 3491 3522 3525 3556 3559 3590 3593 3624 3627 3662 3665 3730 3733 3764 3767 3798 3801 3833 3867 3870 3901 3938 3969 3972 4004 4007 4038 404	2150 2185 2188 2219 2222 2253 2256 2287 2290 2321 2324 2356 2390 2393 2424 2427 2458 2461 2492 2495 2527 2530 2561 2564 2598 2629 2632 2663 2666 2698 2701 2732 2735 2766 2769 2800 2835 2838 2869 2872 2903 2906 2937 2940 2975 2978 3009 3012 3046 3077 3080 3111 3114 3146 3149 3180 3183 3214 3217 3248 3282 3285 3317 3320 3351 3354 3385 3388 3419 3422 3453 3456 3491 3522 3525 3556 3559 3590 3593 3624 3627 3662 3665 3696 3730 3733 3764 3767 3798 3801 3833 3867 3870 3901 39

ASMA Ver. 0.7.0	zvector	- e7- 10- mul t	i pl yAdd									28 Jul	2025	12: 08:	16 Pa	ge 141
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERENCE	5										
					4386 441° 4622 4623 4830 486° 5070 5073 5278 530°	4656 4865 5104	4451 4659 4896 5107 5343	4454 4691 4899 5138 5346	4485 4694 4930 5141 5378	4488 4725 4933 5172 5381	4520 4728 4964 5175 5412	4523 4759 4967 5207 5415	4554 4762 4998 5210 5446	4557 4793 5001 5241 5449	4588 4796 5036 5244 5480	4591 4827 5039 5275 5483
/24	U	00000018	1	5912	5514 551 607 603 813 846 1051 1053 1258 129	5549 641 847 1085	5552 642 880 1086 1325	5583 675 881 1120 1326	5586 676 914 1121 1359	5617 709 915 1154 1360	5620 710 949 1155 1397	5651 743 950 1188 1398	5654 744 983 1189 1431	5685 778 984 1222 1432	5688 779 1017 1223 1465	812 1018 1257 1466
					1499 1500 1705 1739 1944 1949 2150 218 2392 2399	1533 1740 1978 2188 2426	1534 1773 1979 2221 2427	1568 1774 2012 2222 2460	1569 1807 2013 2255 2461	1602 1808 2047 2256 2494	1603 1841 2048 2289 2495	1636 1842 2081 2290 2529	1637 1875 2082 2323 2530	1670 1876 2115 2324 2563	1671 1910 2116 2358 2564	1704 1911 2149 2359 2597
					2598 263 2837 2833 3046 3079 3284 3283 3491 3524	3 2871 3 3080 3 3319 3 3525	2665 2872 3113 3320 3558	2666 2905 3114 3353 3559	2700 2906 3148 3354 3592	2701 2939 3149 3387 3593	2734 2940 3182 3388 3626	2735 2977 3183 3421 3627	2768 2978 3216 3422 3664	2769 3011 3217 3455 3665	2802 3012 3250 3456 3698	2803 3045 3251 3490 3699
					3732 3733 3938 397 4177 4173 4386 4419 4624 4623	3972 3 4211 4420 4658	3767 4006 4212 4453 4659	3800 4007 4245 4454 4693	3801 4040 4246 4487 4694	3835 4041 4279 4488 4727	3836 4074 4280 4522 4728	3869 4075 4313 4523 4761	3870 4108 4314 4556 4762	3903 4109 4351 4557 4795	3904 4142 4352 4590 4796	3937 4143 4385 4591 4829
V25	U	00000019	1	5913	4830 4864 5072 5073 5278 5313 5516 5517	5106 5312	4898 5107 5345 5552	4899 5140 5346 5585	4932 5141 5380 5586	4933 5174 5381 5619	4966 5175 5414 5620	4967 5209 5415 5653	5000 5210 5448 5654	5001 5243 5449 5687	5038 5244 5482 5688	5039 5277 5483
/26 /27 /28 /29 /2ADDR	U U U U A	0000001A 0000001B 0000001C 0000001D 00000010	1 1 1 1 4	5914 5915 5916 5917	602 630	670	704	738	773	807	841	875	909	944	978	1012
	.1	0000010	•	107	1046 1086 1494 1523 1939 1973 2387 242	1115 1563 2007 2455	1149 1597 2042 2489	1183 1631 2076 2524	1217 1665 2110 2558	1252 1699 2144 2592	1286 1734 2182 2626	1320 1768 2216 2660	1354 1802 2250 2695	1392 1836 2284 2729	1426 1870 2318 2763	1460 1905 2353 2797
					2832 2860 3279 3314 3727 376 4172 4200 4619 4653	3348 3795 4240 4688	2934 3382 3830 4274 4722	2972 3416 3864 4308 4756	3006 3450 3898 4346 4790	3040 3485 3932 4380 4824	3074 3519 3966 4414 4859	3108 3553 4001 4448 4893	3143 3587 4035 4482 4927	3177 3621 4069 4517 4961	3211 3659 4103 4551 4995	3245 3693 4137 4585 5033
V3 V30 V31	U U U	00000003 0000001E 0000001F	1 1 1	5891 5918 5919	5067 510 5511 5540		5169 5614	5204 5648	5238 5682	5272	5306	5340	5375	5409	5443	5477
V3ADDR	Å	00000014	4		604 633 1048 1083 1496 1530 1941 1973 2389 2423 2834 2863 3281 3310	2 1117 1565 2009 2457 2902	706 1151 1599 2044 2491 2936 3384	740 1185 1633 2078 2526 2974 3418	775 1219 1667 2112 2560 3008 3452	809 1254 1701 2146 2594 3042 3487	843 1288 1736 2184 2628 3076 3521	877 1322 1770 2218 2662 3110 3555	911 1356 1804 2252 2697 3145 3589	946 1394 1838 2286 2731 3179 3623	980 1428 1872 2320 2765 3213 3661	1014 1462 1907 2355 2799 3247 3695

ASMA Ver. 0.7.0	zvector	- e7- 10- mul t	i pl yAdd									28 Jul	2025	12: 08:	16 Pa	ge 142
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFEREN	CES										
					4174 4 4621 4 5069 5	763 379 208 424 655 469 103 513 548 558	2 4276 0 4724 7 5171	3866 4310 4758 5206 5650	3900 4348 4792 5240 5684	3934 4382 4826 5274	3968 4416 4861 5308	4003 4450 4895 5342	4037 4484 4929 5377	4071 4519 4963 5411	4105 4553 4997 5445	4139 4587 5035 5479
V4 V4ADDR	U A	00000004 00000018	1 4		606 1050 1 1498 1 1943 1 2391 2 2836 2	640 67 084 111 532 156 977 201 425 245 870 290	708 9 1153 7 1601 1 2046 9 2493 4 2938	742 1187 1635 2080 2528 2976	777 1221 1669 2114 2562 3010	811 1256 1703 2148 2596 3044	845 1290 1738 2186 2630 3078	879 1324 1772 2220 2664 3112	913 1358 1806 2254 2699 3147	948 1396 1840 2288 2733 3181	982 1430 1874 2322 2767 3215	1016 1464 1909 2357 2801 3249
V5	U	00000005	1	5893	3731 3 4176 4 4623 4 5071 5	318 335 765 379 210 424 657 469 105 513 550 558	9 3834 4 4278 2 4726 9 5173	3420 3868 4312 4760 5208 5652	3454 3902 4350 4794 5242 5686	3489 3936 4384 4828 5276	3523 3970 4418 4863 5310	3557 4005 4452 4897 5344	3591 4039 4486 4931 5379	3625 4073 4521 4965 5413	3663 4107 4555 4999 5447	3697 4141 4589 5037 5481
V6 V7 V8 V9	U U U U	0000006 0000007 0000008 0000009	1 1 1 1	5894 5895 5896 5897	105	100										
X0001 X0002 X1 X10	U U F F	000002A8 00000358 00001108 000017C8	1 1 4 4	197 230 601 908	218 587 894	198 231										
X100 X101 X102 X103 X104	F F F F	00005B48 00005C08 00005CC8 00005D88 00005E48	4 4 4 4 4	4000 4034 4068 4102 4136	3986 4020 4054 4088 4122											
X105 X106 X107 X108	F F F	00005F08 00005FC8 00006088 00006148	4 4 4	4205 4239 4273	4157 4191 4225 4259											
X109 X11 X110 X111 X112	F F F F	00006208 00001888 000062C8 00006388 00006448	4 4 4 4 4	4307 943 4345 4379 4413	4293 929 4331 4365 4399											
K113 K114 K115 K116	F F F F	00006508 000065C8 00006688 00006748	4 4 4 4	4447 4481 4516 4550	4433 4467 4502 4536											
K117 K118 K119 K12	F F F	00006808 000068C8 00006988 00001948	4 4 4 4	4584 4618 4652 977	4570 4604 4638 963											
K120 K121 K122 K123	F F F	00006A48 00006B08 00006BC8 00006C88	4 4 4 4	4687 4721 4755 4789	4673 4707 4741 4775											
K124 K125 K126	F F F	00006D48 00006E08 00006EC8	4 4 4	4823 4858 4892	4809 4844 4878											

ACRO	DEFN	REFEREN	ICES															
CHECK TABLE	77 541	184 5705	217															
R_D	492	584 1165 1750 2335 2916 3501	618 1199 1784 2369 2954 3535	652 1234 1818 2403 2988 3569	686 1268 1852 2437 3022 3603	720 1302 1887 2471 3056 3641	755 1336 1921 2506 3090 3675	789 1374 1955 2540 3125 3709	823 1408 1989 2574 3159 3743	857 1442 2024 2608 3193 3777	891 1476 2058 2642 3227 3812	926 1510 2092 2677 3261 3846	960 1545 2126 2711 3296 3880	994 1579 2164 2745 3330 3914	1028 1613 2198 2779 3364 3948	1062 1647 2232 2814 3398 3983	1097 1681 2266 2848 3432 4017	113 1710 2300 2882 3464
		4085 4670 5254	4119 4704 5288	4154 4738 5322	4188 4772 5357	4222 4806 5391	4256 4841 5425	4290 4875 5459	4328 4909 5493	4362 4943 5528	4396 4977 5562	4430 5015 5596	4464 5049 5630	4499 5083 5664	4533 5117	4567 5151	4601 5186	405 463 522

