
ASMA Ver.	0. 7. 0 zvector- e7-	11-logical		03 Apr 2025 15: 37: 06 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 ******************
				3 *
				4 * Zvector E7 instruction tests for VRR-c encoded: 5 *
				6 * E768 VN - Vector AND
				7 * E769 VNC - Vector AND with Complement 8 * E76A VO - Vector OR
				9 * E76B VNO - Vector NOR
				10 * E76C VNX - Vector Not Exclusive OR 11 * E76D VX - Vector Exclusive OR
				12 * E76E VNN - Vector NAND
				13 * E76F VOC - Vector OR with Complement
				14 * 15 * James Wekel March 2025
				16 *******************
				18 ********************
				19 * 20 * basic instruction tests
				21 *
				22 ***********************************
				24 * logical (and, and with complement, or, nor, not xor, xor, nand)
				25 * instructions. 26 *
				27 * Exceptions are not tested.
				28 *
				29 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch 30 * obvious coding errors. None of the tests are thorough. They are
				31 * NOT designed to test all aspects of any of the instructions.
				32 * 33 ********************************
				34 *
				35 * *Testcase zvector-e7-11-logical 36 * *
				37 * * Zvector E7 instruction tests for VRR-c encoded:
				38 * *
				39 * * E768 VN - Vector AND 40 * * E769 VNC - Vector AND with Complement
				41 * * E76A VO - Vector $0R$
				42 * * E76B VNO - Vector NOR 43 * * E76C VNX - Vector Not Exclusive OR
				44 * * E76D VX - Vector Exclusive OR
				45 * * E76E VNN - Vector NAND 46 * * E76F VOC - Vector OR with Complement
				47 * *
				48 * * #
				50 * * # Exceptions are NOT tested.
				51 * * #
				52 * * 53 * mainsize 2
				54 * numcpu 1
				55 * sysclear 56 * archlyl z/Arch



SMA Ver.	0. 7. 0 zvector- e7-	11-l ogi cal				03 Apr 2025 15: 37: 06 Page 3
LOC	OBJECT CODE	ADDR1	ADDR2	STM		
				68 *****	******	***************
				69 *		K Macro - Is a Facility Bit set?
				70 * 71 *	If th	e facility bit is NOT set, an message is issued and
				72 *	the t	est is skipped.
				73 * 74 *	Fchec	k uses RO, R1 and R2
				75 *	ЕСИЕС	K 134, 'vector-packed-decimal'
				76 * eg. 77 *****		***************
				78 79	MACRO ECHEC	K &BITNO, &NOTSETMSG
				80 .*	rente	&BITNO: facility bit number to check
				81 · * 82	L.C.I.A	&NOTSETMSG: 'facility name' &FBBYTE Facility bit in Byte
				83		&FBBIT Facility bit within Byte
				84 85	LCLA	&L(8)
				86 &L(1)		128, 64, 32, 16, 8, 4, 2, 1 bit positions within byte
				87 88 &FBBYT	E SETA	&BITNO/8
				89 &FBBIT	SETA	&L((&BITNO-(&FBBYTE*8))+1)
				90 · * 91	MNUIE	0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'
				92 93 *	В	X&SYSNDX Fcheck data area
				94 *		skip messgae
				95 SKT&SY 96	SNDX DC DC	C' Skipping tests: ' C&NOTSETMSG
				97	DC	C' (bit &BITNO) is not installed.'
				98 SKL&SY 99 *	SNDX EQU	*-SKT&SYSNDX facility bits
				100	DS NDV DC	FD gap
				101 FB&SYS 102	DS	4FD FD gap
				103 * 104 X&SYSN	I NY FOI I *	
				105	LÁ	RO, ((X&SYSNDX-FB&SYSNDX)/8)-1
				106 107	STFLE	FB&SYSNDX get facility bits
				108	XGR	RO, RO
				109 110	I C N	RO, FB&SYSNDX+&FBBYTE get fbit byte RO, =F' &FBBIT' is bit set?
				111	BNZ	XC&SYSNDX
				112 * 113 * faci	litv bit	not set, issue message and exit
				114 *	-	
				115 116	LA LA	RO, SKL&SYSNDX message length R1, SKT&SYSNDX message address
				117	BAL	R2, MSG
				118 119	В	E0J
				120 XC&SYS 121	SNDX EQU MEND	*
				161	IVELINIU	

ASMA Ver.	0. 7. 0 zvector- e7- 1	1-logi cal						03 Apr 2025 15: 37: 06 Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				124	*	Low co	ore PSWs	*************	
00000000		00000000 00000000	0000291F	126 127	ZVE7TST	START		Low core addressability	
		00000140	00000000	128 129	SVOLDPSW	EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW	
00000000 000001A0	00000001 80000000	00000000	000001A0	131 132		ORG DC DC	ZVE7TST+X' 1A0' X' 000000018000000	z/Architecure RESTART PSW	
000001A8	00000000 00000200			133		DC	AD(BEGIN)		
000001B0 000001D0 000001D8	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	135 136 137		ORG DC DC	ZVE7TST+X' 1D0' X' 000200018000000 AD(X' DEAD')	z/Archi tecure PROGRAM CHECK PSW 00'	
000001E0		000001E0	00000200	139		ORG	ZVE7TST+X' 200'	Start of actual test program	
				142	******** * Archi t * Regi st	ecture	The actual "ZVE" ************************************	**************************************	
				148 149 150 151 152	* R0 * R1-4 * R5 * R6-R7 * R8	(\ Te ' (\ Fi	work) irst base registe	ole - current test base	
				153 154 155	* R10 * R11	Th E7	econd base registe hird base register 7TEST call return	er r	
				156 157 158	* R13	(1	TTESTS register work) ubroutine call		
				159 160 161	* R15		econdary Subrouti	ne call or work	
00000200 00000200 00000200		00000200 00001200 00002200		163 164 165		USING USING USING	BEGIN, R8 BEGIN+4096, R9 BEGIN+8192, R10	FIRST Base Register SECOND Base Register THIRD Base Register	
00000200 00000202 00000204	0580 0680 0680			167 168 169		BALR BCTR BCTR	R8 , 0	Initalize FIRST base register Initalize FIRST base register Initalize FIRST base register	
00000206 0000020A	4190 8800 4190 9800		00000800 00000800	171 172 173		LA LA	R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register	

ASMA Ver.	0. 7. 0 zvector- e7- 1	1-logi cal					03 Apr 2025 15: 37: 06 Page	5
LOC	OBJECT CODE	ADDR1	ADDR2	STM			-	
		IDDIVI				D40 0040(D0)		
0000020E 00000212	41A0 9800 41A0 A800		00000800 00000800	174 175 176	LA LA	R10, 2048(, R9) R10, 2048(, R10)	Initalize THIRD base register Initalize THIRD base register	
00000216	B600 8324		00000524	177		RO, RO, CTLRO	Store CRO to enable AFP	
0000021A 0000021E	9604 8325 9602 8325		00000525 00000525	178 179	0I 0I	CTLR0+1, X' 04' CTLR0+1, X' 02'	Turn on AFP bit Turn on Vector bit	
00000212	B700 8324		00000523	180 181	LCTL		Reload updated CRO	
				182 ******	*****		***********	
				184 ******	rchi te *****	cture vector faci ********	lity installed (bit 129) ************************************	
				185 186	ECHEC	K 190 'z/Architec	ture vector facility'	
00000226	47F0 80A8		000002A8	187+	B	X0001	v	
				188+* 189+*			Fcheck data area skip messgae	
0000022A	40404040 E2928997			190+SKT0001	DC	C' Ski ppi ng t	ests: '	
0000023E	A961C199 838889A3			191+	DC	C' z/Archi tecture	vector facility'	
0000025C	404D8289 A340F1F2	000004E	0000001	192+ 193+SKL0001	DC EQU	C' (bit 129) is *-SKT0001	not installed.	
00000070	0000000 0000000			194+*	•	T'D	facility bits	
00000278 00000280	00000000 00000000 0000000 00000000			195+ 196+FB0001	DS DS	FD 4FD	gap	
000002A0	00000000 00000000			197+	DS	FD	gap	
		000002A8	00000001	198+* 199+X0001	EQU	*		
000002A8	4100 0004		0000004	200+	LÁ	RO, ((X0001-FB000		
000002AC 000002B0	B2B0 8080 B982 0000		00000280	201+ 202+	STFLE XGR	FB0001 RO, RO	get facility bits	
000002B4	4300 8090		00000290	203+	IC	RO, FB0001+16	get fbit byte	
000002B8 000002BC	5400 832C 4770 80D0		0000052C 000002D0	204+ 205+	N BNZ	RO, =F' 64' XC0001	is bit set?	
00000020	2.70 0020		0000000	206+*				
				207+* facili 208+*	ty bit	not set, issue m	essage and exit	
000002C0	4100 004E		0000004E	209+	LA	RO, SKL0001	message length	
000002C4 000002C8	4110 802A 4520 8240		0000022A 00000440	210+ 211+	LA BAL	R1, SKT0001 R2, MSG	message address	
000002CC			00000508	212+	В	EOJ		
		000002D0	0000001	213+XC0001 214	EQU	*		
				215 ******	*****		**********	
				217 * requir	ed by:		ncements facility 1 installed (bit 135)	
				219 * E76E	VNX VNN	Vector Not ExVector NAND	clusive OR	
				220 ****** 221	****	******	************	
00000000	47E0 04F0		00000050	222			tor enhance facility 1'	
UUUUUZDU	47F0 8158		00000358	223+ 224+*	В	X0002	Fcheck data area	
00000074	40404040 E000000			225+*	DC	CI CI-1	skip messgae	
000002D4 000002E8	40404040 E2928997 A961C199 838840A5			226+SKT0002 227+	DC DC	C' Skipping t C'z/Arch vector	ests: ' enhance facility 1'	
00000308	404D8289 A340F1F3	00000020	00000001	228+	DC	C' (bit 135) is		
		00000050	0000001	229+SKL0002	EQU	*- SKT0002		

ASMA Ver.	0. 7. 0 zvector-e7-	11-l ogi cal					03 Apr 2025 15: 37: 06 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				278 ******* 279 * result		s expected:	***********	
		00000000	0000001	280 * 281 * 282 *******	*****	and instruction	test number, instruction under test on m4 ************************************	
000003BA	45F0 81DC	000003BA	00000001 000003DC	283 FAILMSG 284	EQU BAL	R15, RPTERROR		
				287 * contin	ue aft	************** er a failed tes *******	**************************************	
000003BE	5800 8330	000003BE	00000001 00000530	289 FAILCONT 290	EQU L	* RO , = F ' 1'	set failed test indicator	
000003C2	5000 8E00		00001000	291 292	ST	RO, FAILED		
000003C6 000003CA	41C0 C004 47F0 8184		00000004 00000384	293 294	LA B	R12, 4(0, R12) NEXTE7	next test address	
oooooon	1,10 0101		0000001	201	D	NEXTE.		
						ng; set ending	**************************************	
000003CE 000003D2	5810 8E00 1211	000003CE	00000001 00001000	299 ENDTEST 300 301	EQU L LTR	* R1, FAILED R1, R1	did a test fail?	
000003D4 000003D8	4780 8308 47F0 8320		00000508 00000520	302 303	BZ B	EOJ FAILTEST	No, exit Yes, exit with BAD PSW	

ASMA Ver.	0. 7. 0 zvector-e7-1	1-logi cal					03 Apr 2025 15: 37: 06 Page 10
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				337 ******* 338 * 339 * 340 ******	Issue	HERCULES MESSAGE poin R2 = return address	**************************************
00000440 00000444	4900 8338 07D2		00000538	342 MSG 343	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
00000446	9002 827C		0000047C	345	STM	RO, R2, MSGSAVE	Save registers
0000044A 0000044E 00000452	4900 833A 47D0 8256 4100 005F		0000053A 00000456 0000005F	347 348 349	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
00000456 00000458 0000045A	1820 0620 4420 8288		00000488	351 MSGOK 352 353	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
0000045E 00000462	4120 200A 4110 828E		0000000A 0000048E	355 356	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
00000466 0000046A	83120008 4780 8276		00000476	358 359	DC BZ	X' 83' , X' 12' , X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
0000046E 00000470	1222 4780 8276		00000476	360 361 362	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
00000474	0000			363 364	DC	Н' О'	CRASH for debugging purposes
00000476 0000047A	9802 827C 07F2		0000047C	366 MSGRET 367	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
0000047C 00000488	00000000 00000000 D200 8297 1000	00000497	00000000	369 MSGSAVE 370 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
	D4E2C7D5 D6C8405C 40404040 40404040			372 MSGCMD 373 MSGMSG 374	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0.7.0 zvector-e7-1	1-logi cal						03 Apr 2025 1	5: 37: 06	Page	11
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							

000004F8	00020001 80000000			380	E0JPSW	DC	OD' O' , X' 0002000	0180000000', AD(0)			
00000508	B2B2 82F8		000004F8	382	EOJ	LPSWE	EOJPSW	Normal completion			
00000510	00020001 80000000			384	FAILPSW	DC	OD' O' , X' 000200	0180000000', AD(X'BAD')			
00000520	B2B2 8310		00000510	386	FAI LTEST	LPSWE	FAILPSW	Abnormal termination			
				389	*			************************			
00000524	00000000				**************************************		F	CRO	:*****	* * * *	
00000524				393	CILIO	DS	F	Cho			
00000530 00000534 00000538	00000040 00000001 00002870 0000 005F			395 396 397 398 399 400 401		LTORG	, =F' 64' =F' 1' =A(E7TESTS) =H' 0' =AL2(L' MSGMSG)	Literals pool			
		00000400	0000001	402 403 404		some o	constants	One KB			
		0000400 0001000 00010000 00100000	0000001 00000001 00000001	405 406 407	PAGE K64	EQU EQU EQU	(4*K) (64*K) (K*K)	Size of one page 64 KB 1 MB			
		AABBCCDD 000000DD	00000001 00000001		REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)			

ASMA Ver.	0. 7. 0 zvector- e7- 1	l 1- l ogi cal					03 Apr 2025 15: 37: 06 Page	14
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				451 *	E7TES	T DSECT	****************************	
00000000 00000004 00000006 00000007 000000010 00000014 0000001C 00000020 00000028 00000038	00000000 000 00 00 40404040 40404040 00000000			454 E7TEST 455 TSUB 456 TNUM 457 458 459 460 OPNAME 461 V2ADDR 462 V3ADDR 463 RELEN 464 READDR 465 466 V10UTPUT 467 468 469 * 470 *	DS	A(0) H' 00' X' 00' HL1' 00' CL8' ' A(0) A(0) A(0) A(0) FD XL16 FD	pointer to test Test Number m field - not used E7 name address of v2 source address of v3 source RESULT LENGTH result (expected) address gap V1 Output gap e here (from VRR-c macro)	
		00000000	0000291F	471 * 472 * 474 ZVE7TST	CSECT	wed by EXPECTED RESU	LT	
000010A8				478 * Ma	cros t	o help build t	**************************************	
				483 * 484 485	MACRO	erate individu &INST		
				486 . * 487 . * 488 489 490 &TNUM 491 492		&TNUM &TNUM+1 OFD	&INST - VRR-c instruction under test no m fields	
				492 493 494 495 T&TNUM 496 497 498	DC DC DC DC	*, R5 A(X&TNUM) H' &TNUM X' 00' HL1' 00'	base for test data and test routine address of test routine test number m field	
				498 499 500	DC DC DC	CL8' &I NST' A(RE&TNUM+16)	instruction name	

LOC	OBJECT CODE	ADDR1	ADDR2	STMF			
200	020201 0022	ADDIVI	.122112	501 502	DC DC	A(RE&TNUM+32) A(16)	address of v3 source result length
				503 REA&TNUI 504 505 V10&TNUI	M DC DS	A(RE&TNUM) FD XL16	result address gap V1 output
				506 507 .* 508 *	DS	FD	gap
				509 X&TNUM 510 511	DS LGF VL	OF R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
				512 513 514	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder
				515 516 517	&I NST VST	V22, V22, V23 V22, V10&TNUM	test instruction (dest is a source) save v1 output
				518 519 520	BR	R11	return
				521 RE&TNUM 522 523		OF R5	xl16 expected result
				524	MEND		
				526 * 527 * macro 528 *	to gen	erate table of po	ointers to individual tests
				529 530	MACRO PTTAB	LE	
				531 532 533 &CUR	GBLA LCLA SETA	&TNUM &CUR 1	
				534 . * 535 TTABLE 536 . LOOP	DS ANOP	OF	
				537 . * 538 539 . *	DC	A(T&CUR)	
				540 &CUR 541 542 *	SETA AI F	&CUR+1 (&CUR LE &TNUM).	
				543 544 545 .*	DC DC	A(0) A(0)	END OF TABLE
				546 547	MEND		

SMA Ver.	0. 7. 0 zvector-e7-1	l 1- l ogi cal					03 Apr 2025	5 15: 37: 06	Page	16
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
				549 *****	*****	******	*********	******	****	
				550 * 551 *****	E7 VR	R-c tests	*********	*****	****	
				552	PRINT					
				553	CO VIN	Vastan AND				
					68 VN 69 VNC	Vector ANDVector AND with	ith Complement			
				556 * E70	6A VO	- Vector OR	r			
					6B VNO 6C VNX	Vector NORVector Not Ex	xclusive OR			
				559 * E70	6D VX	- Vector Exclus				
					6E VNN 6F VOC	Vector NANDVector OR with	th Complement			
				562			ch comprehence			
				563 * 564 *	VRR- c	instruction followed by				
				565 *			cted result (V1)			
				566 * 567 *		16 byte V2 so	ource			
				568 *		16 byte V3 so	ource 			
				569 * VN	- V	ector AND				
				570 * 571						
				572	VRR_C					
00010A8 00010A8		000010A8		573+ 574+	DS USI NG	0FD * R5	base for test data and	test routi	ne	
00010A8	000010E8	000010110		575+T1	DC	A(X1)	address of test routing		ne -	
00010AC 00010AE	0001 00			576+ 577+	DC DC	H' 1' X' 00'	test number			
00010AF	00			578 +	DC	HL1' 00'	m field			
00010B0 00010B8	E5D54040 40404040 00001120			579+ 580+	DC DC	CL8' VN' A(RE1+16)	instruction name address of v2 source			
00010BC	00001120			581+	DC	A(RE1+10) A(RE1+32)	address of v3 source			
00010C0	0000011			582+	DC DC	A(16)	result length			
00010C4 00010C8	00001110 0000000 00000000			583+REA1 584+	DC DS	A(RE1) FD	result address gap			
00010D0	0000000 00000000			585+V101	DS	XL16	V1 output			
00010D8 00010E0	00000000 00000000 0000000 00000000			586 +	DS	FD	gap			
				587 +*			OI			
00010E8 00010E8	E310 5010 0014		00000010	588+X1 589+	DS LGF	OF R1, V2ADDR	load v2 source			
00010EE	E761 0000 0806		0000000	590 +	VL	v22, 0(R1)	use v22 to test decoder	•		
00010F4 00010FA	E310 5014 0014 E771 0000 0806		00000014 00000000	591+ 592+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder	•		
0001100	E766 7000 0E68			593 +	VN	V22, V22, V23	test instruction (dest		e)	
0001106 000110C	E760 5028 080E 07FB		000010D0	594+ 595+	VST BR	V22, V101 R11	save v1 output return			
0001110	VIID			596+RE1	DC	0F	xl16 expected result			
0001110	0000000 0000000			597+	DROP	R5	-	nocul +		
0001110 0001118	0000000 0000000 0000000 0000000			598	DC	VIIO AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	000000 00000000000000000000000000000000	resul t		
0001120	0000000 00000000			599	DC	XL16' 00000000000	000000 00000000000000000000000000000000	v2		
0001128 0001130 0001138	00000000 00000000 00000000 00000000 000000			600	DC	XL16' 00000000000	000000 0000000000000000000000	v 3		

ASMA Ver.	0. 7. 0 zvector- e7- 1	1-logi cal					03 Apr 2025	15: 37: 06	Page	17
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
	020201 0022									
				601 602	VRR_C	VN				
00001140				603+	DS	OFD				
00001140		00001140		604 +	USING	*, R5	base for test data and t	est routir	ne .	
00001140	00001180			605+T2	DC	A(X2)	address of test routine			
00001144 00001146	0002 00			606+ 607+	DC DC	H' 2' X' 00'	test number			
00001140	00			608+	DC DC		m field			
00001118	E5D54040 40404040			609+	DC		instruction name			
00001150	000011B8			610+	DC	A(RE2+16)	address of v2 source			
00001154	00001108			611+	DC	A(RE2+32)	address of v3 source			
00001158 0000115C	00000010 000011A8			612+ 613+REA2	DC DC	A(16) A(RE2)	result length result address			
00001160	0000000 00000000			614+	DS					
00001168	00000000 00000000			615+V102	DS	XL16	gap V1 output			
00001170	00000000 00000000			010	DC	T'D.				
00001178	0000000 00000000			616+ 617+*	DS	FD	gap			
00001180				618+X2	DS	OF				
00001180	E310 5010 0014		0000010	619+	LGF	R1, V2ADDR	load v2 source			
00001186	E761 0000 0806		00000000	620+	VL		use v22 to test decoder			
0000118C 00001192	E310 5014 0014 E771 0000 0806		00000014 00000000	621+ 622+	LGF VL		load v3 source use v23 to test decoder			
00001192	E771 0000 0800 E766 7000 0E68		0000000	623+	VL		test instruction (dest i	s a source	e)	
0000119E	E760 5028 080E		00001168	624+	VST	V22, V102	save v1 output	S a Source	.,	
000011A4	07FB			625+	BR		return			
000011A8 000011A8				626+RE2 627+	DC DROP	OF R5	xl16 expected result			
000011A8	FFFFFFFF FFFFFFFF			628	DKOP DC		FFF FFFFFFFFFFFF	resul t		
000011B0	FFFFFFF FFFFFFF							- 0.0 G - 0		
000011B8	FFFFFFF FFFFFFF			629	DC	XL16' FFFFFFFFFFF	FFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	v2		
000011C0 000011C8	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			630	DC	VI 16' EFFFFFFFFFFF	FFF FFFFFFFFFFFF	v3		
	FFFFFFFF FFFFFFF			030	DC	ALIO FFFFFFFFFF	TEE FEFFEFFFFFFF	VJ		
00001120				631						
00001170				632	VRR_C					
000011D8 000011D8		000011D8		633+ 634+	DS USING	0FD * D5	base for test data and t	ost routiv	20	
000011D8	00001218	00001108		635+T3	DC	A(X3)	address of test routine	est Toutin	ie	
000011DC	0003			636+	DC	H'3'	test number			
000011DE	00			637+	DC	X' 00'	C' -1.1			
000011DF 000011E0	00 E5D54040 40404040			638+ 639+	DC DC		m field instruction name			
000011E0 000011E8	00001250			640+	DC DC	A(RE3+16)	address of v2 source			
000011EC	00001260			641+	DC	A(RE3+32)	address of v3 source			
000011F0	00000010			642+	DC	A(16)	result length			
000011F4 000011F8	00001240 00000000 00000000			643+REA3 644+	DC DS	A(RE3) FD	result address			
00001113	0000000 0000000			645+V103	DS DS	XL16	gap V1 output			
00001208	00000000 00000000									
00001210	00000000 00000000			646+	DS	FD	gap			
00001218				647+* 648+X3	DS	0F				
00001218	E310 5010 0014		00000010	649+	LGF	R1, V2ADDR	load v2 source			
0000121E	E761 0000 0806		0000000	650 +	VL	v22, 0(R1)	use v22 to test decoder			
00001224	E310 5014 0014		0000014	651+	LGF	R1, V3ADDR	load v3 source			

ASMA Ver.	0. 7. 0 zvector- e	e7-11-logical					03 Apr 2025	15: 37: 06	Page 1	18
IOC	OD IECT CODE	ADDD1	ADDDO	CTMT			-		Ü	
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
0000122A	E771 0000 0806		00000000	652+	VL	v23, 0(R1)	use v23 to test decoder			
00001230	E766 7000 0E68		00004000	653+	VN	V22, V22, V23	test instruction (dest	is a source)	
00001236 0000123C	E760 9000 080E 07FB		00001200	654+ 655+	VST BR	V22, V103 R11	save v1 output return			
00001230	U/FD			656+RE3	DC DC	OF	xl 16 expected result			
00001240				657+	DROP	R5	Al 10 expected legal t			
00001240	00010203 0405060			658	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	resul t		
00001248	08090A0B 0C0D0E0			050	D.C.	WI 401 0004 0000 405	0007 0000010000000000000000000000000000			
$00001250 \\ 00001258$	00010203 0405060 08090A0B 0C0D0E0			659	DC	XL16 000102030405	0607 08090A0B0C0D0E0F'	$\mathbf{v2}$		
00001238	FFFFFFF FFFFFF			660	DC	XL16' FFFFFFFFFFF	FFFF FFFFFFFFFFFFF	v3		
00001268	FFFFFFF FFFFFF							, ,		
				661						
00001070				662 663+	VRR_C	VN				
$00001270 \\ 00001270$		00001270		664+	DS USING	OFD * R5	base for test data and	test routin	ie.	
00001270	000012B0	00001270		665+T4	DC	A(X4)	address of test routine			
00001274	0004			666+	DC	H' 4'	test number			
00001276	00			667+	DC	X' 00'	0. 11			
00001277	00 E5D54040 4040404	10		668+ 669+	DC	HL1' 00'	m field			
$00001278 \\ 00001280$	E5D54040 4040404 000012E8	ŧU		670+	DC DC	CL8' VN' A(RE4+16)	instruction name address of v2 source			
00001284	000012E8			671+	DC	A(RE4+32)	address of v3 source			
00001288	00000010			672+	DC	A(16)	result length			
0000128C	000012D8			673+REA4	DC	A(RE4)	result address			
00001290 00001298	00000000 0000000 0000000 0000000			674+ 675+V104	DS DS	FD XL16	gap V1 output			
00001298 000012A0	0000000 0000000			073+1104	טע	ALIO	vi oucput			
000012A8	0000000 0000000			676+	DS	FD	gap			
				677+*	20					
000012B0	E210 5010 0014		00000010	678+X4	DS LGF	OF	load v2 source			
000012B0 000012B6	E310 5010 0014 E761 0000 0806		00000010 00000000	679+ 680+	VL	R1, V2ADDR v22, O(R1)	use v22 to test decoder			
000012BC	E310 5014 0014		00000014	681+	LGF	R1, V3ADDR	load v3 source			
000012C2	E771 0000 0806		0000000	682+	VL	v23, 0(R1)	use v23 to test decoder			
000012C8	E766 7000 0E68		00001000	683+	VN	V22, V22, V23	test instruction (dest	is a source)	
000012CE 000012D4	E760 5028 080E 07FB		00001298	684+ 685+	VST BR	V22, V104 R11	save v1 output return			
000012D4 000012D8	UITU			686+RE4	DC	OF	xl 16 expected result			
000012D8				687 +	DROP	R5	-			
000012D8	F0E0D0C0 B0A0908			688	DC	XL16' F0E0D0C0B0A0	9080 7060504030201000'	resul t		
000012E0	70605040 3020100			680	DC .	VI 16' EEEEEEEEEEE	FFFF FFFFFFFFFFFF	9		
000012E8 000012F0	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			689	DC	ALIU FFFFFFFF	PERF PERFERENCE PERF	v2		
000012F8	FOEODOCO BOA0908			690	DC	XL16' F0E0D0C0B0A0	9080 7060504030201000'	v 3		
00001300	70605040 3020100									
				691	VDD C	₹/NT				
00001308				692 693+	VRR_C DS	VN OFD				
00001308		00001308		694+	USING		base for test data and	test routin	e	
00001308	00001348			695+T5	DC	A(X5)	address of test routine			
0000130C	0005			696+	DC	H' 5'	test number			
0000130E 0000130F	00			697+ 698+	DC DC	X' 00' HL1' 00'	m field			
0000130F	E5D54040 4040404	10		699+	DC DC	CL8' VN'	instruction name			
00001318	00001380	-		700 +	DC	A(RE5+16)	address of v2 source			

ASMA Ver.	0. 7. 0 zvector- e7- 1	1-logical					03 Apr 2025	15: 37: 06	Page	19
LOC	OBJECT CODE	ADDR1	ADDR2	STMF			-			
Loc	OBJECT CODE	ADDKI	ADDIC	SIMI						
0000131C	00001390			701+	DC	A(RE5+32)	address of v3 source			
00001320	0000010			702+	DC	A(16)	result length			
$00001324 \\ 00001328$	00001370 00000000 00000000			703+REA5 704+	DC DS	A(RE5) FD	result address			
00001328	00000000 00000000			704+ 705+V105	DS DS	XL16	gap V1 output			
00001338	0000000 00000000			70511105	DO	ALIO	VI oucput			
00001340	00000000 00000000			706+ 707+*	DS	FD	gap			
00001348				708+X5	DS	OF				
00001348	E310 5010 0014		00000010	709+	LGF	R1, V2ADDR	load v2 source			
0000134E 00001354	E761 0000 0806 E310 5014 0014		0000000 0000014	710+ 711+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
0000135A	E771 0000 0806		00000014	711+ 712+	VL	v23, 0(R1)	use v23 to test decoder			
00001360	E766 7000 0E68		0000000	713+	VN	V22, V22, V23	test instruction (dest is	s a sourc	e)	
00001366	E760 5028 080E		00001330	714+	VST	V22, V105	save v1 output		-,	
0000136C	07FB			715+	BR	R11	return			
00001370				716+RE5	DC	0F	xl16 expected result			
00001370	EGEORGO BOLOGOO			717+	DROP	R5	0000 7000 00000000000000000000000000000	14		
00001370 00001378	F0E0D000 B0A09000 70605000 30201000			718	DC	XL16 FUEUDUUUBUAU	9000 7060500030201000'	resul t		
00001378	FFFFFF00 FFFFFF00			719	DC	XL16' FFFFFF00FFFF	FFOO FFFFFFOOFFFFFFFF	$\mathbf{v2}$		
00001388	FFFFFF00 FFFFFFF			710	ЪС	ALIO IIIIIIOOIIII		∀ ≈		
00001390	FOEODOCO BOA09080			720	DC	XL16' FOEODOCOBOAO	9080 7060504030201000'	v3		
00001398	70605040 30201000									
				721						
				722 *		actor AND with Com				
				722 * 723 * VNC	- V	ector AND with Con				
				722 * 723 * VNC 724 *	- V	ector AND with Com				
				722 * 723 * VNC						
000013A0				722 * 723 * VNC 724 * 725 726 727+	VRR_C DS	VNC OFD	plement			
000013A0		000013A0		722 * 723 * VNC 724 * 725 726 727+ 728+	VRR_C DS USING	VNC OFD *, R5	plement base for test data and to			
000013A0 000013A0	000013E0	000013A0		722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6	VRR_C DS USING DC	VNC OFD *, R5 A(X6)	base for test data and to			
000013A0 000013A0 000013A4	0006	000013A0		722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+	VRR_C DS USING DC DC	VNC OFD *, R5 A(X6) H' 6'	plement base for test data and to			
000013A0 000013A0 000013A4 000013A6	0006 00	000013A0		722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+	VRR_C DS USING DC DC DC	VNC OFD *, R5 A(X6) H' 6' X' 00'	base for test data and to address of test routine test number			
000013A0 000013A0 000013A4 000013A6 000013A7	0006 00 00	000013A0		722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+	VRR_C DS USING DC DC DC DC	VNC OFD *, R5 A(X6) H' 6' X' 00' HL1' 00'	base for test data and to address of test routine test number m field			
000013A0 000013A0 000013A4 000013A6 000013A7 000013A8 000013B0	0006 00 00 E5D5C340 40404040 00001418	000013A0		722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 733+ 734+	VRR_C DS USING DC DC DC DC DC DC DC	VNC OFD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16)	base for test data and to address of test routine test number m field instruction name address of v2 source			
000013A0 000013A4 000013A6 000013A7 000013A8 000013B0 000013B4	0006 00 00 E5D5C340 40404040 00001418 00001428	000013A0		722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 733+ 734+ 735+	VRR_C DS USING DC DC DC DC DC DC DC	VNC OFD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16) A(RE6+32)	base for test data and to address of test routine test number m field instruction name address of v2 source address of v3 source			
000013A0 000013A4 000013A6 000013A7 000013A8 000013B0 000013B4 000013B8	0006 00 00 E5D5C340 40404040 00001418 00001428 00000010	000013A0		722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 733+ 734+ 735+ 736+	VRR_C DS USING DC DC DC DC DC DC DC DC DC	VNC OFD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16) A(RE6+32) A(16)	base for test data and to address of test routine test number m field instruction name address of v2 source address of v3 source result length			
000013A0 000013A4 000013A6 000013A7 000013A8 000013B0 000013B4 000013B8	0006 00 00 E5D5C340 40404040 00001418 000001428 00000010 00001408	000013A0		722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 733+ 734+ 735+ 736+ 737+REA6	VRR_C DS USING DC DC DC DC DC DC DC DC DC	VNC OFD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16) A(RE6+32) A(16) A(RE6)	base for test data and to address of test routine test number m field instruction name address of v2 source address of v3 source result length result address			
000013A0 000013A4 000013A6 000013A7 000013A8 000013B0 000013B4 000013B8 000013BC	0006 00 00 E5D5C340 40404040 00001418 00001428 00000010 00001408 00000000 00000000	000013A0		722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 733+ 734+ 735+ 736+ 737+REA6 738+	VRR_C DS USI NG DC	VNC OFD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16) A(RE6+32) A(16) A(RE6) FD	base for test data and to address of test routine test number m field instruction name address of v2 source address of v3 source result length result address			
000013A0 000013A4 000013A6 000013A7 000013A8 000013B0 000013B4 000013BC 000013C0 000013C8	0006 00 00 E5D5C340 40404040 00001418 00001428 00000010 00001408 00000000 00000000 00000000 00000000	000013A0		722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 733+ 734+ 735+ 736+ 737+REA6	VRR_C DS USING DC DC DC DC DC DC DC DC DC	VNC OFD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16) A(RE6+32) A(16) A(RE6)	base for test data and to address of test routine test number m field instruction name address of v2 source address of v3 source result length			
000013A0 000013A4 000013A6 000013A7 000013A8 000013B0 000013B4 000013B8 000013BC	0006 00 00 E5D5C340 40404040 00001418 00001428 00000010 00001408 00000000 00000000	000013A0		722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 733+ 734+ 735+ 736+ 737+REA6 738+	VRR_C DS USI NG DC	VNC OFD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16) A(RE6+32) A(16) A(RE6) FD	base for test data and to address of test routine test number m field instruction name address of v2 source address of v3 source result length result address gap V1 output			
000013A0 000013A0 000013A4 000013A6 000013A7 000013B0 000013B4 000013B8 000013BC 000013C0 000013C8 000013D0 000013D8	0006 00 00 E5D5C340 40404040 00001418 00001428 00000010 00001408 00000000 00000000 00000000 00000000 00000000	000013A0		722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 733+ 734+ 735+ 736+ 737+REA6 738+ 739+V106	VRR_C DS USING DC	VNC OFD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16) A(RE6+32) A(16) A(RE6) FD XL16 FD	base for test data and to address of test routine test number m field instruction name address of v2 source address of v3 source result length result address			
000013A0 000013A4 000013A6 000013A7 000013A8 000013B0 000013B4 000013BC 000013C0 000013C0 000013C0 000013D0 000013D0	0006 00 E5D5C340 40404040 00001418 00001428 00000010 00001408 00000000 00000000 00000000 00000000 00000000	000013A0		722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 734+ 735+ 736+ 737+REA6 738+ 739+V106 740+ 741+* 742+X6	VRR_C DS USING DC	VNC OFD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16) A(RE6+32) A(16) A(RE6) FD XL16 FD OF	base for test data and to address of test routine test number m field instruction name address of v2 source address of v3 source result length result address gap V1 output			
000013A0 000013A0 000013A4 000013A7 000013A8 000013B0 000013B4 000013B6 000013C0 000013C0 000013C8 000013D0 000013D0	0006 00 E5D5C340 40404040 00001418 00001428 00000010 00001408 00000000 00000000 00000000 00000000 00000000	000013A0	00000010	722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 733+ 734+ 735+ 736+ 737+REA6 738+ 739+V106 740+ 741+* 742+X6 743+	VRR_C DS USI NG DC	VNC OFD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16) A(RE6+32) A(16) A(RE6) FD XL16 FD OF R1, V2ADDR	base for test data and to address of test routine test number m field instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source			
000013A0 000013A0 000013A4 000013A7 000013A8 000013B0 000013B4 000013BC 000013C0 000013C0 000013C8 000013D0 000013D0 000013E0 000013E0 000013E0	0006 00 00 E5D5C340 40404040 00001418 00001428 00000010 00001408 00000000 00000000 00000000 00000000 00000000	000013A0	0000000	722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 733+ 734+ 735+ 736+ 737+REA6 738+ 739+V106 740+ 741+* 742+X6 743+ 744+	VRR_C DS USI NG DC	VNC 0FD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16) A(RE6+32) A(16) A(RE6) FD XL16 FD OF R1, V2ADDR v22, 0(R1)	base for test data and to address of test routine test number m field instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder			
000013A0 000013A4 000013A4 000013A7 000013A8 000013B0 000013B4 000013BC 000013C0 000013C0 000013C0 000013D0 000013D0 000013E0 000013E0 000013E0	0006 00 E5D5C340 40404040 00001418 00001428 00000010 00001408 00000000 00000000 00000000 00000000 00000000	000013A0	$00000000 \\ 00000014$	722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 733+ 734+ 735+ 736+ 737+REA6 738+ 739+V106 740+ 741+* 742+X6 743+ 744+ 745+	VRR_C DS USING DC	VNC 0FD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16) A(RE6+32) A(16) A(RE6) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR	base for test data and to address of test routine test number m field instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source			
000013A0 000013A0 000013A4 000013A6 000013A7 000013B0 000013B0 000013BC 000013C0 000013C0 000013C0 000013D0 000013D0 000013E0 000013E0 000013E0 000013EC 000013EC	0006 00 00 E5D5C340 40404040 00001418 00001428 00000010 00001408 00000000 00000000 00000000 00000000 00000000	000013A0	0000000	722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 733+ 734+ 735+ 736+ 737+REA6 738+ 739+V106 740+ 741+* 742+X6 743+ 744+ 745+ 746+	VRR_C DS USI NG DC LGF VL LGF	VNC OFD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16) A(RE6+32) A(16) A(RE6) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	base for test data and to address of test routine test number m field instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder	est routi	ne	
000013A0 000013A4 000013A6 000013A7 000013A8 000013B0 000013B4 000013BC 000013C0 000013C0 000013C0 000013D0 000013D0 000013E0 000013E0 000013E0 000013E0 000013E0 000013E0	0006 00 00 E5D5C340 40404040 00001418 00001428 00000010 00001408 00000000 00000000 00000000 00000000 000000	000013A0	$00000000 \\ 00000014$	722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 734+ 735+ 736+ 737+REA6 738+ 739+V106 740+ 741+* 742+X6 743+ 744+ 745+ 746+ 747+ 748+	VRR_C DS USI NG DC LGF VL LGF VL VNC VST	VNC 0FD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16) A(RE6+32) A(16) A(RE6) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23 V22, V106	base for test data and to address of test routine test number m field instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source	est routi	ne	
000013A0 000013A4 000013A4 000013A7 000013A8 000013B0 000013B4 000013BC 000013C0 000013C0 000013C0 000013D0 000013D0 000013E0 000013E0 000013E0 000013E0 000013F2 000013F2 000013F2 000013FE 00001404	0006 00 00 E5D5C340 40404040 00001418 00001428 00000010 00001408 00000000 00000000 00000000 00000000 00000000	000013A0	0000000 0000014 0000000	722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 733+ 734+ 735+ 736+ 737+REA6 738+ 739+V106 740+ 741+* 742+X6 743+ 744+ 745+ 746+ 747+ 748+ 749+	VRR_C DS USING DC LC DC DC LC DC DC LC DC	VNC OFD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16) A(RE6+32) A(16) A(RE6) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23 V22, V106 R11	base for test data and to address of test routine test number m field instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest is save v1 output return	est routi	ne	
000013A0 000013A4 000013A6 000013A7 000013A8 000013B0 000013B4 000013BC 000013C0 000013C0 000013C0 000013D0 000013D0 000013E0 000013E0 000013E0 000013E0 000013E0 000013E0	0006 00 00 E5D5C340 40404040 00001418 00001428 00000010 00001408 00000000 00000000 00000000 00000000 000000	000013A0	0000000 0000014 0000000	722 * 723 * VNC 724 * 725 726 727+ 728+ 729+T6 730+ 731+ 732+ 734+ 735+ 736+ 737+REA6 738+ 739+V106 740+ 741+* 742+X6 743+ 744+ 745+ 746+ 747+ 748+	VRR_C DS USI NG DC LGF VL LGF VL VNC VST	VNC 0FD *, R5 A(X6) H' 6' X' 00' HL1' 00' CL8' VNC' A(RE6+16) A(RE6+32) A(16) A(RE6) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23 V22, V106	base for test data and to address of test routine test number m field instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest is save v1 output	est routi	ne	

ASMA Ver.	0.7.0 zvector-e7-1	1-logi cal					03 Apr 2025	15: 37: 06	Page	20
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00001408 00001410	00000000 00000000 00000000 00000000			752	DC	XL16' 0000000000000	000 000000000000000000	resul t		
$00001418 \\ 00001420$	00000000 00000000 00000000 00000000			753	DC	XL16' 00000000000000	0000 0000000000000000000000000000000000	v2		
00001428	0000000 00000000			754	DC	XL16' 0000000000000	000 000000000000000000000	v3		
00001430	0000000 00000000			755						
00001429				756	VRR_C DS					
$00001438 \\ 00001438$		00001438		757+ 758+	USI NG	0FD * R5	base for test data and	test routin	P	
00001138	00001478	00001100		759+T7	DC	A(X7)	address of test routine	cese rouern		
0000143C	0007			760+	DC	H' 7'	test number			
0000143E 0000143F	00 00			761+ 762+	DC DC	X' 00' HL1' 00'	m field			
0000143F	E5D5C340 40404040			762+ 763+	DC DC		instruction name			
00001110	000014B0			764 +	DC	A(RE7+16)	address of v2 source			
0000144C	000014C0			765+	DC	A(RE7+32)	address of v3 source			
00001450 00001454	0000010 000014A0			766+ 767+REA7	DC DC	A(16) A(RE7)	result length result address			
00001454	000014A0 00000000 00000000			767+KEA7 768+	DS DS					
00001460	0000000 00000000			769+V107	DS	XL16	gap V1 output			
00001468	00000000 00000000			~~0	D .C		_			
00001470	0000000 00000000			770+ 771+*	DS	FD	gap			
00001478				771+* 772+X7	DS	0F				
00001478	E310 5010 0014		0000010	773+		R1, V2ADDR	load v2 source			
0000147E	E761 0000 0806		00000000	774+	VL		use v22 to test decoder			
00001484 0000148A	E310 5014 0014 E771 0000 0806		00000014 00000000	775+ 776+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
0000148A	E766 7000 0E69		0000000	777+	VL	V23, U(R1) V22, V22, V23	test instruction (dest	is a source)	
00001496	E760 5028 080E		00001460	778+	VST	V22, V107	save v1 output		,	
0000149C	07FB			779+	BR		return			
000014A0 000014A0				780+RE7 781+	DC DROP	OF R5	xl16 expected result			
000014A0 000014A0	0000000 00000000			781 ⁺ 782	DC		000 0000000000000000	resul t		
000014A8	0000000 00000000									
000014B0	FFFFFFF FFFFFFF			783	DC	XL16' FFFFFFFFFFF	'FFF FFFFFFFFFFFFF	v2		
	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			784	DC	XI 16' FFFFFFFFFFFF	FFF FFFFFFFFFFFFF	v3		
	FFFFFFF FFFFFFF				20			•		
				785	UDD C	TIMO				
000014D0				786 787+	VRR_C DS	VNC OFD				
000014D0 000014D0		000014D0		787+ 788+	USI NG		base for test data and	test routin	e	
000014D0	00001510	,		789+T8	DC	A(X8)	address of test routine			
000014D4	0008			790+	DC	H' 8'	test number			
000014D6 000014D7	00			791+ 792+	DC DC	X' 00' HL1' 00'	m field			
000014D7 000014D8	E5D5C340 40404040			792+ 793+	DC DC		instruction name			
000014E0	00001548			794+	DC	A(RE8+16)	address of v2 source			
000014E4	00001558			795+	DC	A(RE8+32)	address of v3 source			
000014E8 000014EC	00000010 00001538			796+ 797+REA8	DC DC	A(16) A(RE8)	result length result address			
000014EC	0000000 00000000			798+	DS					
000014F8 00001500	00000000 00000000 0000000 00000000			799+V108	DS	XL16	gap V1 output			

ASMA Ver.	0. 7. 0 zvector-e7-1	1-logi cal					03 Apr 2025	15: 37: 06	Page	21
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
	00000000 00000000			800+ 801+*	DS	FD	gap			
00001510 00001510 00001516	E310 5010 0014 E761 0000 0806		00000010 00000000	802+X8 803+ 804+	DS LGF VL	OF R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
0000151C 00001522	E310 5014 0014 E771 0000 0806		00000014 00000000	805+ 806+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder		.	
00001528 0000152E 00001534	E766 7000 0E69 E760 5028 080E 07FB		000014F8	807+ 808+ 809+	VNC VST BR	V22, V22, V23 V22, V108 R11	test instruction (dest i save v1 output return	s a source	?)	
00001538 00001538 00001538	0000000 00000000			810+RE8 811+ 812	DC DROP DC	OF R5 XL16' 00000000000000	xl16 expected result	resul t		
00001540 00001548 00001550	00000000 00000000 00010203 04050607 08090A0B 0C0D0E0F			813	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
00001558	FFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			814 815	DC	XL16' FFFFFFFFFFF	FFFF FFFFFFFFFFFFFFF	v 3		
00001568				816 817+	VRR_C DS	OFD				
00001568 00001568 0000156C	000015A8 0009	00001568		818+ 819+T9 820+	USING DC DC	*, R5 A(X9) H' 9'	base for test data and t address of test routine test number	test routii	ie	
0000156E 0000156F	00 00			821+ 822+	DC DC	X' 00' HL1' 00'	m field			
00001570 00001578 0000157C	E5D5C340 40404040 000015E0 000015F0			823+ 824+ 825+	DC DC DC	CL8' VNC' A(RE9+16) A(RE9+32)	instruction name address of v2 source address of v3 source			
00001580 00001584 00001588	00000010 000015D0 00000000 00000000			826+ 827+REA9 828+	DC DC DS	A(16) A(RE9) FD	result length result address gap			
00001590 00001598 000015A0	00000000 00000000 00000000 00000000 000000			829+V109 830+	DS DS	XL16 FD	V1 output			
000015A8				831+* 832+X9	DS	OF	gap			
000015A8 000015AE 000015B4	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	833+ 834+ 835+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source			
000015C0 000015C6	E771 0000 0806 E766 7000 0E69 E760 5028 080E		00000000	836+ 837+ 838+	VL VNC VST	v23, 0(R1) V22, V22, V23 V22, V109	use v23 to test decoder test instruction (dest i save v1 output	s a source	e)	
000015CC 000015D0 000015D0	07FB			839+ 840+RE9 841+	BR DC DROP	R11 OF R5	return xl16 expected result			
000015D0 000015D8	OF1F2F3F 4F5F6F7F 8F9FAFBF CFDFEFFF FFFFFFFF FFFFFFF			842	DC DC	XL16' 0F1F2F3F4F5F	6F7F 8F9FAFBFCFDFEFFF' FFFF FFFFFFFFFFFFF	result v2		
000015E8 000015F0	FFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			844	DC			v3		
000015F8	70605040 30201000			845 846	VRR_C					
00001600 00001600		00001600		847+ 848+	DS USING	OFD	base for test data and t	test routi	ıe	

VL

LGF

v22, 0(R1)

R1, V3ADDR

use v22 to test decoder

load v3 source

000016DE

000016E4

E761 0000 0806

E310 5014 0014

0000000

00000014

898+

899 +

ASMA Ver.	0. 7. 0 zvector- e7- 1	1-logi cal					03 Apr 2025	15: 37: 06	Page	24
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
000017DC	00001850			949+	DC	A(RE13+32)	address of v3 source			
000017E0	0000010			950+	DC	A(16)	result length			
000017E4	00001830			951+REA13	DC	A(RE13)	result address			
000017E8	0000000 00000000			952+	DS	FD	gap V1 output			
000017F0	0000000 00000000			953+V1013	DS	XL16	V1 output			
000017F8 00001800	00000000 00000000			954+ 955+*	DS	FD	gap			
00001808				956+X13	DS	0F				
00001808	E310 5010 0014		0000010	957+		R1, V2ADDR	load v2 source			
0000180E	E761 0000 0806		00000000	958 +	VL	v22, 0(R1)	use v22 to test decoder			
00001814	E310 5014 0014		0000014	959+	LGF	R1, V3ADDR	load v3 source			
0000181A	E771 0000 0806		00000000	960+	VL	v23, 0(R1)	use v23 to test decoder			
00001820	E766 7000 0E6A			961+	VO	V22, V22, V23	test instruction (dest is	s a source	e)	
00001826	E760 5028 080E		000017F0	962+	VST	V22, V1013	save v1 output			
0000182C	07FB			963+	BR	R11	return			
00001830				964+RE13	DC	OF	xl16 expected result			
00001830				965+		R5		_		
00001830	FFFFFFF FFFFFFF			966	DC	XL16' FFFFFFFFFFFF	FFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF	resul t		
00001838	FFFFFFF FFFFFFF				~~					
00001840	00010203 04050607			967	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v2		
00001848	08090A0B OCODOEOF			000	D.C.	*** 4.01 ************************************				
00001850	FFFFFFF FFFFFFF			968	DC	XL16' FFFFFFFFFFFF	FFF FFFFFFFFFFFF	v3		
00001858	FFFFFFF FFFFFFF			000						
				969	VDD C	VO.				
00001000				970	VRR_C					
00001860		00001000		971+	DS	OFD	1 C 44-4-4-4-4-4-4-4-4-4-4-4-4-4	4 4		
00001860 00001860	00001940	00001860		972+ 973+T14	USING		base for test data and to	est routi	ne	
00001864	000018A0 000E			973+114 974+	DC DC	A(X14) H' 14'	address of test routine test number			
00001864	000E 00			974+ 975+	DC DC	X' 00'	test number			
00001867	00			976+	DC	HL1' 00'	m field			
00001868	E5D64040 40404040			977+	DC	CL8' VO'	instruction name			
00001830	000018D8			978+	DC DC	A(RE14+16)	address of v2 source			
00001874	000018E8			979+	DC	A(RE14+32)	address of v3 source			
00001878	00000010			980+	DC	A(16)	result length			
0000187C	000018C8			981+REA14	DC	A(RE14)	result address			
00001880	0000000 00000000			982+	DS	FD				
00001888	00000000 00000000			983+V1014	DS	XL16	gap V1 output			
00001890	0000000 00000000						•			
00001898	0000000 00000000			984+	DS	FD	gap			
				985+*						
000018A0				986+X14	DS	OF				
000018A0	E310 5010 0014		00000010	987+		R1, V2ADDR	load v2 source			
000018A6	E761 0000 0806		00000000	988+	VL	v22, 0(R1)	use v22 to test decoder			
000018AC	E310 5014 0014		00000014	989+	LGF	R1, V3ADDR	load v3 source			
000018B2	E771 0000 0806		0000000	990+	VL	v23, 0(R1)	use v23 to test decoder			
000018B8	E766 7000 0E6A		00001000	991+	VO VCT	V22, V22, V23	test instruction (dest is	s a source	e <i>)</i>	
000018BE	E760 5028 080E		00001888	992+	VST	V22, V1014	save v1 output			
000018C4	07FB			993+	BR	R11	return			
00001808				994+RE14	DC DROP	0F R5	xl16 expected result			
000018C8 000018C8	FFFFFFFF FFFFFFFF			995+ 996	DROP DC		FFF FFFFFFFFFFFFF	resul t		
000018C8	FFFFFFF FFFFFFF			330	DC	ALIU FFFFFFFFFF	TEE TEEFFFFFFFFFF	esui t		
000018D0 000018D8	FFFFFFF FFFFFFF			997	DC	XI 16' FFFFFFFFFFFF	FFF FFFFFFFFFFFFF	v2		
000018D8 000018E0	FFFFFFF FFFFFFF			001	DC	ALIO IFFFFFFFFF	III IIIIIIFFFFFFFF	▼ ~		
OUGGIGE	1111111 1111111									

											2
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI						
0018E8 0018F0	F0E0D0C0 170605040				998	DC	XL16' FOEODOCOBOAO	9080 7060504030201000'	v3		
					999 1000	VRR_C	VO.				
0018F8					1001+	DS DS	OFD				
0018F8			000018F8		1002+	USING		base for test data and t	est routi	ne	
0018F8	00001938				1003+T15	DC	A(X15)	address of test routine			
0018FC 0018FE	000F 00				1004+ 1005+	DC DC	H' 15' X' 00'	test number			
018FF	00				1005+	DC DC	HL1' 00'	m field			
01900	E5D64040	40404040			1007+	DC	CL8' VO'	instruction name			
01908	00001970				1008+	DC	A(RE15+16)	address of v2 source			
00190C	00001980				1009+	DC	A(RE15+32)	address of v3 source			
001910	0000010				1010+	DC	A(16)	result length			
)01914)01918	00001960 00000000	0000000			1011+REA15 1012+	DC DS	A(RE15) FD	result address			
01920	00000000				1012+ 1013+V1015	DS DS	XL16	gap V1 output			
01928	00000000	0000000						1			
001930	00000000	0000000			1014+	DS	FD	gap			
001938					1015+* 1016+X15	DS	OF				
)01938	E310 5010	0014		0000010	1010+X15 1017+	LGF	R1, V2ADDR	load v2 source			
0193E	E761 0000			00000000	1018+	VL	v22, O(R1)	use v22 to test decoder			
01944	E310 5014	0014		0000014	1019+	LGF	R1, V3ADDR	load v3 source			
00194A	E771 0000			0000000	1020+	VL	v23, 0(R1)	use v23 to test decoder			
001950	E766 7000 E760 5028			00001920	1021+ 1022+	VO VST	V22, V22, V23	test instruction (dest i	s a sourc	e)	
001956 00195C	07FB	UOUE		00001920	1022+ 1023+	BR	V22, V1015 R11	save v1 output return			
001960	OTID				1024+RE15	DC	OF	xl16 expected result			
001960					1025+	DROP	R5	•			
001960	FFFFFC0				1026	DC	XL16' FFFFFFCOFFFF	FF80 FFFFFF40FFFFFFFF'	resul t		
001968 001970	FFFFFF40 FFFFFF00				1027	DC	VI 16' FFFFFFONFFFF	FFOO FFFFFFOOFFFFFFF	v2		
	FFFFFF00				1027	DC	ALIO FFFFFUUFFFF	TOO TITTIOOTITITI	V		
01980	F0E0D0C0 70605040	B0A09080			1028	DC	XL16' F0E0D0C0B0A09	9080 7060504030201000'	v 3		
,01000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	00201000			1029 1030 *						
					1031 * VNO	- Ve	ector NOR				
					1032 *						
					1033 1034	VDD C	VNO				
001990					1034 1035+	VRR_C DS	OFD				
001990			00001990		1036+	USING		base for test data and t	est routi	ne	
	000019D0				1037+T16	DC	A(X16)	address of test routine			
001994	0010				1038+	DC DC	H' 16'	test number			
001996 001997	00				1039+ 1040+	DC DC	X' 00' HL1' 00'	m field			
001998	E5D5D640	40404040			1040+	DC	CL8' VNO'	instruction name			
0019A0	00001A08				1042+	DC	A(RE16+16)	address of v2 source			
	00001A18				1043+	DC	A(RE16+32)	address of v3 source			
	00000010 000019F8				1044+ 1045+REA16	DC DC	A(16) A(RE16)	result length result address			
	00001918	0000000			1045+KEA16 1046+	DS DS	FD				
0019B8	00000000	0000000			1047+V1016	DS DS	XL16	gap V1 output			

ASMA Ver.	0. 7. 0 zvector- e7- 1	1-logi cal					03 Apr 2025	15: 37: 06	Page	26
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000019C8	00000000 00000000			1048+ 1049+*	DS	FD	gap			
000019D0 000019D0 000019D6	E310 5010 0014 E761 0000 0806		00000010 00000000	1050+X16 1051+ 1052+	DS LGF VL	0F R1, V2ADDR v22, 0(R1)	load v2 source use v22 to test decoder			
000019DC 000019E2 000019E8	E310 5014 0014 E771 0000 0806 E766 7000 0E6B		00000014 00000000	1053+ 1054+ 1055+	LGF VL VNO	R1, V3ADDR v23, O(R1) V22, V22, V23	load v3 source use v23 to test decoder test instruction (dest is	e a cource	a)	
000019EE 000019F4	E760 5028 080E 07FB		000019B8	1056+ 1057+	VST BR	V22, V1016 R11	save v1 output return	s a source	·)	
000019F8 000019F8 000019F8	FFFFFFF FFFFFFF			1058+RE16 1059+ 1060	DC DROP DC	OF R5 XL16' FFFFFFFFFFF	xl 16 expected result	resul t		
00001A00 00001A08 00001A10	FFFFFFF FFFFFFF 00000000 00000000 00000000			1061	DC	XL16' 0000000000000	0000 00000000000000000	v2		
00001A18 00001A20	00000000 00000000 00000000 00000000			1062 1063	DC	XL16' 00000000000000	0000 0000000000000000000000000000000000	v3		
00001A28		00004100		1064 1065+	VRR_C DS	OFD				
00001A28 00001A28 00001A2C	00001A68 0011	00001A28		1066+ 1067+T17 1068+	USING DC DC	*, R5 A(X17) H' 17'	base for test data and to address of test routine test number	est routiı	ie	
00001A2E 00001A2F 00001A30	00 00 E5D5D640 40404040			1069+ 1070+ 1071+	DC DC DC	X' 00' HL1' 00' CL8' VN0'	m field instruction name			
00001A38 00001A3C	00001AA0 00001AB0			1072+ 1073+	DC DC	A(RE17+16) A(RE17+32)	address of v2 source address of v3 source			
00001A40 00001A44 00001A48	00000010 00001A90 00000000 00000000			1074+ 1075+REA17 1076+	DC DC DS	A(16) A(RE17) FD	result length result address gap			
00001A50 00001A58 00001A60	00000000 00000000 00000000 00000000 000000			1077+V1017 1078+	DS DS	XL16 FD	V1 output gap			
00001A68			00000010	1079+* 1080+X17	DS	OF				
00001A68 00001A6E 00001A74	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	1081+ 1082+ 1083+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source			
00001A7A 00001A80 00001A86	E771 0000 0806 E766 7000 0E6B E760 5028 080E		0000000 00001A50	1084+ 1085+ 1086+	VL VNO VST	v23, 0(R1) V22, V22, V23 V22, V1017	use v23 to test decoder test instruction (dest is save v1 output	s a source	e)	
00001A8C 00001A90 00001A90	07FB			1087+ 1088+RE17 1089+	BR DC DROP	R11 OF R5	return xl16 expected result			
00001A90 00001A98 00001AA0	00000000 00000000 0000000 00000000 FFFFFFF FFFFFFF			1090 1091	DC DC			resul t v2		
00001AA8 00001AB0 00001AB8	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1092	DC	XL16' FFFFFFFFFFF	FFFF FFFFFFFFFFFF	v3		
00001AC0				1093 1094 1095+	VRR_C DS	VNO OFD				
00001AC0		00001AC0		1095+	USI NG		base for test data and t	est routin	ie	

VST

BR

V22, V1019

R11

save v1 output

return

00001BB6

00001BBC

E760 5028 080E

07FB

00001B80

1146+

1147 +

ASMA Ver.	0. 7. 0 zvector- e7- 1	1-logi cal					03 Apr 2025 15: 37: 06 Page 29
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00001C9C 00001CA0 00001CA4 00001CA8	00001D10 00000010 00001CF0 00000000 00000000			1197+ 1198+ 1199+REA21 1200+	DC DC DC DS	A(RE21+32) A(16) A(RE21) FD	address of v3 source result length result address
00001CB0	0000000 0000000			1201+V1021	DS	XL16	gap V1 output
00001CB8 00001CC0	00000000 00000000			1202+ 1203+*	DS	FD	gap
00001CC8 00001CC8 00001CCE 00001CD4	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	1204+X21 1205+ 1206+ 1207+	DS LGF VL LGF	OF R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source
00001CDA 00001CE0 00001CE6	E771 0000 0806 E766 7000 0E6C E760 5028 080E		00000000 00001CB0	1208+ 1209+ 1210+	VL VNX VST	v23, 0(R1) V22, V22, V23 V22, V1021	use v23 to test decoder test instruction (dest is a source) save v1 output
00001CEC 00001CF0 00001CF0	07FB			1211+ 1212+RE21 1213+	BR DC DROP	R11 OF R5	return xl16 expected result
00001CF0 00001CF8 00001D00	FFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1214 1215	DC DC	XL16' FFFFFFFFFFF	FFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
00001D08 00001D10	00000000 00000000 0000000 00000000			1216	DC DC		0000 00000000000000 v2 0000 000000000000
00001D18	00000000 00000000			1217 1218	VRR_C	VNX	
00001D20 00001D20 00001D20	00001D60	00001D20		1219+ 1220+ 1221+T22	DS USING DC	A(X22)	base for test data and test routine address of test routine
00001D24 00001D26 00001D27	0016 00 00			1222+ 1223+ 1224+	DC DC DC	H' 22' X' 00' HL1' 00'	m field
00001D28 00001D30 00001D34	E5D5E740 40404040 00001D98 00001DA8			1225+ 1226+ 1227+	DC DC DC	CL8' VNX' A(RE22+16) A(RE22+32)	instruction name address of v2 source address of v3 source
00001D38 00001D3C 00001D40	00000010 00001D88 00000000 00000000			1228+ 1229+REA22 1230+	DC DC DS	A(16) A(RE22) FD	result length result address gap
00001D48 00001D50 00001D58	00000000 00000000 00000000 00000000 000000			1231+V1022 1232+	DS DS	XL16 FD	gap V1 output gap
00001D60 00001D60	E310 5010 0014		00000010	1233+* 1234+X22 1235+	DS LGF	OF R1, V2ADDR	load v2 source
00001D66 00001D6C 00001D72	E761 0000 0806 E310 5014 0014 E771 0000 0806		0000000 00000000 00000000	1236+ 1237+ 1238+	VL LGF VL	v22, O(R1) R1, V3ADDR v23, O(R1)	use v22 to test decoder load v3 source use v23 to test decoder
00001D72 00001D78 00001D7E 00001D84	E766 7000 0E6C E760 5028 080E 07FB		00001D48	1239+ 1240+ 1241+	VNX VST BR	V22, V22, V23 V22, V1022 R11	test instruction (dest is a source) save v1 output return
00001D88 00001D88 00001D88	FFFFFFF FFFFFFF			1242+RE22 1243+ 1244	DC DROP DC	0F R5	xl 16 expected result FFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
00001D90 00001D98	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1245	DC		FFFF FFFFFFFFFFFFFFFFF v2

ASMA Ver.	0. 7. 0 zvector-e7-1	1-logi cal					03 Apr 2025	15: 37: 06	Page	30
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00001DA8 00001DB0	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1246	DC	XL16' FFFFFFFFFFF	FFFF FFFFFFFFFFFFFF	v3		
				1247 1248	VRR_C	VNX				
00001DB8				1249+	DS	OFD				
00001DB8	00001PE0	00001DB8		1250+	USING		base for test data and t	test routi	ne	
00001DB8 00001DBC	00001DF8 0017			1251+T23 1252+	DC DC	A(X23) H' 23'	address of test routine test number			
00001DBE	00			1252+ 1253+	DC	X' 00'	test number			
00001DBF	00			1254+	DC	HL1' 00'	m field			
00001DC0	E5D5E740 40404040			1255+	DC	CL8' VNX'	instruction name			
00001DC8 00001DCC	00001E30 00001E40			1256+ 1257+	DC DC	A(RE23+16) A(RE23+32)	address of v2 source address of v3 source			
00001DCC	0000010			1257+ 1258+	DC	A(16)	result length			
00001DD4	00001E20			1259+REA23	DC	A(RE23)	result address			
00001DD8	00000000 00000000			1260+	DS	FD	gap V1 output			
00001DE0 00001DE8	00000000 00000000 0000000 00000000			1261+V1023	DS	XL16	vi output			
00001DE8	0000000 0000000			1262+ 1263+*	DS	FD	gap			
00001DF8				1264+X23	DS	0F				
00001DF8	E310 5010 0014		00000010	1265+	LGF	R1, V2ADDR	load v2 source			
00001DFE 00001E04	E761 0000 0806 E310 5014 0014		00000000 0000014	1266+ 1267+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00001E0A	E771 0000 0806		00000014	1268+	VL	v23, 0(R1)	use v23 to test decoder			
00001E10	E766 7000 0E6C			1269+	VNX	V22, V22, V23	test instruction (dest i	s a source	e)	
00001E16	E760 5028 080E		00001DE0	1270+	VST	V22, V1023	save v1 output			
00001E1C 00001E20	07FB			1271+ 1272+RE23	BR DC	R11 0F	return xl16 expected result			
00001E20				1273+	DROP	R5	Al lo expected result			
00001E20 00001E28	00010203 04050607 08090A0B 0C0D0E0F			1274	DC			resul t		
00001E30 00001E38				1275	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
00001E40	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1276	DC	XL16' FFFFFFFFFF	FFFF FFFFFFFFFFFFF	v 3		
				1277	IIDD C	W787W7				
00001E50				1278 1279+	VRR_C DS	VNX OFD				
00001E50		00001E50		1279+ 1280+	USI NG		base for test data and t	est routi	ne	
00001E50	00001E90			1281+T24	DC	A(X24)	address of test routine		_	
00001E54	0018			1282+	DC	H' 24'	test number			
00001E56 00001E57	00 00			1283+ 1284+	DC DC	X' 00' HL1' 00'	m field			
00001E57	E5D5E740 40404040			1285+	DC	CL8' VNX'	instruction name			
00001E60	00001EC8			1286+	DC	A(RE24+16)	address of v2 source			
00001E64	00001ED8			1287+	DC	A(RE24+32)	address of v3 source			
00001E68 00001E6C	00000010 00001EB8			1288+ 1289+REA24	DC DC	A(16) A(RE24)	result length result address			
00001E0C	00001238			1290+	DS	FD	gap			
00001E78	00000000 00000000			1291+V1024	DS	XL16	V1 output			
00001E80	00000000 00000000			1909	nc	ED	con			
00001E88	0000000 00000000			1292+ 1293+*	DS	FD	gap			
00001E90 00001E90	E310 5010 0014		00000010	1294+X24 1295+	DS LGF	OF R1, V2ADDR	load v2 source			

ASMA Ver.	0. 7. 0 zvector- e7- 1	l 1- l ogi cal					03 Apr 2025	15: 37: 06	Page	31
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00001E96	E761 0000 0806		00000000	1296+	VL	v22, 0(R1)	use v22 to test decoder			
00001E9C 00001EA2	E310 5014 0014 E771 0000 0806		00000014 00000000	1297+ 1298+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
00001EA8 00001EAE	E766 7000 0E6C E760 5028 080E		00001E78	1299+ 1300+	VNX VST	V22, V22, V23 V22, V1024	test instruction (dest i save v1 output	s a source	e)	
00001EB4	07FB			1301+	BR	R11	return			
00001EB8 00001EB8				1302+RE24 1303+	DC DROP	OF R5	xl16 expected result			
00001EB8 00001EC0	F0E0D0C0 B0A09080 70605040 30201000			1304	DC		9080 7060504030201000'	resul t		
00001EC8	FFFFFFFF FFFFFFF			1305	DC	XL16' FFFFFFFFFFF	FFFF FFFFFFFFFFFF	v2		
00001ED0 00001ED8 00001EE0	FFFFFFF FFFFFFF F0E0D0C0 B0A09080 70605040 30201000			1306	DC	XL16' FOEODOCOBOAO	9080 7060504030201000'	v3		
				1307 1308	VRR_C	VNX				
00001EE8		00001EE0		1309+	DS	OFD	has for test data and t	aat mantin	• •	
00001EE8 00001EE8	00001F28	00001EE8		1310+ 1311+T25	USI NG DC	A(X25)	base for test data and t address of test routine	est routif	ie	
00001EEC	0019			1312+	DC	H' 25'	test number			
00001EEE 00001EEF	00 00			1313+ 1314+	DC DC	X' 00' HL1' 00'	m field			
00001EF0	E5D5E740 40404040			1315+	DC	CL8' VNX'	instruction name			
00001EF8 00001EFC	00001F60 00001F70			1316+ 1317+	DC DC	A(RE25+16) A(RE25+32)	address of v2 source address of v3 source			
00001F00	0000010			1318+	DC	A(16)	result length			
00001F04 00001F08	00001F50 0000000 00000000			1319+REA25 1320+	DC DS	A(RE25) FD	result address			
00001F10	0000000 00000000			1321+V1025	DS DS	XL16	gap V1 output			
00001F18 00001F20	00000000 00000000 00000000 00000000			1322+ 1323+*	DS	FD	gap			
00001F28				1324+X25	DS	0F				
00001F28 00001F2E	E310 5010 0014 E761 0000 0806		00000010 00000000	1325+ 1326+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
00001F34	E310 5014 0014		0000014	1327+	LGF	R1, V3ADDR	load v3 source			
00001F3A 00001F40	E771 0000 0806 E766 7000 0E6C		00000000	1328+ 1329+	VL VNX	v23, 0(R1) V22, V22, V23	use v23 to test decoder test instruction (dest i	e a cource	.)	
00001F46	E760 5028 080E		00001F10	1330+	VST	V22, V1025	save v1 output	s a source		
00001F4C 00001F50	07FB			1331+ 1332+RE25	BR DC	R11 0F	return xl 16 expected result			
00001F50				1333+	DROP	R 5	-			
00001F50 00001F58	F0E0D03F B0A0907F 706050BF 30201000			1334	DC			resul t		
00001F60 00001F68	FFFFFF00 FFFFFFF00 FFFFFFFF			1335	DC			v2		
00001F70 00001F78	F0E0D0C0 B0A09080 70605040 30201000			1336	DC	XL16' FOEODOCOBOAO	9080 7060504030201000'	v3		
00001178	70003040 30201000			1337 1338 *						
				1339 * VX 1340 * 1341	- V	ector Exclusive OR				
				1342	VRR_C					
00001F80 00001F80		00001F80		1343+ 1344+	DS USING		base for test data and t	est routir	ne	
30001100		00001100		10111	UDING	, 100	base for east data and t	CSC TOUCH		

ASMA Ver. 0.7.0 zvector-e7-11-logical

ISMA ver.	0. 7. 0 zvector-e7-1	1-logi cal					03 Apr 2025	5 15: 37: 06	Page	33
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
0002080				1396+RE27	DC	OF	xl16 expected result			
0002080				1397+	DROP	R5	<u>-</u>			
0002080	00000000 00000000			1398	DC	XL16' 0000000000000	0000 00000000000000000	resul t		
0002088	00000000 00000000			4000	D.C.	W 401 PPPPPPPPPPPPP				
0002090	FFFFFFF FFFFFFF			1399	DC	XL16' FFFFFFFFFFF	'FFFF FFFFFFFFFFFF'	v2		
0002098	FFFFFFFF FFFFFFF			1400	DC	VI 16! EEEEEEEEEEEE		0		
00020A0 00020A8	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1400	DC	XLIO FFFFFFFFF	'FFFF FFFFFFFFFFFFFF	v3		
UUULUAO	FFFFFFF FFFFFFF			1401						
				1402	VRR_C	VX				
00020B0				1403+	DS DS	OFD				
00020B0		000020B0		1404+	USING		base for test data and	test routi	ne	
00020B0	000020F0			1405+T28	DC	A(X28)	address of test routine			
00020B4	001C			1406+	DC	H' 28'	test number			
00020B6	00			1407+	DC	X' 00'				
00020B7	00			1408+	DC	HL1' 00'	m field			
00020B8	E5E74040 40404040			1409+	DC	CL8' VX'	instruction name			
00020C0	00002128			1410+	DC	A(RE28+16)	address of v2 source			
00020C4 00020C8	00002138 00000010			1411+ 1412+	DC DC	A(RE28+32)	address of v3 source			
00020C8	0000010			1412+ 1413+REA28	DC	A(16) A(RE28)	result length result address			
00020CC	00002118			1414+	DS	FD				
0020D8	0000000 0000000			1415+V1028	DS DS	XL16	gap V1 output			
00020E0	0000000 00000000			1110111020	20	ALL O	VI oucpue			
00020E8	0000000 00000000			1416+ 1417+*	DS	FD	gap			
00020F0				1418+X28	DS	OF				
00020F0	E310 5010 0014		0000010	1419+	LGF	R1, V2ADDR	load v2 source			
00020F6	E761 0000 0806		00000000	1420+	VL	v22, O(R1)	use v22 to test decoder	•		
00020FC	E310 5014 0014		00000014	1421+	LGF	R1, V3ADDR	load v3 source			
0002102	E771 0000 0806		00000000	1422+	VL	v23, 0(R1)	use v23 to test decoder		`	
0002108	E766 7000 0E6D E760 5028 080E		000020D8	1423+	VX VST	V22, V22, V23	test instruction (dest	is a sourc	e)	
)00210E)002114			υυυυζυμδ	1424+ 1425+	VS1 BR	V22, V1028 R11	save v1 output			
002114	U/FB			1425+ 1426+RE28	DC DC	OF	return xl16 expected result			
0002118				1427+	DROP	R5	Al lo expected lesurt			
	FFFEFDFC FBFAF9F8			1428	DC		F9F8 F7F6F5F4F3F2F1F0'	resul t		
				1120	20			100410		
0002128				1429	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	$\mathbf{v2}$		
	08090A0B OCODOEOF									
	FFFFFFF FFFFFFF			1430	DC	XL16' FFFFFFFFFFF	'FFFF FFFFFFFFFFF'	$\mathbf{v3}$		
0002140	FFFFFFF FFFFFFF			4.404						
				1431	TIDD C	VV				
0000140				1432	VRR_C					
$0002148 \\ 0002148$		00002148		1433+ 1434+	DS USING	0FD * D5	base for test data and	tost pout:	no	
0002148	00002188	UUUU&148		1434+ 1435+T29	DC DC	A(X29)	address of test routine		пе	
002146 000214C	00002188 001D			1436+	DC	H' 29'	test number			
000214E				1437+	DC	X' 00'				
000214F	00			1438+	DC	HL1'00'	m field			
0002150	E5E74040 40404040			1439+	DC	CL8' VX'	instruction name			
0002158	000021C0			1440+	DC	A(RE29+16)	address of v2 source			
000215C				1441+	DC	A(RE29+32)	address of v3 source			
0002160				1442+	DC	A(16)	result length			
				$TAA9 \cdot DEA90$	IM'	V (DE30)	result address			
0002164 0002168	000021B0 0000000 00000000			1443+REA29 1444+	DC DS	A(RE29) FD	gap			

LGF

R1, V2ADDR

load v2 source

00002350 E310 5010 0014

00000010

1543+

ASMA Ver.	0. 7. 0 zvector-e7-1	1-logi cal					03 Apr 2025	15: 37: 06	Page	36
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			_			
Loc		ADDKI	ADDK	SIM						
00002356	E761 0000 0806		00000000	1544+	VL	v22, 0(R1)	use v22 to test decoder			
0000235C 00002362	E310 5014 0014 E771 0000 0806		00000014 00000000	1545+ 1546+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
00002362	E771 0000 0800 E766 7000 0E6E		0000000	1540+ 1547+	VNN	V23, U(R1) V22, V22, V23	test instruction (dest i	s a source	2)	
0000236E	E760 5028 080E		00002338	1548+	VST	V22, V1032	save v1 output	S a Source	-)	
00002374	07FB			1549+	BR	R11	return			
00002378				1550+RE32	DC	OF DE	xl16 expected result			
00002378 00002378	0000000 00000000			1551+ 1552	DROP DC	R5	0000 00000000000000000	resul t		
00002378	0000000 0000000			1002	DC	ALIO UUUUUUUUU		resur c		
00002388	FFFFFFFF FFFFFFFF			1553	DC	XL16' FFFFFFFFFFF	FFFF FFFFFFFFFFFFFF	v2		
00002390	FFFFFFF FFFFFFF			4 4	D.C.	WI 4 0 1 DDDDDDDDDDDDDDD		•		
00002398 000023A0	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1554	DC	XL16' FFFFFFFFFFF	FFFF FFFFFFFFFFFFFF	v3		
UUUUZSAU	TEFFET FEFFET			1555						
				1556	VRR_C	VNN				
000023A8		00000015		1557+	DS	OFD				
000023A8 000023A8	000023E8	000023A8		1558+ 1559+T33	USING		base for test data and t address of test routine	est routin	ıe	
000023A8 000023AC	000023E8 0021			1560+	DC DC	A(X33) H' 33'	test number			
000023AE	00			1561+	DC	X' 00'	cese number			
000023AF	00			1562+	DC	HL1' 00'	m field			
000023B0	E5D5D540 40404040			1563+	DC	CL8' VNN'	instruction name			
000023B8 000023BC	00002420 00002430			1564+ 1565+	DC DC	A(RE33+16) A(RE33+32)	address of v2 source address of v3 source			
000023EC	00002430			1566+	DC	A(16)	result length			
000023C4	00002410			1567+REA33	DC	A(RE33)	result address			
000023C8	00000000 00000000			1568+	DS	FD	gap V1 output			
000023D0 000023D8	00000000 00000000 0000000 00000000			1569+V1033	DS	XL16	vi output			
000023E0	0000000 0000000			1570+	DS	FD	gap			
				1571+*			8 1			
000023E8	F010 F010 0014		00000010	1572+X33	DS	OF	1 1 0			
000023E8 000023EE	E310 5010 0014 E761 0000 0806		00000010 00000000	1573+ 1574+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
	E310 5014 0014		00000000	1575+	LGF	R1, V3ADDR	load v3 source			
000023FA	E771 0000 0806		00000000	1576+	VL	v23, 0(R1)	use v23 to test decoder			
00002400	E766 7000 0E6E		00000000	1577+	VNN	V22, V22, V23	test instruction (dest i	s a source	e)	
00002406 0000240C	E760 5028 080E 07FB		000023D0	1578+ 1579+	VST BR	V22, V1033 R11	save v1 output return			
00002400	OII D			1575+ 1580+RE33	DC DC	OF	xl16 expected result			
00002410				1581+	DROP	R5		_		
00002410	FFFEFDFC FBFAF9F8			1582	DC	XL16' FFFEFDFCFBFA	F9F8 F7F6F5F4F3F2F1F0'	resul t		
$00002418 \\ 00002420$	F7F6F5F4 F3F2F1F0 00010203 04050607			1583	DC	XI.16' 0001020304050	0607 08090A0B0C0D0E0F'	v2		
00002420	08090A0B 0C0D0E0F			1000	ьс	ALIU UUUIUAUJUTUJ	OOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO	▼ ~		
00002430	FFFFFFFF FFFFFFFF			1584	DC	XL16' FFFFFFFFFFF	FFFF FFFFFFFFFFFFFF	v3		
00002438	FFFFFFFF FFFFFFF			1505						
				1585 1586	VRR_C	VNN				
00002440				1587+	DS	OFD				
00002440		00002440		1588+	USING	*, R 5	base for test data and t	est routin	ıe	
00002440	00002480			1589+T34	DC	A(X34)	address of test routine			
00002444 00002446	0022 00			1590+ 1591+	DC DC	H' 34' X' 00'	test number			
00002440				1591+ 1592+	DC DC	HL1' 00'	m field			
				 ·						

ASMA Ver.	0. 7. 0 zvector- e7- 1	1-logi cal					03 Apr 2025	15: 37: 06	Page	38
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00002550 00002558	FFFFFF00 FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1643	DC	XL16' FFFFFF00FFFF	FF00 FFFFFF00FFFFFFFF	v2		
00002560 00002568	F0E0D0C0 B0A09080 70605040 30201000			1644	DC	XL16' FOEODOCOBOAO9	0080 7060504030201000'	v3		
				1645 1646 *						
				1647 * VOC	- 1	Vector OR with Com	ol ement			
				1648 * 1649						
00002570				1650 1651+	VRR_C DS	VOC OFD				
00002570	00000770	00002570		1652+	USING	*, R 5	base for test data and t	test routi	ne	
00002570 00002574	000025B0 0024			1653+T36 1654+	DC DC	A(X36) H' 36'	address of test routine test number			
00002576 00002577	00 00			1655+ 1656+	DC DC	X' 00' HL1' 00'	m field			
00002578	E5D6C340 40404040			1657 +	DC	CL8' VOC'	instruction name			
00002580 00002584	000025E8 000025F8			1658+ 1659+	DC DC	A(RE36+16) A(RE36+32)	address of v2 source address of v3 source			
00002588	0000010			1660 +	DC	A(16)	result length			
0000258C 00002590	000025D8 00000000 00000000			1661+REA36 1662+	DC DS	A(RE36) FD	result address			
00002598 000025A0	00000000 00000000 0000000 00000000			1663+V1036	DS	XL16	gap V1 output			
000025A0 000025A8	0000000 0000000			1664+ 1665+*	DS	FD	gap			
000025B0 000025B0	E310 5010 0014		00000010	1666+X36 1667+	DS LGF	OF R1, V2ADDR	load v2 source			
000025B6	E761 0000 0806		0000000	1668+	VL	v22, 0(R1)	use v22 to test decoder			
000025BC 000025C2	E310 5014 0014 E771 0000 0806		00000014 00000000	1669+ 1670+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
000025C8	E766 7000 0E6F			1671+	VOC	V22, V22, V23	test instruction (dest i	is a sourc	e)	
000025D4	E760 5028 080E 07FB		00002598	1673+	VST BR	V22, V1036 R11	save v1 output return			
000025D8 000025D8				1674+RE36 1675+	DC DROP	OF R5	xl16 expected result			
000025D8 000025E0	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1676	DC		FFF FFFFFFFFFFFF	resul t		
000025E8	0000000 00000000			1677	DC	XL16' 00000000000000	0000 0000000000000000000000000000000000	v2		
000025F0 000025F8	0000000 00000000			1678	DC	XL16' 00000000000000	0000 0000000000000000000000000000000000	v 3		
00002600	0000000 00000000			1679						
00009609				1680	VRR_C					
00002608 00002608		00002608		1681+ 1682+	DS USING		base for test data and t	test routi	ne	
00002608 0000260C	00002648 0025			1683+T37 1684+	DC DC	A(X37) H' 37'	address of test routine test number			
0000260E	00			1685 +	DC	X' 00'				
0000260F 00002610	00 E5D6C340 40404040			1686+ 1687+	DC DC	HL1' 00' CL8' V0C'	m field instruction name			
00002618 0000261C	00002680 00002690			1688+ 1689+	DC	A(RE37+16)	address of v2 source			
00002620	0000010			1690+	DC DC	A(RE37+32) A(16)	address of v3 source result length			
00002624 00002628	00002670 00000000 00000000			1691+REA37 1692+	DC DS	A(RE37) FD	result address gap			
00000000				_00# (2.5		9-r			

ASMA Ver.	0. 7. 0 zvector-e7-1	1-logi cal					03 Apr 2025	15: 37: 06	Page	39
LOC	OBJECT CODE	ADDR1	ADDR2	STM			_			
					DC	VI 10	V1 and much			
00002630 00002638	00000000 00000000 0000000 00000000			1693+V1037	DS	XL16	V1 output			
00002638	0000000 0000000			1694+	DS	FD	gap			
00002020				1695+*			8-r			
00002648				1696+X37	DS	0F				
00002648	E310 5010 0014		00000010	1697+	LGF	R1, V2ADDR	load v2 source			
0000264E 00002654	E761 0000 0806 E310 5014 0014		00000000 0000014	1698+ 1699+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
0000265A	E771 0000 0806		00000014	1700+	VL	v23, 0(R1)	use v23 to test decoder			
00002660	E766 7000 0E6F		0000000	1701+	VOC	V22, V22, V23	test instruction (dest i	s a sourc	e)	
00002666	E760 5028 080E		00002630	1702+	VST	V22, V1037	save v1 output			
0000266C	07FB			1703+	BR	R11	return			
00002670				1704+RE37	DC	OF R5	xl16 expected result			
00002670 00002670	FFFFFFF FFFFFFF			1705+ 1706	DROP DC		FFFF FFFFFFFFFFFFF	resul t		
00002678	FFFFFFFF FFFFFFF			1700	DC	ALIO IIIIIIIIIIII		I COUI C		
00002680	FFFFFFFF FFFFFFF			1707	DC	XL16' FFFFFFFFFFF	FFFF FFFFFFFFFFFF	$\mathbf{v2}$		
00002688	FFFFFFF FFFFFFF			1700	D.C	W 401 PEREPERE		0		
00002690 00002698	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1708	DC	XL16' FFFFFFFFFFF	'FFFF FFFFFFFFFFFFF	v 3		
00002098	TTTTTTT TTTTTT			1709						
				1710	VRR_C	VOC				
000026A0				1711+	DS	OFD				
000026A0		000026A0		1712+	USING		base for test data and t	est routi	ne	
000026A0	000026E0			1713+T38	DC	A(X38)	address of test routine			
000026A4 000026A6	0026 00			1714+ 1715+	DC DC	H' 38' X' 00'	test number			
000026A7	00			1716+	DC	HL1' 00'	m field			
000026A8	E5D6C340 40404040			1717+	DC	CL8' VOC'	instruction name			
000026B0	00002718			1718+	DC	A(RE38+16)	address of v2 source			
000026B4	00002728			1719+	DC	A(RE38+32)	address of v3 source			
000026B8 000026BC	00000010 00002708			1720+ 1721+REA38	DC DC	A(16) A(RE38)	result length result address			
000026E0	00000000 00000000			1722+	DS	FD				
000026C8	0000000 00000000			1723+V1038	DS	XL16	gap V1 output			
000026D0	00000000 00000000				~~					
000026D8	00000000 00000000			1724+	DS	FD	gap			
000026E0				1725+* 1726+X38	DS	0F				
000026E0	E310 5010 0014		0000010	1720+A36 1727+	LGF	R1, V2ADDR	load v2 source			
000026E6	E761 0000 0806		00000000	1728+	VL	v22, 0(R1)	use v22 to test decoder			
000026EC	E310 5014 0014		00000014	1729+	LGF	R1, V3ADDR	load v3 source			
000026F2	E771 0000 0806		0000000	1730+	VL VOC	v23, 0(R1)	use v23 to test decoder		a)	
000026F8 000026FE	E766 7000 0E6F E760 5028 080E		000026C8	1731+ 1732+	VOC VST	V22, V22, V23 V22, V1038	test instruction (dest i save v1 output	s a source	e)	
00002011	07FB		00002000	1732+ 1733+	BR	R11	return			
00002708				1734+RE38	DC	OF	xl16 expected result			
00002708	00040000 0407000			1735+	DROP	R5	-	3 .		
00002708	00010203 04050607			1736	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	resul t		
00002710 00002718	08090A0B 0C0D0E0F 00010203 04050607			1737	DC	XI 16' 000102020405	0607 08090A0B0C0D0E0F'	$\mathbf{v2}$		
00002718	08090A0B 0C0D0E0F			1/0/	DC	ALIO OUUIUAUJU4UJ	OCC. OCCOMODOCODOLOI	∀ ~		
00002728	FFFFFFFF FFFFFFF			1738	DC	XL16' FFFFFFFFFFF	FFFF FFFFFFFFFFFF	v3		
00002730	FFFFFFFF FFFFFFFF			1700						
				1739 1740	VDD C	VOC				
				1/40	VRR_C	VUC				

0BJECT CODE 00002608 000026A0 00002738 000027D0	ADDR1	ADDR2	STMT						
000026A0 00002738			1845 +	DC	A(T27)				
00002738 000027D0			1846 +	DC DC DC DC	A(T37) A(T38) A(T39) A(T40)				
000027D0			1847+	DC	A(T39)				
			1848+ 1849+*						
00000000			1850+ 1851+	DC DC	A(0) A(0)	END OF TAB	LE		
0000000			1852						
00000000 00000000			1853 1854	DC DC	F' 0' F' 0'	END OF TABLE			
	0000000	0000000		00000000 1854	00000000 1854 DC	00000000 1854 DC F'0'	000000000 1854 DC F' 0'	D00000000 1854 DC F' 0'	D0000000 1854 DC F' 0'

A Ver.	0. 7. 0 zvector- e7	- 11- l ogi cal			03 Apr 2025 15: 37: 06 Page	43
OC	OBJECT CODE	ADDR1	ADDR2	STMI		
				1856 *****	*******************	
				1857 *	Register equates	
				1858 *****	*************************	
		0000000	0000001	1000 D 0	FOU. O	
		00000000 00000001	00000001 00000001	1860 RO 1861 R1	EQU 0 EQU 1	
		0000002	0000001	1862 R2	EQU 2 EQU 3	
		00000003	00000001	1863 R3	EQU 3	
		00000004 00000005	00000001 00000001	1864 R4 1865 R5	EQU 4 EQU 5	
		0000006	0000001	1866 R6	$\mathbf{E}\mathbf{\check{QU}}$ $\mathbf{\check{6}}$	
		00000007 00000008	00000001 00000001	1867 R7 1868 R8	EQU 7 FOU 8	
		0000000	0000001	1869 R9	EQU 7 EQU 8 EQU 9 EQU 10	
		0000000A	00000001	1870 R10	EQU 10	
		0000000B 0000000C	00000001 00000001	1871 R11 1872 R12	EQU 11 EQU 12	
		000000D	0000001	1873 R13	EQU 13	
		000000E	00000001	1874 R14	EQU 14 EQU 15	
		000000F	00000001	1875 R15	EQU 15	
				1877 *****	********************	
				1878 * 1879 *****	Register equates ************************************	
				2010		
		0000000	00000001	1881 VO	EQU O	
		0000001	0000001	1882 V1	EQU 1	
		00000002 00000003	00000001 00000001	1883 V2 1884 V3	EQU 2 EQU 3	
		0000004	0000001	1885 V4	EQU 4	
		00000005	00000001	1886 V5	EQU 5	
		0000006 0000007	00000001 00000001	1887 V6 1888 V7	EQU 6 EQU 7	
		8000000	0000001	1889 V8	EQU 8	
		00000009 0000000A	00000001 00000001	1890 V9 1891 V10	EQU 9 EQU 10	
		0000000A	00000001	1891 VIU 1892 VII	EQU 11	
		000000C	0000001	1893 V12	EQU 12	
		0000000D 0000000E	00000001 00000001	1894 V13 1895 V14	EQU 13 EQU 14	
				1896 V15	EQU 15	
		000000F	00000001			
		0000010	0000001	1897 V16	EQU 16	
		$00000010 \\ 00000011$	$00000001 \\ 00000001$	1897 V16 1898 V17	EQU 16 EQU 17	
		0000010	0000001	1897 V16	EQU 16	

MA ver.	0. 7. 0 zvector- e7	'- 11- l ogi cal						03 Apr 202	5 15: 37: 06	Page	44
LOC	OBJECT CODE	ADDR1	ADDR2	STMI							
		0000016	0000001	1903 V22	EQU EQU EQU EQU EQU EQU EQU	22					
		00000017	00000001	1904 V23 1905 V24	EQU	23 24					
		00000019	00000001	1906 V25	EQU	25					
		000001A	00000001	1907 V26 1908 V27	EQU	26					
		0000001C	00000001	1909 V28	EQU EQU	28					
		0000001D	00000001	1910 V29 1911 V30	EQU	22 23 24 25 26 27 28 29 30					
		0000001E	00000001	1912 V31	EQU EQU	30 31					
				1913 1914	END						
				1314	END						

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCES											
EGIN	I	00000200	2	167	133	163	164	165									
TLRO ECNUM	F	00000524 00001067	4 16	392 440	177 313	178 315	179	180									
TEST	4	00001007	64	440 454	262	313											
TESTS	F	00002870	4	1806	255												
IT	X	0000103B	18	435	314												
DTEST	Ü	000003CE	1	299	260												
J	I	00000508	4	382	212	248	302										
JPSW	D	000004F8	8	380	382												
I LCONT	U	000003BE	1	289													
I LED	F	00001000	4	420	291	300											
I LMSG	Ü	000003BA	1	283	273												
ILPSW	Д	00000510	8	384	386												
ILTEST 0001	I E	00000520	4	386	303	201	202										
0001 0002	r F	$00000280 \\ 00000330$	8 8	196 232	200 236	201 237	203 239										
0002 AGE	1	00000330	10528	232 0	230	LJI	ผงช										
IIVL	I	0000000	10020	404	405	406	407										
4	Ŭ	00010000	1	406	100	100	107										
_	Ŭ	00100000	$\bar{1}$	407													
G	I	00000440	4	342	211	247	325										
GCMD	C	0000048E	9	372	355	356											
GMSG	C	00000497	95	373	349	370	347										
GMVC	Ī	00000488	6	370	353												
GOK	Ī	00000456	2	351	348	000											
GRET	l E	00000476	4	366	359	362											
GSAVE	r T	0000047C	4	369	345	366											
XTE7 NAME	U C	00000384 00000008	8	257 460	276 318	294											
GE	U U	00001000	0	405	310												
T3	Č	00001000	18	438	314	315	316										
TLINE	č	00001001	16	426	430	324	010										
TLNG	Ü	00000033	1	430	323	0.7.1											
TNAME	C	00001033	8	429	318												
TNUM	C	00001018	3	427	316												
	U	0000000	1	1860	127	177	180	200	202	203	204	209	236	238	239	240	245
					264	265	290	291	322	323	326	342	345	347	349	351	366
	U	0000001	1	1861	210	246	271	272	300	301	324	356	370	589	590	591	592
					619	620	621	622	649	650	651	652	679	680	681	682	709
					710 805	711 806	712 833	743 834	744 835	745 836	746 863	773 864	774 865	775 866	776 897	803 898	804 899
					900	927	833 928	929	930	957	958	959	960	987	988	989	990
					1017	1018	1019	1020	1051	1052	1053	1054	1081	1082	1083	1084	1111
					1112	1113	1114	1141	1142	1143	1144	1171	1172	1173	1174	1205	1206
					1207	1208	1235	1236	1237	1238	1265	1266	1267	1268	1295	1296	1297
					1298	1325	1326	1327	1328	1359	1360	1361	1362	1389	1390	1391	1392
					1419	1420	1421	1422	1449	1450	1451	1452	1479	1480	1481	1482	1513
					1514	1515	1516	1543	1544	1545	1546	1573	1574	1575	1576	1603	1604
					1605	1606	1633	1634	1635	1636	1667	1668	1669	1670	1697	1698	1699
					1700	1727	1728	1729	1730	1757	1758	1759	1760	1787	1788	1789	1790
0	U	0000000A	1	1870	165	174	175	00-		00-				000	000	000	000
.1	U	000000B	1	1871	268	269	595	625	655	685	715	749	779	809	839	869	903
					933	963	993	1023	1057	1087	1117	1147	1177	1211	1241	1271	1301
					1331 1733	1365 1763	1395 1793	1425	1455	1485	1519	1549	1579	1609	1639	1673	1703
					/ 3 3	1/03	1/93										

SMA Ver. 0.7.0	zvector	- e7- 11- l ogi	cal										03 Apr	2025	15: 37:	06 Pa	ge 4
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
213	U	000000D	1	1873													
214	U	000000E	1	1874	004	200	200	000									
115 12	U U	0000000F 00000002	1	1875 1862	284 211	309 247	$\begin{array}{c} 329 \\ 312 \end{array}$	$\frac{330}{313}$	322	325	326	343	345	351	352	353	355
~~	U	0000002	1	1002	361	366	367	313	JAA	323	320	343	343	331	332	333	333
23	U	00000003	1	1863													
14 15	U U	00000004 00000005	1 1	1864 1865	258	259	262	310	328	574	597	604	627	634	657	664	687
	U	0000000		1000	694	717	728	751	758	781	788	811	818	841	848	871	882
					905	912	935	942	965	972	995	1002	1025	1036	1059	1066	1089
					1096 1303	1119 1310	1126 1333	1149 1344	1156 1367	1179 1374	1190 1397	1213 1404	1220 1427	1243 1434	1250 1457	1273 1464	1280 1487
					1498	1521	1528	1551	1558	1574	1588	1611	1618	1641	1652	1675	1682
					1705	1712	1735	1742	1765	1772	1795	_		-			
26	U	$00000006 \\ 00000007$	1	1866													
27 28	U U	00000007	1	1867 1868	163	167	168	169	171								
29	Ü	00000009	. î	1869	164	171	172	174									
RE1	F	00001110	4	596	580	581	583										
RE10 RE11	F F	00001668 00001700	4	870 904	854 888	855 889	857 891										
E12	F	00001700	4	934	918	919	921										
E13	F	00001830	4		948	949	951										
RE14 RE15	F	000018C8 00001960	4	994 1024	978 1008	979 1009	981 1011										
E16	r F	00001960 000019F8	4	1024	1008	1009	1011										
RE17	F	00001A90	4	1088	1072	1073	1075										
E18	F	00001B28	4	1118	1102	1103	1105										
RE19 RE2	F F	00001BC0 000011A8	4	1148 626	1132 610	1133 611	1135 613										
RE20	F	00001110 00001C58	$\dot{4}$	1178	1162	1163	1165										
E21	F	00001CF0	4		1196	1197	1199										
RE22 RE23	F F	00001D88 00001E20	4	1242 1272	1226 1256	1227 1257	1229 1259										
RE24	F	00001E20	4	1302	1286	1287	1289										
RE25	F	00001F50	4		1316	1317	1319										
RE26 RE27	F	00001FE8 00002080	4		1350 1380	1351 1381	1353 1383										
E28	F	00002080	4	1426	1410	1411	1413										
RE29	<u>F</u>	000021B0	$ar{4}$	1456	1440	1441	1443										
E3 F30	F	00001240	4	656 1486	640	641 1471	643 1473										
RE30 RE31	r F	00002248 000022E0	4	4-00	1470 1504	1471 1505	1473 1507										
E32	F	00002378	$\dot{4}$	1550	1534	1535	1537										
E33	F	00002410	4	1580	1564	1565	1567										
RE34 RE35	r F	000024A8 00002540	4	1610 1640	1594 1624	1595 1625	1597 1627										
RE36	F	000025 1 8	4		1658	1659	1661										
RE37	F	00002670	4		1688	1689	1691										
E38 E39	F T	00002708 000027A0	4	1734 1764	1718 1748	1719 1749	1721 1751										
RE4	r F	000027A0 000012D8	4	686	670	671	673										
RE40	$\bar{\mathbf{F}}$	00002838	$\overline{4}$	1794	1778	1779	1781										
RE5 RE6	F F	00001370 00001408	4	716 750	700 734	701 735	703 737										
			4														


											Page	
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCES						
E8	F	00001538	4		794	795	797					
E9	F	000015D0	4		824	825	827					
EA1	A	000010C4	4	583								
EA10	A	0000161C	4	857								
EA11	A	000016B4	4									
EA12 EA13	A	0000174C	4	921								
EA13	A	000017E4	4	951								
EA14 EA15 EA16 EA17	A	0000187C	4	981								
EA15	A	00001914	4	1011								
EA16	A	000019AC	4	1045								
EAI/	A	00001A44	4	1075								
EA18	A	00001ADC	4	1105								
EA19	A	00001B74	4	1135								
EA2	A	0000115C	4	613								
EA20	A	00001C0C	4	1165								
EA21 EA22	A. A	00001CA4 00001D3C	4	1199 1229								
CA&& CA99	A	00001D3C	4	1250								
CA&S GA91	A	00001DD4 00001E6C	4 4	1259 1289								
EA23 EA24 EA25 EA26	A.	00001E0C 00001F04	4	1319								
EA23 EA26	A	00001F04 00001F9C	4	1353								
EA27	A A	00001130	4	1383								
EA28	A	00002034 000020CC	4	1413								
EA29	A	00002000	4	1443								
EA3	Ä	00002104 000011F4	4	643								
EA30	Ä	000021FC	4	1473								
EA31	A	00002294	$\dot{4}$	1507								
EA31 EA32	Ä	0000232C	$\overline{4}$	1537								
EA33	Ā	000023C4	$\overline{4}$	1567								
EA33 EA34 EA35 EA36	Ā	0000245C	$ar{4}$	1597								
EA35	Ā	000024F4	4	1627								
EA36	Ā	0000258C	4									
EA37	A	00002624	4									
EA38	A	000026BC	4	1721								
EA39	A	00002754	4	1751								
EA4	A	0000128C	4	673								
EA40	A	000027EC	4	1781								
EA5	A	00001324	4	703								
E A6	A	000013BC	4	737								
EA7	A	00001454	4	767								
EA8	A	000014EC	4									
EA9	A	00001584	4	827								
EADDR	A	000001C	4	464	271							
EG2LOW_	U	00000DD	1	410								
EG2PATT	U	AABBCCDD	1	409								
ELEN	A	0000018	4	463								
PTDWSAV	D	00000430	8	335	322	326						
PTERROR	Ī	000003DC	4	309	284	000						
PTSAVE	F -	00000424	4	332	309	329						
PTSVR5	F	00000428	4		310	328						
KL0001	ัก	0000004E	1	193	209							
KL0002	U	00000050	1	229	245	010						
KT0001	C	0000022A	20		193	210						
KT0002	C	000002D4	20		229	246						
VOLDPSW	U	00000140	0	129								

CVAROL	mann.	S/AT TIP	TEMOTH	DEFR	DEFERENCE	
SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	REFERENC	
10	A	00001600	4	849	1818	
11	A	00001698	4		1819	
12	A	00001730	4	913	1820	
13	A	000017C8	4	943	1821	
14	A	00001860	4	973	1822	
15	A	000018F8	4	1003	1823	
16	A	00001990	4	1037	1824	
17	A	00001A28	4	1067	1825	
18	A	00001AC0	4	1097	1826	
19 2	A	00001B58 00001140	4	1127 605	1827 1810	
20	A A	00001140 00001BF0	4		1828	
21	A	00001BF0 00001C88	4	1191	1829	
22	Ä	00001000 00001D20	4		1830	
23	Ä	00001DB8	$\overline{4}$		1831	
24	Ā	00001E50	$ar{4}$	1281	1832	
25	A	00001EE8	4	1311	1833	
26	A	00001F80	4	1345	1834	
27	A	00002018	4	1375	1835	
28	A	000020B0	4	1405	1836	
29	A	00002148	4	1435	1837	
3	A	000011D8	4	635	1811	
30	A	000021E0	4	1465	1838	
31 32	A	00002278 00002310	4	1499 1529	1839 1840	
32 33	A A	00002310 000023A8	4 4	1559	1841	
34	A	00002340	4	1589	1842	
35	Ä	00002410 000024D8	4	1619	1843	
36	Ā	00002570	$ar{4}$	1653	1844	
37	Ā	00002608	$\overline{4}$	1683	1845	
38	A	000026A0	4	1713	1846	
39	A	00002738	4		1847	
4	A	00001270	4		1812	
40	A	000027D0	4	1773	1848	
5	A	00001308	4	695	1813	
6	A	000013A0	4	729	1814	
7 8	A	00001438	4	759 780	1815	
9	A A	000014D0 00001568	4	789 819	1816 1817	
ESTI NG	A F	00001308	4	421	265	
NUM	H	00001004	2	456	264 3	
SUB	A	00000004	4	455	268	
TABLE	F	00002870	$\dot{4}$	1808		
0	Ū	00000000	ī	1881		
1	U	0000001	1	1882	267	
10	U	000000A	1	1891		
11	U	000000B	1	1892		
12	U	000000C	1	1893		
13	U	000000D	1	1894		
14	U	000000E	1	1895		
15 16	U	0000000F	1	1896		
16 17	U	00000011	1	1897		
17 19	U	00000011	1	1898		
18 19	U	$00000012 \\ 00000013$	1	1899 1900		
1 FUDGE	X	0000013	16		267	

SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	REFERE	VCFC												
						NCES												
01	X	000010D0	16	585	594													
010	X	00001628	16	859	868													
.011 .012	X X	000016C0 00001758	16 16	893 923	902 932													
.012	X	00001758 000017F0	16	923 953	932 962													
.014	X	00001710	16	983	992													
015	X	00001000	16	1013	1022													
016	X	000019B8	16	1047	1056													
017	X	00001A50	16	1077	1086													
018	X	00001AE8	16	1107	1116													
019	X	00001B80	16	1137	1146													
02	X	00001168	16	615	624													
020	X	00001C18	16	1167	1176													
021	X	00001CB0	16	1201	1210													
022	X	00001D48	16	1231	1240 1270													
023 024	X X	00001DE0 00001E78	16 16	1261 1291	1270 1300													
025	X	00001E78	16	1321	1330													
026	X	00001F10 00001FA8	16	1355	1364													
027	X	00002040	16	1385	1394													
028	X	000020D8	16	1415	1424													
029	X	00002170	16	1445	1454													
03	X	00001200	16	645	654													
030	X	00002208	16	1475	1484													
031	X	000022A0	16	1509	1518													
032	X	00002338	16	1539	1548													
033	X	000023D0	16	1569	1578													
034	X	00002468	16	1599	1608													
.035 .036	X X	00002500 00002598	16 16	1629 1663	1638 1672													
037	X	00002398	16	1693	1702													
038	X	000026C8	16	1723	1732													
039	X	00002760		1753														
04	X	00001298	16	675	684													
040	X	000027F8	16	1783	1792													
.05	X	00001330	16	705	714													
06	X	000013C8	16	739	748													
07	X	00001460	16	769	778													
.08	X	000014F8	16	799	808													
.09	X	00001590	16	829	838													
OUTPUT	X	00000028	16	466	272													
2 0	TI	00000002 00000014	1	1883 1901														
21	Ü	00000014	1	1901														
2	Ŭ	00000016	i	1903	590	593	594	620	623	624	650	653	654	680	683	684	710	
~	· ·	0000010	-	1000	713	714	744	747	748	774	777	778	804	807	808	834	837	
					838	864	867	868	898	901	902	928	931	932	958	961	962	
					988	991	992	1018	1021	1022	1052	1055	1056	1082	1085	1086	1112	
						1116	1142	1145	1146	1172	1175	1176	1206	1209	1210	1236	1239	
						1266	1269	1270	1296	1299	1300	1326	1329	1330	1360	1363	1364	
						1393	1394	1420	1423	1424	1450	1453	1454	1480	1483	1484	1514	
						1518	1544 1671	1547 1672	1548	1574	1577	1578	1604	1607	1608	1634	1637 1762	
						1668 1791	1671 1792	1672	1698	1701	1702	1728	1731	1732	1758	1761	1762	
23	U	0000017	1	1904	592	593	622	623	652	653	682	683	712	713	746	747	776	
	U	0000017	1	1004	332 777	000	807	836	837	866	867	900	901	930	931	960	961	

ASMA Ver. 0.7.0	zvector	- e7- 11- l ogi	cal										03 Apr	2025	15: 37:	06 Pa	ge	50
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					990 1175 1392 1577 1790	991 1208 1393 1606 1791	1020 1209 1422 1607	1021 1238 1423 1636	1054 1239 1452 1637	1055 1268 1453 1670	1084 1269 1482 1671	1085 1298 1483 1700	1114 1299 1516 1701	1115 1328 1517 1730	1144 1329 1546 1731	1145 1362 1547 1760	1174 1363 1576 1761	
V24 V25 V26	U U U	00000018 00000019 0000001A 0000001B	1 1 1	1905 1906 1907 1908														
V27 V28 V29 V2ADDR	U U U A	000001B 0000001C 0000001D 00000010	1 1 1 4	1909 1910	589	619	649	679	709	743	773	803	833	863	897	927	957	
			•		987 1389 1787	1017 1419	1051 1449	1081 1479	1111 1513	1141 1543	1171 1573	1205 1603	1235 1633	1265 1667	1295 1697	1325 1727	1359 1757	
V3 V30 V31	U U U	0000003 0000001E 0000001F	1 1 1	1884 1911 1912	701	001	051	001	m 4 4	~ . ~	***	007	007	007	000	000	050	
V3ADDR	A	0000014	4	462	591 989 1391 1789	621 1019 1421	651 1053 1451	681 1083 1481	711 1113 1515	745 1143 1545	775 1173 1575	805 1207 1605	835 1237 1635	865 1267 1669	899 1297 1699	929 1327 1729	959 1361 1759	
V4	U	0000004	1	1885	1789													
V5 V 6 V7	U U U	00000005 00000006 00000007	1 1 1	1886 1887 1888														
V8 V9 V0001	U U U	00000008 00000009 000002A8	1 1 1	1889 1890 199	187	200												
K0002 K1 K10	U F F	00000358 000010E8 00001640	1 4 4	235 588	223 575 849	236												
K11 K12 K13	F F F	000016D8 00001770 00001808	4 4 4	896 926 956	883 913 943													
X14 X15 X16	F F <u>F</u>	000018A0 00001938 000019D0	4 4 4	1016 1050	973 1003 1037													
X17 X18 X19	F F F	00001A68 00001B00 00001B98	4 4	1110 1140	1067 1097 1127													
(2 (20 (21	F F F	00001180 00001C30 00001CC8	4 4	1204	605 1157 1191													
K22 K23 K24 K25	F F F	00001D60 00001DF8 00001E90 00001F28	4 4 4	1234 1264 1294 1324	1221 1251 1281 1311													
125 126 127 128	F F F	00001F28 00001FC0 00002058 000020F0	4 4 4	1358 1388	1311 1345 1375 1405													
(29 (3	F F F	$00002188 \\ 00001218$	4 4 4	1448 648	1435 635													
(30 (31 (32	F F F	00002220 000022B8 00002350	4 4 4	1512	1465 1499 1529													

		REFEREN		l 1-l ogi c										оо прт		15: 37: 06	- 480	52
HECK TABLE	79 530	186 1807	222															
CR_C	485	572 1094 1616	602 1124 1650	632 1154 1680	662 1188 1710	692 1218 1740	726 1248 1770	756 1278	786 1308	816 1342	846 1372	880 1402	910 1432	940 1462	970 1496	1000 1526	1034 1556	1064 1586



SMA Ver. 0.7.0 z	vector-e7-11-logical	03 Apr 2025 15: 37: 06	Page :	54
STMF	FILE NAME			
/home/tn529/s	sharedvfp/tests/zvector-e7-11-logical.asm			
NO ERRORS FOUND	**			