MA Ver.	0. 7. 0 zvector- e7-	27-VERIM		15 Apr 2025 12: 39: 49 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *********************
				3 * 4 * Zvector F7 instruction tests for VRL-d encoded:
				4 * Zvector E7 instruction tests for VRI-d encoded: 5 *
				6 * E772 VERIM - Vector Element Rotate and Insert Under Mask 7 *
				8 * James Wekel April 2025 9 ************************************
				11 *******************
				12 *
				13 * basic instruction tests 14 *
				15 *********************
				16 * This program tests proper functioning of the z/arch E7 VRI-d 17 * Vector Element Rotate and Insert Under Mask instruction.
				18 *
				19 * Exceptions are not tested. 20 *
				21 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				22 * obvious coding errors. None of the tests are thorough. They are 23 * NOT designed to test all aspects of any of the instructions.
				24 *
				25 ************************************
				27 * *Testcase zvector-e7-27-VERIM
				28 * * Zvector E7 instruction tests for VRI-d encoded:
				30 * *
				$31\ *\ *\ E772\ VERIM\ -\ Vector\ Element\ Rotate\ and\ Insert\ Under\ Mask 32\ *\ *$
				33 * * #
				34 * * # This tests only the basic function of the instructions. 35 * * # Exceptions are NOT tested.
				$egin{array}{cccccccccccccccccccccccccccccccccccc$
				38 * mainsize 2
				39 * numcpu 1
				40 * sysclear 41 * archlvl z/Arch
				42 *
				43 * loadcore "\$(testpath)/zvector-e7-27-VERIM core" 0x0 44 *
				45 * diag8cmd enable # (needed for messages to Hercules console)
				46 * runtest 2 47 * diag8cmd disable # (reset back to default)
				48 *
				49 * *Done 50 *
				51 *
				52 **********************

LOC OBJI	CCT CODE A								2
	ECT CODE A	ADDR1 A	DDR2	STMT					
				54	*****	*****	*******	**********	
				55	*		Macro - Is a Facilit	y Bit set?	
				56 57		If the	facility hit is NOT	set, an message is issued and	
				58	*		st is skipped.	see, an message 13 13sued and	
				59 60		Fchock	uses RO, R1 and R2		
				61	*		ŕ		
				62 63	* eg. ******	FCHECK *****	. 134,	leci mal ' :************	
				64		MACRO			
				65 66	*	FCHECK	&BITNO, &NOTSETMSG &RITNO · f	acility bit number to check	
				67	*		&NOTSETMSG	G: 'facility name'	
				68 69			&FBBYTE Fac &FBBIT Fac	cility bit in Byte cility bit within Byte	
				70				zireg bie wienin byce	
				71 72	&L(1)	LCLA Set A		bit positions within byte	
				73				bre posicions within byte	
							&BITNO/8 &L((&BITNO-(&FBBYTE*8	(1) (1)	
				76				O: FBBYTE=&FBBYTE, FBBIT=&FBBIT'	
				77 78		В	X&SYSNDX		
				79		D	AGSISNDA	Fcheck data area	
				80 81	* SKT&SYSNE	X DC	C' Skipping tests:	skip messgae	
				82		DC	C&NOTSETMSG		
				83 84			C' (bit &BITNO) is no *-SKT&SYSNDX	ot installed.'	
				85	*	_		facility bits	
				86 87	FB&SYSNDX		FD 4FD	gap	
				88			FD	gap	
				89 90	* X&SYSNDX	FOII *			
				91	AGGIGNDA	LA	RO, ((X&SYSNDX-FB&SYSN	(DX) /8) - 1	
				92 93		STFLE	FB&SYSNDX	get facility bits	
				94			RO, RO		
				95 96			RO, FB&SYSNDX+&FBBYTE RO, =F' &FBBIT'	get fbit byte is bit set?	
				97			XC&SYSNDX	13 DIC SCC:	
				98		v bit	not set, issue messag	so and evit	
				100	*		_		
				101 102			RO, SKL&SYSNDX	message length message address	
				103			R1, SKT&SYSNDX R2, MSG	message auditess	
				104 105			ЕОЈ		
				106	XC&SYSNDX	K EQU *			
				107		MEND			

ASMA Ver.	0. 7. 0 zvector- e7- 2	27- VERI M					15 Apr 2025 12: 39: 49 Page 3
LOC	OBJECT CODE	ADDR1	ADDR2	STMF			
				109 ****** 110 * 111 *****		**************************************	*********
00000000		0000000 0000000	0000497В	112 ZVE7TST 113		0 ZVE7TST, RO	Low core addressability
		00000140	00000000	114 115 SVOLDPS	SW EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW
0000000 00001A0	00000001 80000000	00000000	000001A0	117 118	ORG DC	ZVE7TST+X' 1A0' X' 00000001800000	z/Architecure RESTART PSW 00'
000001A8	00000000 00000200			119	DC	AD(BEGIN)	
000001B0 000001D0 000001D8	00020001 80000000 0000000 0000DEAD	000001B0	000001D0	121 122 123	ORG DC DC	ZVE7TST+X' 1D0' X' 00020001800000 AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW 00'
000001E0		000001E0	00000200	125	ORG	ZVE7TST+X' 200'	Start of actual test program
				130 *		******	**************************************
					ster Us	e Mode: z/Arch age:	
				134 * R0 135 * R1-	4	work) work)	
				136 * R5 137 * R6- 138 * R8	R7 (1	esting control ta work) irst base registe	ble - current test base r
				139 * R9 140 * R10 141 * R11	So T	econd base registe hird base registe 7TEST call return	er r
				142 * R12 143 * R13 144 * R14	E S S	7TESTS register work) ubroutine call	
				145 * R15 146 * 147 *****	S:	econdary Subrouti: *******	ne call or work ***********************************
00000200 00000200 00000200		00000200 00001200		149 150 151		BEGIN, R8 BEGIN+4096, R9 REGIN+8192, R10	FIRST Base Register SECOND Base Register THIRD Base Register
00000200 00000200 00000202 00000204	0580 0680 0680	00002200		151 153 BEGIN 154 155	BALR BCTR BCTR	R8, 0 R8, 0	THIRD Base Register Initalize FIRST base register Initalize FIRST base register Initalize FIRST base register
00000206 0000020A	4190 8800 4190 9800		00000800 00000800	157 158 159	LA LA	R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register

ASMA Ver.	0. 7. 0 zvector- e7- 2	7-VERIM					15 Apr 2025 12: 39: 49 Page 5
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				201 ******	*****	******	*********
				202 *		Do tests in the E	7TESTS table
				203 ******	*****	******	**********
				204			
000002D0	58C0 82B8		000004B8	205	L	R12, = $A(E7TESTS)$	get table of test addresses
				206			
00000000	*0*0 C000	000002D4	00000001	207 NEXTE7	EQU	*	
000002D4	5850 C000		0000000	208	L	R5, 0(0, R12)	get test address
000002D8	1255 4780 811E		0000031E	209	LTR BZ	R5, R5	have a test?
000002DA	4/80 811E		0000031E	210 211	DZ	ENDTEST	done?
000002DE		0000000		212	IISTNC	E7TEST, R5	
000002DL		0000000		213	UDINU	L'ILSI, KS	
000002DE	4800 5004		0000004	214	LH	RO, TNUM	save current test number
000002E2	5000 8E04		00001004	215	ST	RO, TESTING	for easy reference
				216		,	J
000002E6	E710 8EA0 0006		000010A0	217	VL	V1, V1FUDGE	
000002EC	58B0 5000		0000000	218	L	R11, TSUB	get address of test routine
000002F0	05BB			219	BALR	R11, R11	do test
000000000	T010 7001 0011		0000004	220	T OF	D4 DELEDED	
000002F2	E310 5024 0014	0000000	00000024	221	LGF	R1, READDR	get address of expected result
000002F8	D50F 5030 1000	00000030	00000000	222	CLC BNE	V10UTPUT, O(R1)	valid?
000002FE	4770 810A		0000030A	223 224	DNE	FAILMSG	no, issue failed message
00000302	41C0 C004		0000004	225	LA	R12, 4(0, R12)	next test address
00000302	47F0 80D4		00000004 000002D4	226	B	NEXTE7	none cose audi oss
2300000	0021		55555AD I		_	 	

ASMA Ver.	0. 7. 0 zvector-e7-	27-VERIM					15 Apr 2025 12: 39: 49 Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				229 * result	not a	s expected:	************	
				230 * 231 * 232 ******	*****	and instruction	test number, instruction under test on m4 ****************	
0000030A	45F0 812C	0000030A	00000001 0000032C	233 FAILMSG 234	EQU BAL	* R15, RPTERROR		
				237 * continu	ue aft	************ er a failed tes		
0000030E	5800 82BC	0000030E	00000001 000004BC	238 ******** 239 FAILCONT 240		* RO, =F' 1'	set failed test indicator	
00000312	5000 8E00		00001000	241 242	ST	RO, FAILED		
00000316 0000031A	41C0 C004 47F0 80D4		00000004 000002D4	243 244	LA B	R12, 4(0, R12) NEXTE7	next test address	
				246 ******** 247 * end of 248 ******	***** testi *****		**************************************	
0000031E 00000322	5810 8E00 1211	0000031E	00000001 00001000	249 ENDTEST 250 251	EQU L LTR	* R1, FAILED R1, R1	did a test fail?	
00000324 00000328	4780 8290 47F0 82A8		00000490 000004A8	252 253	BZ B	EOJ FAILTEST	No, exit Yes, exit with BAD PSW	


ASMA Ver.	0. 7. 0 zvector- e7- 2	7-VERIM					15 Apr 2025 12: 39: 49 Page 8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				301 ******** 302 * 303 * 304 ******	Issue	HERCULES MESSAGE poin R2 = return address	**************************************
000003C8 000003CC	4900 82C0 07D2		000004C0	306 MSG 307	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
000003CE	9002 8204		00000404	309	STM	RO, R2, MSGSAVE	Save registers
000003D2 000003D6 000003DA	4900 82C2 47D0 81DE 4100 005F		000004C2 000003DE 0000005F	311 312 313	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
000003DE 000003E0 000003E2	1820 0620 4420 8210		00000410	315 MSGOK 316 317	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
	4120 200A 4110 8216		0000000A 00000416	319 320	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
000003EE 000003F2	83120008 4780 81FE		000003FE	322 323	DC BZ	X' 83', X' 12', X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
000003F6 000003F8	1222 4780 81FE		000003FE	324 325 326	LTR BZ	R2, R2 M5GRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
000003FC	0000			327 328	DC	Н' О'	CRASH for debugging purposes
000003FE 00000402	9802 8204 07F2		00000404	330 MSGRET 331	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
00000404 00000410	00000000 00000000 D200 821F 1000	0000041F	00000000	333 MSGSAVE 334 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
	D4E2C7D5 D6C8405C 40404040 40404040			336 MSGCMD 337 MSGMSG 338	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector- e7- 2	7- VERI M						15 Apr 2025 12: 39: 49 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				

00000480	00020001 80000000			344	E0JPSW	DC	OD' O' , X' 000200	018000000', AD(0)
00000490	B2B2 8280		00000480	346	E0J	LPSWE	E0JPSW	Normal completion
00000498	00020001 80000000			348	FAILPSW	DC	0D' 0' , X' 000200	018000000', AD(X'BAD')
000004A8	B2B2 8298		00000498	350	FAI LTEST	LPSWE	FAILPSW	Abnormal termination
				352	*****	*****	*****	**********
				353		Worki 1	ng Storage *******	**********
000004AC 000004B0	00000000 0000000			356 357	CTLRO	DS DS	F F	CRO
000004B4				359		LTORG		Literals pool
000004B4 000004B8 000004BC	00000040 00004844 00000001			360 361 362			=F' 64' =A(E7TESTS) =F' 1'	
000004C0 000004C2	0000 005F			363 364 365			=H' 0' =AL2(L' MSGMSG)	
				366 367	*	some o	constants	
		00000400 00001000 00010000 00100000	00000001 00000001 00000001 00000001	370 371	PAGE K64	EQU EQU EQU EQU	1024 (4*K) (64*K) (K*K)	One KB Size of one page 64 KB 1 MB
		AABBCCDD 000000DD	00000001 00000001		REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)

LOC	5 12: 39: 49 Page 12	15 Apr 2025 12						27-VERIM	zvector-e7-	. 0.7.0	ASMA Ver.
120 E7TEST DSECT						STMI	ADDR2	ADDR1	ECT CODE	OBJE	LOC
00000000 00000000			T DSECT	E7TES	*	420					
00000000 0000497B 445 ZVE7TST CSECT , 000010C0 446 DS OF 448 **********************************		i 4 field m5 field E7 name address of v1 source address of v2 source address of v3 source RESULT LENGTH result (expected) address gap V1 Output gap	A(0) H'00' X'00' HL1'00' HL1'00' CL8' ' A(0) A(0) A(0) A(0) A(0) FD XL16 FD	DC D	TSUB TNUM I 4 M5 OPNAME V1ADDR V2ADDR V3ADDR RELEN READDR V1OUTPUT	424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440			40 40404040 00 00 00 00 00 00 00 00 00 00 00 00 00	0000 00 00 00 4040404 0000000 0000000 000000	00000004 00000006 00000007 00000008 000000014 00000018 0000001C 00000020 00000024 00000028 00000030
448 ***********************************		GULT	EXPECTED R	CSECT	* ZVE7TST	443 445	0000497В	00000000			
453 * macro to generate individual test 454 * 455	******************	**************************************	*****	:****	*****	448					000010C0
458 .* &I4 - rotate shift 459 .* &M5 - element size 460 461 GBLA &TNUM 462 &TNUM SETA &TNUM+1 463		M5		MACRO	* macro	453 454 455 456					
		&I4 - rotate shift			. * . *	458 459 460 461 462					
465 USING *, R5 base for test data and test routine 466 467 T&TNUM DC A(X&TNUM) address of test routine 468 DC H' &TNUM test number 469 DC X' 00'		address of test routine	A(X&TNUM) H' &TNUM	USI NO	T&TNUM	464 465 466 467					

ASMA	Ver. 0.7.0	zvector-e7-27-	VERIM						15 A	hpr 2025	12: 39: 49	Page	13
LOC	C OB	JECT CODE	ADDR1	ADDR2	STMT								
					470 471]	DC	HL1' &M5'	i4 field m5 field				
					472 473 474]	DC	CL8' &INST' A(RE&TNUM+16) A(RE&TNUM+32)	instruction name address of v1 so address of v2 so	ource			
					475 476]]	DC DC	A(RE&TNUM+48) A(16)	address of v3 so result length				
					478	EA&TNUM - 10&TNUM	DS DS	A(RE&TNUM) FD XL16	result address gap V1 output				
					480 481 . * 482 *		DS	FD	gap				
					483 X8 484]	LGF	OF R1, V1ADDR	load v1 source				
					485 486 487			v21, 0(R1) R1, V2ADDR	use v21 to test load v2 source	decoder			
					488 489	,	VL	v22, 0(R1)	use v22 to test	decoder			
					490 491 492			R1, V3ADDR v23, O(R1)	load v3 source use v23 to test	decoder			
					493 494 495			V21, V22, V23, &I 4, &N		ci on			
					496 497]	BR	V21, V10&TNUM R11	save v1 output return				
					498 R 499 500	E&TNUM]	DC DROP	0F P5	xl16 expected re	esul t			
					501		MEND	N.O.					
					503 *								
					504 * 505 *		Ū	erate table of poin	nters to individu	ıal tests			
					506 507 508]	MACRO PTTABL GBLA	.E &TNUM					
					509 510 &6 511 .	CUR :	LCLA SETA	&CUR					
					512 T. 513 .	TABLE I	DS ANOP	0F					
					514 . 515 516 . 516 . 5	*		A(T&CUR)					
					517 &6 518 519 *	CUR		&CUR+1 (&CUR LE &TNUM). LO	00P				
					520 521]	DC DC	A(0) A(0)	END OF TABLE				
					522 . 523		MEND						



LOC OBJECT CODE ADDR1 ADDR2 STMT 526 ************************************	******		
527 * E7 VRI-d tests 528 ************************************	******		
528 ************************************		****	
529 PRINT DATA 530 531 * E772 VERIM - Vector Element Rotate and Insert Under 532			
531 * E772 VERIM - Vector Element Rotate and Insert Under 532	Mask		
532			
FOO + VIDT 1 · · · · · · · · ·			
533 * VRI-d instruction, i4, m5 534 * followed by			
535 * 16 byte expected result (V1)			
536 * 16 byte V2 source 537 * 16 byte V3 source			
538 *			
540 *			
541 * 542 * case 0 - testing test			
543 *			
544 *Byte 545 VRI_D VERIM, 0, 0			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	tost routi	no	
000010C0 00001108 548+T1 DC A(X1) address of test routine		пе	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			
000010C7 00 551+ DC HL1'0' i4 field			
000010C8 00 552+ DC HL1'0' m5 field 000010C9 E5C5D9C9 D4404040 553+ DC CL8'VERIM instruction name			
000010D4 0000114C 554+ DC A(RE1+16) address of v1 source 000010D8 0000115C 555+ DC A(RE1+32) address of v2 source			
000010DC 0000116C 556+ DC A(RE1+48) address of v3 source			
000010E0 00000010 557+ DC A(16) result length 000010E4 0000113C 558+REA1 DC A(RE1) result address			
000010E8 00000000 00000000 559+ DS FD gap			
000010F0 00000000 00000000 560+V101 DS XL16 V1 output 000010F8 00000000 00000000			
00001100 00000000 00000000 561+ DS FD gap			
562+* 00001108			
00001108 E310 5014 0014 00000014 564+ LGF R1, V1ADDR load v1 source 0000110E E751 0000 0806 00000000 565+ VL v21, 0(R1) use v21 to test decoder			
00001114 E310 5018 0014 00000018 566+ LGF R1, V2ADDR load v2 source			
0000111A E761 0000 0806 00000000 567+ VL v22, 0(R1) use v22 to test decoder 00001120 E310 501C 0014 0000001C 568+ LGF R1, V3ADDR load v3 source			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			
00001132 E750 5030 080E 000010F0 571+ VST V21, V101 save v1 output			
00001138 07FB 572+ BR R11 return 0000113C 573+RE1 DC 0F xl16 expected result			
0000113C 574+ DROP R5	٦,		
0000113C 00010203 04050607 575 DC XL16' 0001020304050607 08090A0B0C0D0E0F' 00001144 08090A0B 0C0D0E0F	resul t		
0000114C 00010203 04050607 576 DC XL16' 0001020304050607 08090A0B0C0D0E0F'	v1		
00001154 08090A0B 0C0D0E0F 0000115C 0F0E0D0C 0B0A0908 577 DC XL16' 0F0E0D0C0B0A0908 0706050403020100' 00001164 07060504 03020100 577 DC XL16' 0F0E0D0C0B0A0908 0706050403020100'	v2		

								•		Page
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT					
00116C 001174	00000000 00000000				578	DC	XL16' 00000000000000	0000 0000000000000000000000000000000000	v3	
					579 580	VRI D	VERIM, O, O			
01180					581 +	DS	OFD			
01180			00001180		582 +	USING		base for test data and t	test routine)
01180	000011C8				583+T2	DC	A(X2)	address of test routine		
01184	0002				584+	DC	H' 2'	test number		
01186	00				585 +	DC	X' 00'	! A C! -1 J		
01187 01188	00 00				586+ 587+	DC DC	HL1'0' HL1'0'	i4 field m5 field		
01189	E5C5D9C9	D4404040			588+	DC	CL8' VERIM	instruction name		
01194	0000120C	D4404040			589+	DC DC	A(RE2+16)	address of v1 source		
01198	0000120C				590+	DC	A(RE2+32)	address of v2 source		
0119C	0000122C				591+	DC	A(RE2+48)	address of v3 source		
011A0	00000010				592 +	DC	A(16)	result length		
011A4	000011FC				593+REA2	DC	A(RE2)	result address		
011A8	00000000				594 +	DS	FD	gap		
011B0	00000000				595+V102	DS	XL16	gap V1 output		
011B8	0000000				* 00	D.C.	TID.			
011C0	0000000	00000000			596 +	DS	FD	gap		
011CO					597+* 598+X2	DC	0F			
011C8 011C8	E310 5014	0014		0000014	598+ <i>A</i> 2 599+	DS LGF	R1, V1ADDR	load v1 source		
011C8 011CE	E751 0000			00000014	600+	VL	v21, 0(R1)	use v21 to test decoder		
0110L 011D4	E310 5018			00000000	601+	LGF	R1, V2ADDR	load v2 source		
011DA	E761 0000			00000000	602+	VL	v22, O(R1)	use v22 to test decoder		
011E0	E310 501C			0000001C	603+	LGF	R1, V3ADDR	load v3 source		
011E6	E771 0000	0806		0000000	604 +	VL	v23, 0(R1)	use v23 to test decoder		
011EC	E756 7000				605 +		V21, V22, V23, 0, 0	test instruction		
011F2	E750 5030	080E		000011B0	606+	VST	V21, V102	save v1 output		
011F8	07FB				607+	BR	R11	return		
011FC					608+RE2	DC	OF	xl16 expected result		
011FC	OFOEODOC	0 0 010000			609+ 610	DROP DC	R5	908 0706050403020100'	result	
011FC 01204	07060504				010	DC	ALIO UFUEUDUCUBUAG	1908 0700030403020100	resurt	
01204 0120C					611	DC	XI 16' 0001020304050	0607 08090A0B0C0D0E0F'	v1	
01214					011	ЪС	ALIO 000102000-1000	OCCUPATION OF THE PROPERTY OF	V 1	
0121C	OFOEODOC				612	DC	XL16' OFOEODOCOBOAG	908 0706050403020100'	v2	
01224						-				
	FFFFFFF				613	DC	XL16' FFFFFFFFFFF	FFF FFFFFFFFFFFFFFFFF	v 3	
01234	FFFFFFF	FFFFFFF								
					614					
					616 * case	1				
					618 *Byte					
					619	VRI D	VERIM, O, O			
01240					620+	DS DS	OFD			
01240			00001240		621+	USING		base for test data and t	test routine	<u>.</u>
01240	00001288				622+T3	DC	A(X3)	address of test routine		
01244	0003				623+	DC	H'3'	test number		
01246	00				624+	DC	X' 00'			
01247	00				625+	DC		i4 field		
01248	00 E5 C5 D0 C0	D4404040			626+	DC	HL1'0'	m5 field		
01249	E5C5D9C9	J44U4U4U			627+	DC	CL8' VERIM	instruction name		

ASMA Ver.	0. 7. 0 zvector- e7-2	27-VERIM					15 Apr 2025	12: 39: 49	Page	17
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
00001254	000012CC			628+	DC	A(RE3+16)	address of v1 source			
00001258	000012DC			629+	DC	A(RE3+32)	address of v2 source			
0000125C	000012EC			630+	DC	A(RE3+48)	address of v3 source			
00001260	00000010			631+	DC	A(16)	result length			
00001264	000012BC			632+REA3	DC	A(RE3)	result address			
00001268	00000000 00000000			633+	DS	FD				
00001270	0000000 00000000			634+V103	DS	XL16	gap V1 output			
00001270	0000000 00000000			00111100	DO .	ALIO	VI oucput			
00001270	0000000 00000000			635+	DS	FD	ďan			
00001200	0000000 0000000			636+*	טט	T D	gap			
00001288				637+X3	DS	0F				
	E310 5014 0014		00000014	638+	LGF		load v1 soumos			
00001288						R1, V1ADDR	load v1 source			
0000128E	E751 0000 0806		00000000	639+	VL	v21, 0(R1)	use v21 to test decoder			
00001294	E310 5018 0014		00000018	640+	LGF	R1, V2ADDR	load v2 source			
0000129A	E761 0000 0806		00000000	641+	VL LCE	v22, 0(R1)	use v22 to test decoder			
000012A0	E310 501C 0014		0000001C	642+	LGF	R1, V3ADDR	load v3 source			
000012A6	E771 0000 0806		0000000	643+	VL	v23, 0(R1)	use v23 to test decoder			
000012AC	E756 7000 0E72			644+		V21, V22, V23, 0, 0	test instruction			
000012B2	E750 5030 080E		00001270	645+	VST	V21, V103	save v1 output			
000012B8	07FB			646 +	BR	R11	return			
000012BC				647+RE3	DC	OF	xl16 expected result			
000012BC				648 +	DROP	R5	-			
000012BC	F0F1F2F3 F4F5F6F7			649	DC	XL16' F0F1F2F3F4F5	F6F7 F8F9FAFBFCFDFEFF'	resul t		
000012C4	F8F9FAFB FCFDFEFF									
000012CC	FOFOFOFO FOFOFOFO			650	DC	XL16' F0F0F0F0F0F0	FOFO FOFOFOFOFOFO'	v1		
000012D4	FOFOFOFO FOFOFOFO									
000012DC	00010203 04050607			651	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
000012E4	08090A0B OCODOEOF									
000012EC	OFOFOFOF OFOFOFOF			652	DC	XL16' OFOFOFOFOFOF	OFOF OFOFOFOFOFOFOF'	v 3		
000012F4	OFOFOFOF OFOFOFOF									
				653						
				654	VRT D	VERIM, 1, 0				
00001300				655+	DS DS	OFD				
00001300		00001300		656+	USI NG	=	base for test data and t	est routi	ne	
00001300	00001348	00001000		657+T4	DC	A(X4)	address of test routine	coc rouci		
00001304	0004			658+	DC	H' 4'	test number			
00001304	00			659+	DC	X' 00'	cese number			
00001307	01			660+	DC	HL1' 1'	i4 field			
00001307	00			661+	DC	HL1' 0'	m5 field			
00001308	E5C5D9C9 D4404040			662+	DC DC	CL8' VERIM	instruction name			
00001309	0000138C			663+	DC DC	A(RE4+16)	address of v1 source			
00001314	0000138C 0000139C			664+	DC	A(RE4+10) A(RE4+32)	address of v1 source			
00001318 0000131C				665+	DC DC					
	000013AC					A(RE4+48)	address of v3 source			
00001320	0000010			666+	DC	A(16)	result length			
00001324	0000137C			667+REA4	DC	A(RE4)	result address			
00001328	00000000 00000000			668+	DS	FD VI 10	gap			
00001330	0000000 00000000			669+V104	DS	XL16	V1 output			
00001338	00000000 00000000			070	DC	ED				
00001340	0000000 00000000			670+	DS	FD	gap			
00004046				671+*	DC	O.F.				
00001348	T040 F044 0555		0000000	672+X4	DS	OF				
00001348	E310 5014 0014		00000014	673+	LGF	R1, V1ADDR	load v1 source			
0000134E	E751 0000 0806		0000000	674+	VL	v21, 0(R1)	use v21 to test decoder			
00001354	E310 5018 0014		00000018	675+	LGF	R1, V2ADDR	load v2 source			
0000135A	E761 0000 0806		0000000	676+	VL_	v22, 0(R1)	use v22 to test decoder			
00001360	E310 501C 0014		000001C	677+	LGF	R1, V3ADDR	load v3 source			

		ector- e7- 2°						15 Apr 202	25 12: 39: 49 Pa	age 1
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI					
0001366 000136C	E771 0000 E756 7001			0000000	678+ 679+	VL VERI M	v23, 0(R1) (V21, V22, V23, 1, 0	use v23 to test decode test instruction	er	
0001372	E750 5030	080E		00001330	680+	VST	V21, V104	save v1 output		
0001378 000137C	07FB				681+ 682+RE4	BR DC	R11 OF	return xl16 expected result		
000137C					683 +	DROP	R5	-		
000137C 0001384	F0F2F4F6 F0F2F4F6				684	DC	XL16' F0F2F4F6F8FA	FCFE F0F2F4F6F8FAFCFE'	resul t	
000138C 0001394					685	DC	XL16' F0F0F0F0F0F0	FOFO FOFOFOFOFOFOFO'	v1	
000139C	00010203	04050607			686	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2	
	OFOFOFOF	OFOFOFOF			687	DC	XL16' OFOFOFOFOFOF	OFOF OFOFOFOFOFOFOF'	v 3	
00013B4	OFOFOFOF	OFOFOFOF			688					
					689		VERIM, 2, 0			
00013C0 00013C0			000013C0		690+ 691+	DS USING	OFD * D 5	base for test data and	l tost routino	
00013C0 00013C0	00001408		00001300		692+T5	DC	A(X5)	address of test routin		
00013C4	0005				693+	DC	H' 5'	test number		
00013C6	00				694+ 695+	DC DC	X' 00'	: 4 field		
00013C7 00013C8	02 00				696+	DC DC	HL1'2' HL1'0'	i4 field m5 field		
00013C9	E5C5D9C9	D4404040			697+	DC	CL8' VERIM	instruction name		
00013D4	0000144C				698 +	DC	A(RE5+16)	address of v1 source		
00013D8	0000145C				699+	DC	A(RE5+32)	address of v2 source		
00013DC 00013E0	0000146C 00000010				700+ 701+	DC DC	A(RE5+48) A(16)	address of v3 source		
00013E0 00013E4	0000010 0000143C				701+ 702+REA5	DC DC	A(RE5)	result length result address		
00013E8	00000000	00000000			703+	DS	FD			
00013F0	00000000				704+V105	DS	XL16	gap V1 output		
00013F8	0000000				705	DC	EN			
0001400	0000000	00000000			705+ 706+*	DS	FD	gap		
0001408 0001408	E310 5014	0014		00000014	707+X5 708+	DS LGF	OF R1, V1ADDR	lood v1 soumes		
0001408 000140E	E751 0000			00000014	708+ 709+	VL	v21, 0(R1)	load v1 source use v21 to test decode	r	
0001414	E310 5018			00000018	710+	LGF	R1, V2ADDR	load v2 source	, 1	
000141A	E761 0000			0000000	711+	VL	v22, 0(R1)	use v22 to test decode	er	
0001420	E310 5010			0000001C	712+	LGF	R1, V3ADDR	load v3 source		
0001426 000142C	E771 0000 E756 7002			00000000	713+ 714+	VL VERIM	v23, 0(R1) V21, V22, V23, 2, 0	use v23 to test decode test instruction	er	
0001420	E750 7002			000013F0	715+	VERTIVI	V21, V105	save v1 output		
0001438	07FB				716+	BR	R11	return		
000143C					717+RE5	DC	0F	xl16 expected result		
000143C	EUE/1EOEC	EUE/EOEC			718+	DROP	R5	EQEC ENEMEQUECENDADORCI	nocul +	
000143C 0001444	F0F4F8FC F0F4F8FC				719	DC	ALIO FUF4F8FUFUF4	F8FC F0F4F8FCF0F4F8FC'	resul t	
0001444 000144C	F0F0F0F0				720	DC	XL16' F0F0F0F0F0F0	FOFO FOFOFOFOFOFO'	$\mathbf{v1}$	
0001454	F0F0F0F0	F0F0F0F0								
000145C 0001464	00010203 08090A0B				721	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2	
000146C	OFOFOFOF	OFOFOFOF			722	DC	XL16' OFOFOFOFOFOF	OFOF OFOFOFOFOFOFOF'	v3	
0001474	OFOFOFOF	UFUFUFUF			723 724	VRI_D	VERIM, 5, 0			

ASMA Ver.	0. 7. 0 zvector- e7- 2°	7- VERI M					15 Apr 2025	12: 39: 49 F	Page 20
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001580	00000000 00000000			775+ 776+*	DS	FD	gap		
00001588 00001588 0000158E	E310 5014 0014 E751 0000 0806		00000014 00000000	777+X7 778+ 779+	DS LGF VL	OF R1, V1ADDR v21, O(R1)	load v1 source use v21 to test decoder		
00001594	E310 5018 0014		0000018	780 +	LGF	R1, V2ADDR	load v2 source		
0000159A 000015A0	E761 0000 0806 E310 501C 0014		0000000 000001C	781+ 782+		v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
000015A6 000015AC 000015B2	E771 0000 0806 E756 7007 0E72 E750 5030 080E		0000000 00001570	783+ 784+ 785+	VL VERIM VST	v23, 0(R1) V21, V22, V23, 7, 0 V21, V107	use v23 to test decoder test instruction save v1 output		
000015B8 000015BC	07FB		00001070	786+ 787+RE7	BR DC	R11 0F	return xl16 expected result		
000015BC 000015BC 000015C4	F0F0F1F1 F2F2F3F3 F4F4F5F5 F6F6F7F7			788+ 789	DROP DC	R5 XL16' F0F0F1F1F2F2I	F3F3 F4F4F5F5F6F6F7F7'	resul t	
	FOFOFOFO FOFOFOFO FOFOFOFO FOFOFOFO			790	DC	XL16' F0F0F0F0F0F0I	FOFO FOFOFOFOFOFO'	v1	
000015DC 000015E4	00010203 04050607 08090A0B 0C0D0E0F			791	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v2	
000015EC 000015F4	OFOFOFOF OFOFOFOF OFOFOFOF OFOFOFOF			792	DC	XL16' OFOFOFOFOFO	OFOF OFOFOFOFOFOFOF'	v3	
00001000				793 794		VERI M, 255, 0		255->1 righ	ıt
00001600 00001600		00001600		795+ 796+	DS USING	OFD *, R5	base for test data and t	test routine	.
00001600 00001604 00001606	00001648 0008 00			797+T8 798+ 799+	DC DC DC	A(X8) H' 8' X' 00'	address of test routine test number		
00001607 00001608 00001609	FF 00 E5C5D9C9 D4404040			800+ 801+ 802+	DC DC DC	HL1' 255' HL1' 0' CL8' VERI M'	i4 field m5 field instruction name		
00001614 00001618	0000168C 0000169C			803+ 804+	DC DC	A(RE8+16) A(RE8+32)	address of v1 source address of v2 source		
0000161C 00001620	000016AC 00000010			805+ 806+	DC DC	A(RE8+48) A(16)	address of v3 source result length		
00001624 00001628	0000167C 00000000 00000000			807+REA8 808+	DC DS	A(RE8) FD	result address		
00001630 00001638	00000000 00000000			809+V108	DS	XL16	gap V1 output		
00001640	0000000 00000000			810+ 811+*	DS	FD	gap		
00001648 00001648	E310 5014 0014		00000014	812+X8 813+	DS LGF	OF R1, V1ADDR	load v1 source		
0000164E	E751 0000 0806		00000000	814+	VL	v21, 0(R1)	use v21 to test decoder		
0000165A	E310 5018 0014 E761 0000 0806		$00000018 \\ 00000000$	815+ 816+	VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
00001660 00001666 0000166C	E310 501C 0014 E771 0000 0806 E756 70FF 0E72		0000001C 00000000	817+ 818+ 819+	LGF VL VFRIM	R1, V3ADDR v23, O(R1) V21, V22, V23, 255, O	load v3 source use v23 to test decoder test instruction		
00001672 00001678	E750 5030 080E 07FB		00001630	820+ 821+	VST BR	V21, V108 R11	save v1 output return		
	F0F0F1F1 F2F2F3F3			822+RE8 823+ 824	DC DROP DC		xl16 expected result F3F3 F4F4F5F5F6F6F7F7'	resul t	
00001684	F4F4F5F5 F6F6F7F7								

ASMA Ver.	0. 7. 0 zvector- e7- 2	7-VERIM					15 Apr 2025	12: 39: 49 Page 21
LOC	OBJECT CODE	ADDR1	ADDR2	STMF				
0000168C 00001694	FOFOFOFO FOFOFOFO FOFOFOFO FOFOFOFO			825	DC	XL16' F0F0F0F0F0F0F0	FOFO FOFOFOFOFOFO'	v1
0000169C	00010203 04050607			826	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v2
000016A4 000016AC	08090A0B OCODOEOF OFOFOFOF OFOFOFOF			827	DC	XL16' OFOFOFOFOFO	FOF OFOFOFOFOFOFOF'	v 3
000016B4	OFOFOFOF OFOFOFOF			828				
00001600				829		VERI M, 254, 0		254->2 right
000016C0 000016C0	00004700	000016C0		830+ 831+	DS USING		base for test data and	
000016C0 000016C4	00001708 0009			832+T9 833+	DC DC	A(X9) H' 9'	address of test routine test number	
000016C6 000016C7	00 FE			834+ 835+	DC DC	X' 00' HL1' 254'	i4 field	
000016C8	00			836+	DC	HL1' 0'	m5 field	
000016C9 000016D4	E5C5D9C9 D4404040 0000174C			837+ 838+	DC DC	CL8' VERIM' A(RE9+16)	instruction name address of v1 source	
000016D8	0000175C 0000176C			839+ 840+	DC	A(RE9+32)	address of v2 source address of v3 source	
000016DC 000016E0	0000010			841+	DC DC	A(RE9+48) A(16)	result length	
000016E4 000016E8	0000173C 0000000 00000000			842+REA9 843+	DC DS	A(RE9) FD	result address	
000016F0	0000000 0000000			844+V109	DS	XL16	gap V1 output	
000016F8 00001700	00000000 00000000			845+ 846+*	DS	FD	gap	
00001708 00001708	E310 5014 0014		0000014	847+X9 848+	DS LGF	OF R1, V1ADDR	load v1 source	
0000170E	E751 0000 0806		00000000	849+	VL	v21, 0(R1)	use v21 to test decoder	
00001714 0000171A	E310 5018 0014 E761 0000 0806		00000018 00000000	850+ 851+	VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder	
00001720 00001726	E310 501C 0014 E771 0000 0806		0000001C 00000000	852+ 853+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder	
0000172C	E756 70FE 0E72			854+	VERI M	V21, V22, V23, 254, 0	test instruction	
00001732 00001738	E750 5030 080E 07FB		000016F0	855+ 856+	VST BR	V21, V109 R11	save v1 output return	
0000173C 0000173C				857+RE9 858+	DC DROP	OF R5	xl16 expected result	
0000173C	F0F0F0F0 F1F1F1F1			859	DC		F1F1 F2F2F2F2F3F3F3F3'	resul t
	F2F2F2F2 F3F3F3F3 F0F0F0F0 F0F0F0F0			860	DC	XL16' F0F0F0F0F0F0F	FOFO FOFOFOFOFOFOFO'	v1
00001754 0000175C	F0F0F0F0 F0F0F0F0 00010203 04050607			861	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v2
00001764	08090A0B OCODOEOF							
0000176C 00001774	OFOFOFOF OFOFOFOF OFOFOFOF OFOFOFOF			862	DC	XL16 UFUFUFUFUFUFUFU	OFOF OFOFOFOFOFOFOF'	v 3
				863 864		VERI M, 250, 0		250->6 right
00001780 00001780		00001780		865+ 866+	DS USING	OFD *. R5	base for test data and	test routine
00001780	000017C8			867+T10	DC	A(X10)	address of test routine	
$00001784 \\ 00001786$	000A 00			868+ 869+	DC DC	H' 10' X' 00'	test number	
00001787 00001788	FA 00			870+ 871+	DC DC	HL1' 250' HL1' 0'	i4 field m5 field	
00001789	E5C5D9C9 D4404040			872+	DC	CL8' VERIM	instruction name	

ASMA Ver.	0. 7. 0 zvector-e7-2	27- VERI M					15 Apr 2025	12: 39: 49	Page	22
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00001794	0000180C			873+	DC	A(RE10+16)	address of v1 source			
00001798	0000181C			874+	DC	A(RE10+32)	address of v2 source			
0000179C	0000182C			875+	DC	A(RE10+48)	address of v3 source			
000017A0	0000010			876+	DC	A(16)	result length			
000017A4	000017FC			877+REA10	DC	A(RE10)	result address			
000017A8	00000000 00000000			878+	DS	FD	gap V1 output			
000017B0	00000000 00000000			879+V1010	DS	XL16	VI output			
000017B8	00000000 00000000			880+	DC	FD	don			
000017C0	00000000 00000000			881+*	DS	ГV	gap			
000017C8				882+X10	DS	0F				
000017C8	E310 5014 0014		0000014	883+	LGF	R1, V1ADDR	load v1 source			
000017CE	E751 0000 0806		00000000	884+	VL	v21, 0(R1)	use v21 to test decoder			
000017D4	E310 5018 0014		00000018	885+	LGF	R1, V2ADDR	load v2 source			
000017DA	E761 0000 0806		0000000	886+	VL	v22, 0(R1)	use v22 to test decoder			
000017E0	E310 501C 0014		000001C	887+	LGF	R1, V3ADDR	load v3 source			
000017E6	E771 0000 0806		0000000	888+	VL	v23, 0(R1)	use v23 to test decoder			
000017EC	E756 70FA 0E72		00004770	889+	VERIM	V21, V22, V23, 250, 0				
000017F2	E750 5030 080E		000017B0	890+	VST	V21, V1010	save v1 output			
000017F8 000017FC	07FB			891+ 892+RE10	BR DC	R11 0F	return			
000017FC 000017FC				893+	DROP	R5	xl16 expected result			
000017FC	F0F4F8FC F0F4F8FC			894	DC		F8FC F0F4F8FCF0F4F8FC'	resul t		
00001710	FOF4F8FC FOF4F8FC			001	ЪС	ALIO TOTATOTOTOTA	010 101 11 01 01 01 11 01 0	1 CSul C		
0000180C	FOFOFOFO FOFOFOFO			895	DC	XL16' F0F0F0F0F0F0I	FOFO FOFOFOFOFOFO'	v1		
00001814	FOFOFOFO FOFOFOFO									
0000181C	00010203 04050607			896	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v2		
00001824	08090A0B OCODOEOF							_		
0000182C	OFOFOFOF OFOFOFOF			897	DC	XL16' OFOFOFOFOFO	OFOF OFOFOFOFOFOFOF'	v3		
00001834	OFOFOFOF OFOFOFOF			898						
				899	VPT D	VERI M, 248, 0		248-8 rigl	h+	
00001840				900+	DS DS	OFD		240-0 11gl	пс	
00001840		00001840		901+	USING	=	base for test data and	test routi	ne	
00001840	00001888	00001010		902+T11		A(X11)	address of test routine			
00001844	000B			903+	DC	H`11'	test number			
00001846	00			904+	DC	X' 00'				
00001847	F8			905+	DC	HL1' 248'	i4 field			
00001848	00 E5C5D0C0 D4404040			906+	DC	HL1' 0'	m5 field			
00001849	E5C5D9C9 D4404040			907+	DC DC	CL8' VERIM	instruction name			
00001854 00001858	000018CC 000018DC			908+ 909+	DC DC	A(RE11+16) A(RE11+32)	address of v1 source address of v2 source			
0000185C	000018EC			910+	DC DC	A(RE11+32) A(RE11+48)	address of v2 source			
00001830	00001010			910+ 911+	DC	A(16)	result length			
00001864	000018BC			912+REA11	DC	A(RE11)	result address			
00001868	0000000 00000000			913+	DS	FD	gap			
00001870	0000000 00000000			914+V1011	DS	XL16	V1 output			
00001878	00000000 00000000									
00001880	00000000 00000000			915+ 916+*	DS	FD	gap			
00001888				917+X11	DS	0F				
00001888	E310 5014 0014		0000014	918+	LGF	R1, V1ADDR	load v1 source			
0000188E	E751 0000 0806		00000000	919+	VL	v21, 0(R1)	use v21 to test decoder			
00001894	E310 5018 0014		00000018	920+	LGF	R1, V2ADDR	load v2 source			
0000189A	E761 0000 0806		00000000	921+	VL	v22, 0(R1)	use v22 to test decoder			
000018A0	E310 501C 0014		000001C	922+	LGF	R1, V3ADDR	load v3 source			

DS

FD

gap

985 +

000019E8

	0. 7. 0 zvector- e7-						15 Apr 2025	12: 39: 49	rage
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
0019F0 0019F8	00000000 00000000 0000000 00000000			986+V1013	DS	XL16	V1 output		
001A00	00000000 00000000			987+ 988+*	DS	FD	gap		
001A08				989+X13	DS	0F			
001A08	E310 5014 0014		00000014	990+	LGF	R1, V1ADDR	load v1 source		
001A0E	E751 0000 0806		00000000	991+	\mathbf{VL}	v21, 0(R1)	use v21 to test decoder		
001A14	E310 5018 0014		00000018	992+	LGF	R1, V2ADDR	load v2 source		
001A1A	E761 0000 0806		00000000	993+	VL	v22, O(R1)	use v22 to test decoder		
001A20	E310 501C 0014		0000001C	994+	LGF	R1, V3ADDR	load v3 source		
001A26	E771 0000 0806		0000000	995+	VL	v23, 0(R1)	use v23 to test decoder		
001A2C 001A32	E756 7001 1E72 E750 5030 080E		000019F0	996+ 997+	VERIM VST	V21, V22, V23, 1, 1 V21, V1013	test instruction		
001A32	07FB		000019F0	997+ 998+	BR	R11	save v1 output return		
001A3C	UTIB			999+RE13	DC	OF	xl16 expected result		
001A3C				1000+	DROP	R5	arro enpecceu resure		
001A3C	F0F2F4F6 F8FAFCFE			1001	DC		FCFE F0F2F4F6F8FAFCFE'	resul t	
001A44	F0F2F4F6 F8FAFCFE								
001A4C	FOFOFOFO FOFOFOFO			1002	DC	XL16' F0F0F0F0F0F0	FOFO FOFOFOFOFOFO'	v1	
001A54	FOFOFOFO FOFOFOFO								
001A5C	00010203 04050607			1003	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2	
001A64	08090A0B 0C0D0E0F			1001	D.C.	W 401 0F0F0F0F0F0F0F			
001A6C	OFOFOFOF OFOFOFOF			1004	DC	XL16' OFOFOFOFOFOF	OFOF OFOFOFOFOFOFOF	v3	
)01A74	OFOFOFOF OFOFOFOF			1005					
001100				1006		VERI M, 2, 1			
001A80		00001400		1007+ 1008+	DS USI NG	OFD * DE	hass for tost data and t	toot moutine	
001A80 001A80	00001AC8	00001A80		1008+ 1009+T14	DC DC	A(X14)	base for test data and taddress of test routine	test routine	•
001A84	000E			1010+	DC	H' 14'	test number		
001A86	00			1011+	DC	X' 00'	cese number		
001A87	02			1012+	DC	HL1' 2'	i4 field		
001A88	01			1013+	DC	HL1' 1'	mő field		
001A89				1014+	DC	CL8' VERIM	instruction name		
001A94				1015+	DC	A(RE14+16)	address of v1 source		
001A98	00001B1C			1016+	DC	A(RE14+32)	address of v2 source		
001A9C				1017+	DC	A(RE14+48)	address of v3 source		
001AA0 001AA4	00000010 00001AFC			1018+	DC DC	A(16) A(DE14)	result length		
	00001AFC 00000000 00000000			1019+REA14 1020+	DC DS	A(RE14) FD	result address		
10.1 M/B	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						gap		
				1021+V1014	DS	XL16	VI QUEDUF		
001AB0	0000000 00000000			1021+V1014	DS	XL16	V1 output		
001AB0 001AB8				1021+V1014 1022+	DS DS	FD FD	-		
001AB0 001AB8	00000000 00000000 0000000 00000000						gap		
001AB0 001AB8 001AC0	00000000 00000000 00000000 00000000 000000			1022+ 1023+* 1024+X14	DS DS	FD OF	gap		
001AB0 001AB8 001AC0 001AC8 001AC8	00000000 00000000 00000000 00000000 000000		00000014	1022+ 1023+* 1024+X14 1025+	DS DS LGF	FD OF R1, V1ADDR	gap load v1 source		
001AB0 001AB8 001AC0 001AC8 001AC8 001ACE	00000000 00000000 00000000 00000000 000000		0000000	1022+ 1023+* 1024+X14 1025+ 1026+	DS DS LGF VL	FD OF R1, V1ADDR v21, O(R1)	gap load v1 source use v21 to test decoder		
001AB0 001AB8 001AC0 001AC8 001AC8 001ACE 001AD4	00000000 00000000 00000000 00000000 000000		00000000 00000018	1022+ 1023+* 1024+X14 1025+ 1026+ 1027+	DS DS LGF VL LGF	FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR	load v1 source use v21 to test decoder load v2 source		
001AB0 001AB8 001AC0 001AC8 001AC8 001ACE 001AD4 001ADA	00000000 00000000 00000000 00000000 000000		00000000 00000018 00000000	1022+ 1023+* 1024+X14 1025+ 1026+ 1027+ 1028+	DS DS LGF VL LGF VL	FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1)	load v1 source use v21 to test decoder load v2 source use v22 to test decoder		
001AB0 001AB8 001AC0 001AC8 001AC8 001ACE 001AD4 001ADA 001AE0	00000000 00000000 00000000 00000000 000000		00000000 00000018 00000000 0000001C	1022+ 1023+* 1024+X14 1025+ 1026+ 1027+ 1028+ 1029+	DS DS LGF VL LGF VL LGF	FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR	load v1 source use v21 to test decoder load v2 source use v22 to test decoder load v3 source		
001AB0 001AB8 001AC0 001AC8 001AC8 001ACE 001AD4 001ADA 001AE0 001AE6	00000000 00000000 00000000 000000000 000000		00000000 00000018 00000000	1022+ 1023+* 1024+X14 1025+ 1026+ 1027+ 1028+ 1029+ 1030+	DS DS LGF VL LGF VL LGF VL	FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	load v1 source use v21 to test decoder load v2 source use v22 to test decoder load v3 source use v23 to test decoder		
001AB0 001AB8 001AC0 001AC8 001AC8 001ACE 001AD4 001ADA 001AE0 001AE6 001AEC	00000000 00000000 00000000 000000000 000000		0000000 0000018 0000000 000001C 00000000	1022+ 1023+* 1024+X14 1025+ 1026+ 1027+ 1028+ 1029+ 1030+ 1031+	DS DS LGF VL LGF VL LGF VL VERIM	FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V21, V22, V23, 2, 1	load v1 source use v21 to test decoder load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction		
001AA8 001AB0 001AC0 001AC0 001AC8 001ACE 001AD4 001ADA 001AE0 001AE0 001AEC 001AF2	00000000 00000000 00000000 000000000 00000000		00000000 00000018 00000000 0000001C	1022+ 1023+* 1024+X14 1025+ 1026+ 1027+ 1028+ 1029+ 1030+ 1031+ 1032+	DS DS LGF VL LGF VL LGF VL VERIM VST	FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V21, V22, V23, 2, 1 V21, V1014	load v1 source use v21 to test decoder load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction save v1 output		
001AB0 001AB8 001AC0 001AC8 001AC8 001ACE 001AD4 001ADA 001AE0 001AE6 001AEC	00000000 00000000 00000000 000000000 000000		0000000 0000018 0000000 000001C 00000000	1022+ 1023+* 1024+X14 1025+ 1026+ 1027+ 1028+ 1029+ 1030+ 1031+	DS DS LGF VL LGF VL LGF VL VERIM	FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V21, V22, V23, 2, 1	load v1 source use v21 to test decoder load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction		

ASMA Ver.	0. 7. 0 zvector- e7- 2	7-VERIM					15 Apr 2025	12: 39: 49	Page	26
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00001AFC 00001B04	F0F4F8FC F0F4F8FC F0F4F8FC F0F4F8FC			1036	DC	XL16' F0F4F8FCF0F4	F8FC F0F4F8FCF0F4F8FC'	result		
	FOFOFOFO FOFOFOFO FOFOFOFO FOFOFOFO			1037	DC	XL16' F0F0F0F0F0F0	FOFO FOFOFOFOFOFO'	v1		
	00010203 04050607 08090A0B 0C0D0E0F			1038	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
00001B2C	OFOFOFOF OFOFOFOF OFOFOFOF OFOFOFOF			1039	DC	XL16' OFOFOFOFOFOF	OFOF OFOFOFOFOFOF'	v3		
00001B40				1040 1041 1042+	VRI_D DS	VERIM, 5, 1 OFD				
00001B40		00001B40		1042+ 1043+	USING		base for test data and	test routin	ne	
00001B40	00001B88			1044+T15	DC	A(X15)	address of test routine			
00001B44 00001B46	000F 00			1045+ 1046+	DC DC	H' 15' X' 00'	test number			
00001B47	05			1040+ 1047+	DC DC	HL1'5'	i4 field			
00001B48	01			1048+	DC	HL1' 1'	m5 field			
00001B49	E5C5D9C9 D4404040			1049+	DC	CL8' VERIM	instruction name			
00001B54 00001B58	00001BCC 00001BDC			1050+ 1051+	DC DC	A(RE15+16) A(RE15+32)	address of v1 source address of v2 source			
00001B5C	00001BEC			1052+	DC	A(RE15+32) A(RE15+48)	address of v2 source			
00001B60	00000010			1053+	DC	A(16)	result length			
00001B64	00001BBC			1054+REA15	DC	A(RE15)	result address			
00001B68	0000000 00000000			1055+	DS	FD	gap V1 output			
00001B70 00001B78	00000000 00000000 0000000 00000000			1056+V1015	DS	XL16	vi output			
00001B70	0000000 00000000			1057+	DS	FD	gap			
00001700				1058+*	DC	OF				
00001B88 00001B88	E310 5014 0014		00000014	1059+X15 1060+	DS LGF	OF R1, V1ADDR	load v1 source			
00001B8E	E751 0000 0806		00000014	1061+	VL	v21, 0(R1)	use v21 to test decoder			
00001B94	E310 5018 0014		0000018	1062+	LGF	R1, V2ADDR	load v2 source			
	E761 0000 0806		0000000		VL	v22, 0(R1)	use v22 to test decoder			
00001BA0 00001BA6	E310 501C 0014 E771 0000 0806		0000001C 00000000	1064+ 1065+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
	E771 0000 0800 E756 7005 1E72		0000000	1066+		V23, U(N1) V21, V22, V23, 5, 1	test instruction			
	E750 5030 080E		00001B70	1067+	VST	V21, V1015	save v1 output			
00001BB8	07FB			1068+	BR	R11	return			
00001BBC				1069+RE15	DC DDOD	OF D5	xl16 expected result			
00001BBC 00001BBC	FOFOFOFO FOFOFOFO			1070+ 1071	DROP DC	R5 XL16' FOFOFOFOFOFO	F0F0 F1F1F1F1F1F1F1'	resul t		
00001BC4	F1F1F1F1 F1F1F1F1			1071	ЪС	ALIO TOTOTOTOTO		1 CSul C		
00001BCC	FOFOFOFO FOFOFOFO			1072	DC	XL16' F0F0F0F0F0F0	FOFO FOFOFOFOFOFOFO'	$\mathbf{v1}$		
00001BD4	FOFOFOFO FOFOFOFO			1070	D.C.	WI 401 000400000407	0000 00000 1000000000000000000000000000	0		
00001BDC 00001BE4	00010203 04050607 08090A0B 0C0D0E0F			1073	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
00001BEC	OFOFOFOF OFOFOFOF			1074	DC	XL16' OFOFOFOFOF	OFOF OFOFOFOFOFOFOF'	v3		
00001BF4	OFOFOFOF OFOFOFOF			1075	Unt n	VEDIM 7 1				
00001C00				1076 1077+	DS DS	VERIM, 7, 1 OFD				
00001C00		00001C00		1077+ 1078+	USI NG		base for test data and	test routir	ne	
00001C00	00001C48	30001000		1079+T16	DC	A(X16)	address of test routine			
00001C04	0010			1080+	DC	H'16'	test number			
	00			1081+	DC	X' 00'	: 4 C: -1 1			
00001C07	U/			1082+	DC	HL1' 7'	i4 field			

OFOFOFOF OFOFOFOF

00001E34

ASMA Ver.	0.7.0 zvector-e7-2	7- VERI M					15 Apr 2025	12: 39: 49	Page	29
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				1180 1181	VRI_D	VERI M, 250, 1		250->6 rig	ght	
00001E40 00001E40 00001E40	00001E88	00001E40		1182+ 1183+ 1184+T19	DS USING DC	OFD *, R5 A(X19)	base for test data and taddress of test routine	test routin	ie	
00001E44 00001E46	0013 00 FA			1185+ 1186+ 1187+	DC DC DC	H' 19' X' 00' HL1' 250'	test number i4 field			
00001E48 00001E49	01 E5C5D9C9 D4404040			1188+ 1189+	DC DC	HL1' 1' CL8' VERIM	m5 field instruction name			
00001E54 00001E58 00001E5C	00001ECC 00001EDC 00001EEC			1190+ 1191+ 1192+	DC DC DC	A(RE19+16) A(RE19+32) A(RE19+48)	address of v1 source address of v2 source address of v3 source			
00001E60 00001E64 00001E68	00000010 00001EBC 00000000 00000000			1193+ 1194+REA19 1195+	DC DC DS	A(16) A(RE19) FD	result length result address gap			
00001E70 00001E78 00001E80	00000000 00000000 00000000 00000000 000000			1196+V1019 1197+	DS DS	XL16 FD	gap V1 output			
00001E88			0000001	1198+* 1199+X19	DS	OF	gap			
00001E88 00001E8E 00001E94	E310 5014 0014 E751 0000 0806 E310 5018 0014		00000014 00000000 00000018	1200+ 1201+ 1202+	VL	R1, V1ADDR v21, O(R1) R1, V2ADDR	load v1 source use v21 to test decoder load v2 source			
00001E9A 00001EA0 00001EA6	E761 0000 0806 E310 501C 0014 E771 0000 0806		0000000 000001C 0000000	1203+ 1204+ 1205+	VL LGF VL	v22, 0(R1) R1, V3ADDR v23, 0(R1)	use v22 to test decoder load v3 source use v23 to test decoder			
00001EAC 00001EB2	E756 70FA 1E72 E750 5030 080E		00001E70	1206+ 1207+	VERI M VST	V21, V22, V23, 250, 1 V21, V1019	test instruction save v1 output			
00001EB8 00001EBC 00001EBC	07FB			1208+ 1209+RE19 1210+	BR DC DROP	R11 OF R5	return xl16 expected result			
00001EC4	F4F0FCF8 F4F0FCF8 F4F0FCF8 F4F0FCF8 F0F0F0F0 F0F0F0F0			1211 1212	DC DC		FCF8 F4F0FCF8F4F0FCF8' F0F0 F0F0F0F0F0F0F0F0'	result v1		
00001ED4 00001EDC	F0F0F0F0 F0F0F0F0 00010203 04050607 08090A0B 0C0D0E0F			1213			0607 08090A0B0C0D0E0F'	v2		
00001EEC	OFOFOFOF OFOFOFOF OFOFOFOF OFOFOFOF			1214	DC	XL16' OFOFOFOFOFOFO	OFOF OFOFOFOFOFOF'	v3		
00001F00				1215 1216 1217+	DS	VERIM, 248, 1 OFD		248-8 righ		
00001F00 00001F00 00001F04	00001F48 0014	00001F00		1218+ 1219+T20 1220+	USI NG DC DC	A(X20) H' 20'	base for test data and taddress of test routine test number		ie	
00001F08	00 F8 01			1221+ 1222+ 1223+	DC DC DC	X' 00' HL1' 248' HL1' 1'	i4 field m5 field			
00001F09 00001F14 00001F18	E5C5D9C9 D4404040 00001F8C 00001F9C			1224+ 1225+ 1226+	DC DC DC	CL8' VERI M A(RE20+16) A(RE20+32)	instruction name address of v1 source address of v2 source			
00001F1C 00001F20 00001F24	00001FAC 00000010 00001F7C			1227+ 1228+ 1229+REA20	DC DC DC	A(RE20+48) A(16)	address of v3 source result length result address			
00001F24 00001F28	0000000 00000000			1230+ 1230+	DS DS	A(RE20) FD	gap			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				1251 *Word

			1251 *Word			
			1252		VERI M, 0, 2	
00001FC0			1253+	DS	OFD	
00001FC0		00001FC0	1254+	USING	*, R 5	base for test data and test routing
00001FC0	00002008		1255+T21	DC	A(X21)	address of test routine
00001FC4	0015		1256+	DC	H' 21'	test number
00001FC6	00		1257+	DC	X' 00'	
00001FC7	00		1258+	DC	HL1' 0'	i4 field
00001FC8	02		1259+	DC	HL1' 2'	m5 field
00001FC9	E5C5D9C9 D4404040		1260 +	DC	CL8' VERIM	instruction name
00001FD4	0000204C		1261+	DC	A(RE21+16)	address of v1 source
00001FD8	0000205C		1262+	DC	A(RE21+32)	address of v2 source
00001FDC	0000206C		1263+	DC	A(RE21+48)	address of v3 source
00001FE0	0000010		1264+	DC	A(16)	result length
00001FE4	0000203C		1265+REA21	DC	A(RE21)	result address
00001FE8	00000000 00000000		1266+	DS	FD	
00001FF0	00000000 00000000		1267+V1021	DS	XL16	gap V1 output
00001FF8	00000000 00000000					
00002000	0000000 00000000		1268+	DS	FD	gap
			1269+*			8°T
00002008			1270+X21	DS	OF	
00002008	E310 5014 0014	0000014	1271+	LGF	R1, V1ADDR	load v1 source
0000200E	E751 0000 0806	0000000	1272+	VL	v21, 0(R1)	use v21 to test decoder
00002014	E310 5018 0014	00000018	1273+	LGF	R1, V2ADDR	load v2 source
0000201A	E761 0000 0806	0000000	1274+	VL	v22, 0(R1)	use v22 to test decoder
0000011		0000000			· ~~, · · (· · ·)	

00002020 E310 501C 0014 0000001C 1275+ **LGF** R1, V3ADDR load v3 source E771 0000 0806 00002026 00000000 1276+ VL v23, 0(R1)use v23 to test decoder 0000202C E756 7000 2E72 1277 +VERIM V21, V22, V23, 0, 2 00001FF0 00002032 E750 5030 080E 1278+ **VST** V21, V1021 00002038 07FB 1279 +BR **R11**

0000203C 1280+RE21 DC 0F xl16 expected result 0000203C 1281 +**DROP R5** 0000203C F0F1F2F3 F4F5F6F7 1282 DC XL16' F0F1F2F3F4F5F6F7 F8F9FAFBFCFDFEFF' F8F9FAFB FCFDFEFF 00002044

1286

			1287	VRI_D	VERIM, 1, 2	
00002080			1288+	DS _	OFD	
00002080		00002080	1289+	USING	*, R5	base for test data and test routine
00002080	000020C8		1290+T22	DC	A(X22)	address of test routine
00002084	0016		1291+	DC	H' 22'	test number
00002086	00		1292+	DC	X' 00'	
00002087	01		1293+	DC	HL1' 1'	i4 field

1294+ 00002088 02 DC HL1'2' m5 field 00002089 E5C5D9C9 D4404040 1295+ CL8' VERIM DC instruction name 00002094 0000210C 1296+ A(RE22+16)address of v1 source DC 0000211C 1297+ A(RE22+32)address of v2 source 00002098 DC 0000209C 0000212C 1298 +DC A(RE22+48) address of v3 source result length 000020A0 0000010 1299 +DC A(16)

 000020A4
 000020FC
 1300+REA22
 DC
 A(RE22)
 result address

 000020A8
 00000000
 00000000
 1301+
 DS
 FD
 gap

DROP

1351 +

R5

000021BC

ASMA Ver.	0. 7. 0 zvector- e7- 2	7- VERI M					15 Apr 2025	12: 39: 49	Page	33
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
000021BC 000021C4	F0F4F8FC F0F4F8FC F0F4F8FC F0F4F8FC			1352	DC	XL16' F0F4F8FCF0F4	F8FC F0F4F8FCF0F4F8FC'	resul t		
	FOFOFOFO FOFOFOFO			1353	DC	XL16' F0F0F0F0F0F0	FOFO FOFOFOFOFOFO'	v1		
	00010203 04050607			1354	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
000021EC	OFOFOFOF OFOFOFOF OFOFOFOF OFOFOFOF			1355	DC	XL16' OFOFOFOFOFOF	OFOF OFOFOFOFOFOF'	v3		
0000000				1356 1357		VERIM, 5, 2				
00002200		00009900		1358+	DS	OFD * DE	has for test data and	toot moutin	• •	
00002200 00002200	00002248	00002200		1359+ 1360+T24	USING		base for test data and address of test routine		ıe	
00002200	00002248			1361+	DC DC	A(X24) H' 24'	test number			
00002204	0018			1362+	DC	X' 00'	test number			
00002207	05			1363+	DC	HL1'5'	i4 field			
00002208	02			1364+	DC	HL1' 2'	m5 field			
00002209	E5C5D9C9 D4404040			1365+	DC	CL8' VERIM	instruction name			
00002214	0000228C			1366+	DC	A(RE24+16)	address of v1 source			
00002218	0000229C			1367+	DC	A(RE24+32)	address of v2 source			
0000221C	000022AC			1368+	DC	A(RE24+48)	address of v3 source			
00002220	00000010			1369+	DC	A(16)	result length			
00002224	0000227C			1370+REA24	DC	A(RE24)	result address			
00002228 00002230	00000000 00000000 0000000 00000000			1371+ 1372+V1024	DS DS	FD XL16	gap V1 output			
00002230	0000000 0000000			13/2+11024	אמ	ALIO	vi oucput			
00002238	0000000 0000000			1373+	DS	FD	gap			
				1374+*						
00002248	T040 7044 0044		00000011	1375+X24	DS	OF				
00002248	E310 5014 0014		00000014	1376+	LGF	R1, V1ADDR	load v1 source			
0000224E 00002254	E751 0000 0806 E310 5018 0014		00000000 0000018	1377+	VL LGF	v21, 0(R1) R1, V2ADDR	use v21 to test decoder load v2 source			
	E761 0000 0806		00000018	1378+ 1370+	VL	v22, O(R1)	use v22 to test decoder			
	E310 501C 0014		00000000 0000001C		LGF	R1, V3ADDR	load v3 source			
00002266	E771 0000 0806		00000010	1381+	VL	v23, 0(R1)	use v23 to test decoder			
	E756 7005 2E72		0000000	1382+		V23, V22, V23, 5, 2	test instruction			
00002272	E750 A030 080E		00002230	1383+	VST	V21, V1024	save v1 output			
00002278	07FB			1384+	BR	R11	return			
0000227C				1385+RE24	DC	0F	xl16 expected result			
0000227C				1386+	DROP	R5	DODO - D4 D4 D4 D4 D4 D4 D4 D4 D4	3 .		
0000227C	FOFOFOFO FOFOFOFO			1387	DC	XL16' FOFOFOFOFOFO	F0F0 F1F1F1F1F1F1F1'	resul t		
00002284	F1F1F1F1 F1F1F1F1			1000	DC	VI 101 ENEMENEMENT	EOFO EOFOEOEOEOEOEO	1		
00002280	FOFOFOFO FOFOFOFO FOFOFOFO FOFOFOFO			1388	DC	XL16 FUFUFUFUFUFUFU	FOFO FOFOFOFOFOFO'	v1		
00002294 0000229C	00010203 04050607			1389	DC	YI 16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
0000229C 000022A4	08090A0B 0C0D0E0F			1000	DC	ALIU UUUIU&UUU4UJ	OOO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO	∀ ~		
000022AC	OFOFOFOF OFOFOFOF			1390	DC	XL16' OFOFOFOFOF	OFOF OFOFOFOFOFOF'	v3		
000022B4	OFOFOFOF OFOFOFOF			1001						
				1391	T/DT P	WEDIN ~ 0				
00000000				1392		VERIM, 7, 2				
000022C0		00000000		1393+	DS	OFD * DE	hase for test data	toot mouti-	••	
000022C0 000022C0	00002308	000022C0		1394+ 1395+T25	USI NG DC	*, K5 A(X25)	base for test data and address of test routine		ie	
000022C0 000022C4	00002308			1395+125 1396+	DC DC	H' 25'	test number			
000022C4 000022C6	0019			1397+	DC	X' 00'	COSC HUMDEL			
000022C7				1398+	DC	HL1' 7'	i4 field			
				=						

OFOFOFOF OFOFOFOF

000024F4

ASMA Ver.	0.7.0 zvector-e7-2	7- VERIM					15 Apr 2025	12: 39: 49 Pag	ge 36
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
				1496					
				1497	VRI_D	VERIM, 250, 2		250->6 right	
00002500 00002500		00002500		1498+ 1499+	DS USING	0FD * D5	base for test data and t	tost routino	
00002500	00002548	00002300		1500+T28	DC	A(X28)	address of test routine	test Toutine	
00002504	001C			1501+	DC	H' 28'	test number		
00002506 00002507	00 FA			1502+ 1503+	DC DC	X' 00' HL1' 250'	i4 field		
00002508	02			1504+	DC	HL1' 2'	m5 field		
00002509	E5C5D9C9 D4404040			1505+	DC	CL8' VERIM	instruction name		
00002514 00002518	0000258C 0000259C			1506+ 1507+	DC DC	A(RE28+16) A(RE28+32)	address of v1 source address of v2 source		
0000251C	000025AC			1508+	DC	A(RE28+48)	address of v3 source		
00002520	0000010			1509+	DC	A(16)	result length		
00002524 00002528	0000257C 00000000 00000000			1510+REA28 1511+	DC DS	A(RE28) FD	result address		
00002530	0000000 00000000			1512+V1028	DS	XL16	gap V1 output		
00002538 00002540	00000000 00000000 00000000 00000000			1513+	DS	FD			
00002340				1515+ 1514+*	DЗ	ΓIJ	gap		
00002548	T040 F044 0044		00000011	1515+X28	DS	OF			
00002548 0000254E	E310 5014 0014 E751 0000 0806		00000014 00000000	1516+ 1517+	LGF VL	R1, V1ADDR v21, O(R1)	load v1 source use v21 to test decoder		
00002554	E310 5018 0014		00000000	1518+	LGF	R1, V2ADDR	load v2 source		
0000255A	E761 0000 0806		00000000	1519+	VL	v22, 0(R1)	use v22 to test decoder		
00002560 00002566	E310 501C 0014 E771 0000 0806		0000001C 00000000	1520+ 1521+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder		
0000256C	E756 70FA 2E72			1522+	VERI M	V21, V22, V23, 250, 2	test instruction		
00002572 00002578	E750 5030 080E 07FB		00002530	1523+ 1524+	VST BR	V21, V1028 R11	save v1 output return		
0000257C	U/I'D			1525+RE28	DC DC	OF	xl16 expected result		
0000257C				1526+	DROP	R5	•	.	
0000257C 00002584	FCF0F4F8 FCF0F4F8 FCF0F4F8			1527	DC	XL16' FCF0F4F8FCF0F	F4F8 FCF0F4F8FCF0F4F8'	result	
0000258C	FOFOFOFO FOFOFOFO			1528	DC	XL16' F0F0F0F0F0F0I	FOFO FOFOFOFOFOFO'	v1	
00002594	F0F0F0F0 F0F0F0F0 00010203 04050607			1529	DC	VI 16! 0001090904050	0607 08090A0B0C0D0E0F'	v2	
0000259C	08090A0B 0C0D0E0F			1329	DC	AL10 0001020304030	JOU7 USUSUAUBUCUDUEUF	٧2	
000025AC	OFOFOFOF OFOFOFOF			1530	DC	XL16' OFOFOFOFOFO	FOF OFOFOFOFOFOFOF'	v3	
000025B4	OFOFOFOF OFOFOFOF			1531					
				1532		VERIM, 248, 2		248-8 right	
000025C0 000025C0		000025C0		1533+ 1534+	DS USING	0FD * D5	hase for test data and t	tost mouting	
000025C0	00002608	00002300		1534+ 1535+T29	DC DC	A(X29)	base for test data and taddress of test routine	test routine	
000025C4	001D			1536+	DC	H'29'	test number		
000025C6 000025C7	00 F8			1537+ 1538+	DC DC	X' 00' HL1' 248'	i4 field		
000025C8	02			1539+	DC	HL1' 2'	m5 field		
000025C9 000025D4	E5C5D9C9 D4404040 0000264C			1540+ 1541+	DC DC	CL8' VERIM' A(RE29+16)	instruction name address of v1 source		
000025D4 000025D8	0000264C 0000265C			1541+ 1542+	DC DC	A(RE29+16) A(RE29+32)	address of v1 source address of v2 source		
000025DC	0000266C			1543+	DC	A(RE29+48)	address of v3 source		
000025E0 000025E4	00000010 0000263C			1544+ 1545+REA29	DC DC	A(16) A(RE29)	result length result address		
000025E8	00000000 00000000			1546+	DS	FD	gap		

DS

FD

gap

1618 +

ASMA Ver. 0.7.0 zvector-e7-27-VERIM

00002768

ASMA Ver.	0. 7. 0 zvector- e7- 2	27- VERIM					15 Apr 2025	12: 39: 49	Page	39
		V ZIVI IVI					10 1111 2020	12.00.10	1480	O
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				4040 744004	~~					
00002770	00000000 00000000			1619+V1031	DS	XL16	V1 output			
00002778	00000000 00000000			1000	DC	ED				
00002780	00000000 00000000			1620+ 1621+*	DS	FD	gap			
00002788				1622+X31	DS	0F				
00002788	E310 5014 0014		0000014	1623+	LGF	R1, V1ADDR	load v1 source			
0000278E	E751 0000 0806		00000014	1624+	VL	v21, 0(R1)	use v21 to test decoder			
00002794	E310 5018 0014		00000018	1625+	ĹĠF	R1, V2ADDR	load v2 source			
0000279A	E761 0000 0806		00000000	1626+	VL	v22, 0(R1)	use v22 to test decoder			
000027A0	E310 501C 0014		000001C	1627+	LGF	R1, V3ADDR	load v3 source			
000027A6	E771 0000 0806		0000000	1628+	VL	v23, 0(R1)	use v23 to test decoder			
000027AC	E756 7001 3E72			1629+		V21, V22, V23, 1, 3	test instruction			
000027B2	E750 5030 080E		00002770	1630+	VST	V21, V1031	save v1 output			
000027B8	07FB			1631+ 1632+RE31	BR DC	R11	return			
000027BC 000027BC				1632+KE31 1633+	DROP	OF R5	xl16 expected result			
000027BC	F0F2F4F6 F8FAFCFE			1634	DKOP DC		FCFE F0F2F4F6F8FAFCFE'	resul t		
000027EC	F0F2F4F6 F8FAFCFE			1004	ьс	ALIO TOTEL 41 OF OTA	TOTE TOTE THE OTHER CITE	1 CSul C		
000027CC	FOFOFOFO FOFOFOFO			1635	DC	XL16' F0F0F0F0F0F0	FOFO FOFOFOFOFOFO'	$\mathbf{v1}$		
000027D4	FOFOFOFO FOFOFOFO				-					
000027DC	00010203 04050607			1636	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
000027E4	O8O9OAOB OCODOEOF									
000027EC	OFOFOFOF OFOFOFOF			1637	DC	XL16' OFOFOFOFOF	OFOF OFOFOFOFOFOFOF'	v 3		
000027F4	OFOFOFOF OFOFOFOF			1000						
				1638 1639	VDT D	VERI M, 2, 3				
00002800				1640+	DS DS	OFD				
00002800		00002800		1641+	USING		base for test data and t	test routi	ne	
		0000~000			COLING	, 100	buse for ease duca and	cosc rouci		
UUUU48UU	00002848			1642+T32			address of test routine			
00002800 00002804	00002848 0020			1642+T32 1643+	DC DC	A(X32) H' 32'	address of test routine test number			
	0020 00			1643+ 1644+	DC DC DC	A(X32) H' 32' X' 00'	test number			
00002804 00002806 00002807	0020 00 02			1643+ 1644+ 1645+	DC DC DC DC	A(X32) H' 32' X' 00' HL1' 2'	test number i4 field			
00002804 00002806 00002807 00002808	0020 00 02 03			1643+ 1644+ 1645+ 1646+	DC DC DC DC DC	A(X32) H' 32' X' 00' HL1' 2' HL1' 3'	i4 field m5 field			
00002804 00002806 00002807 00002808 00002809	0020 00 02 03 E5C5D9C9 D4404040			1643+ 1644+ 1645+ 1646+ 1647+	DC DC DC DC DC DC	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERIM	i4 field m5 field instruction name			
00002804 00002806 00002807 00002808 00002809 00002814	0020 00 02 03 E5C5D9C9 D4404040 0000288C			1643+ 1644+ 1645+ 1646+ 1647+ 1648+	DC DC DC DC DC DC DC	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERIM A(RE32+16)	i4 field m5 field instruction name address of v1 source			
00002804 00002806 00002807 00002808 00002809 00002814 00002818	0020 00 02 03 E5C5D9C9 D4404040 0000288C 0000289C			1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1649+	DC DC DC DC DC DC DC DC	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERI M A(RE32+16) A(RE32+32)	i4 field m5 field instruction name address of v1 source address of v2 source			
00002804 00002806 00002807 00002808 00002809 00002814 00002818 0000281C	0020 00 02 03 E5C5D9C9 D4404040 0000288C 0000289C 000028AC			1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1649+ 1650+	DC DC DC DC DC DC DC DC DC	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERI M A(RE32+16) A(RE32+32) A(RE32+48)	i4 field m5 field instruction name address of v1 source address of v2 source address of v3 source			
00002804 00002806 00002807 00002808 00002809 00002814 00002818	0020 00 02 03 E5C5D9C9 D4404040 0000288C 0000289C			1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1649+	DC	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERI M A(RE32+16) A(RE32+32) A(RE32+48) A(16)	i4 field m5 field instruction name address of v1 source address of v2 source address of v3 source result length			
00002804 00002806 00002807 00002808 00002809 00002814 00002818 0000281C 00002820 00002824	0020 00 02 03 E5C5D9C9 D4404040 0000288C 000028AC 00000010 0000287C 00000000 00000000			1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1650+ 1651+ 1652+REA32 1653+	DC	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERIM A(RE32+16) A(RE32+32) A(RE32+48) A(16) A(RE32) FD	i4 field m5 field instruction name address of v1 source address of v2 source address of v3 source result length result address			
00002804 00002806 00002807 00002808 00002819 00002818 0000281C 00002820 00002824 00002828	0020 00 02 03 E5C5D9C9 D4404040 0000288C 000028AC 00000010 0000287C 00000000 00000000 00000000 00000000			1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1650+ 1651+ 1652+REA32	DC	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERI M A(RE32+16) A(RE32+32) A(RE32+48) A(16) A(RE32)	i4 field m5 field instruction name address of v1 source address of v2 source address of v3 source result length result address			
00002804 00002806 00002807 00002808 00002809 00002814 0000281C 00002820 00002824 00002828 00002830 00002838	0020 00 02 03 E5C5D9C9 D4404040 0000288C 0000289C 000028AC 00000010 0000287C 00000000 00000000 00000000 00000000			1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1649+ 1650+ 1651+ 1652+REA32 1653+ 1654+V1032	DC D	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERI M A(RE32+16) A(RE32+32) A(RE32+48) A(16) A(RE32) FD XL16	i4 field m5 field instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output			
00002804 00002806 00002807 00002808 00002819 00002818 0000281C 00002820 00002824 00002828	0020 00 02 03 E5C5D9C9 D4404040 0000288C 000028AC 00000010 0000287C 00000000 00000000 00000000 00000000			1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1649+ 1650+ 1651+ 1652+REA32 1653+ 1654+V1032	DC	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERIM A(RE32+16) A(RE32+32) A(RE32+48) A(16) A(RE32) FD	i4 field m5 field instruction name address of v1 source address of v2 source address of v3 source result length result address			
00002804 00002806 00002807 00002808 00002814 00002818 0000281C 00002820 00002824 00002828 00002830 00002838	0020 00 02 03 E5C5D9C9 D4404040 0000288C 0000289C 000028AC 00000010 0000287C 00000000 00000000 00000000 00000000			1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1650+ 1651+ 1652+REA32 1653+ 1654+V1032	DC D	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERI M A(RE32+16) A(RE32+32) A(RE32+48) A(16) A(RE32) FD XL16 FD	i4 field m5 field instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output			
00002804 00002806 00002807 00002808 00002814 00002818 0000281C 00002820 00002824 00002828 00002830 00002830 00002840	0020 00 02 03 E5C5D9C9 D4404040 0000288C 000028AC 00000010 0000287C 00000000 00000000 00000000 00000000 00000000		0000014	1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1650+ 1651+ 1652+REA32 1653+ 1654+V1032 1655+ 1656+* 1657+X32	DC D	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERI M A(RE32+16) A(RE32+32) A(RE32+48) A(16) A(RE32) FD XL16 FD OF	i4 field m5 field instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output			
00002804 00002806 00002807 00002808 00002809 00002814 00002816 00002820 00002820 00002824 00002828 00002830 00002830 00002848	0020 00 02 03 E5C5D9C9 D4404040 0000288C 000028AC 00000010 0000287C 00000000 00000000 00000000 00000000 00000000		00000014	1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1650+ 1651+ 1652+REA32 1653+ 1654+V1032 1655+ 1656+* 1657+X32 1658+	DC D	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERIM A(RE32+16) A(RE32+32) A(RE32+48) A(16) A(RE32) FD XL16 FD OF R1, V1ADDR	i4 field mb field instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source			
00002804 00002806 00002807 00002808 00002809 00002814 00002816 00002820 00002820 00002824 00002830 00002830 00002840 00002848	0020 00 02 03 E5C5D9C9 D4404040 0000288C 000028AC 00000010 0000287C 00000000 00000000 00000000 00000000 00000000		00000000	1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1650+ 1651+ 1652+REA32 1653+ 1654+V1032 1655+ 1656+* 1657+X32 1658+ 1659+	DC D	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERIM A(RE32+16) A(RE32+32) A(RE32+48) A(16) A(RE32) FD XL16 FD OF R1, V1ADDR v21, O(R1)	i4 field m5 field instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source use v21 to test decoder			
00002804 00002806 00002807 00002808 00002809 00002814 00002816 00002820 00002824 00002828 00002830 00002830 00002848	0020 00 02 03 E5C5D9C9 D4404040 0000288C 000028AC 00000010 0000287C 00000000 00000000 00000000 00000000 00000000			1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1650+ 1651+ 1652+REA32 1653+ 1654+V1032 1655+ 1656+* 1657+X32 1658+	DC D	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERIM A(RE32+16) A(RE32+32) A(RE32+48) A(16) A(RE32) FD XL16 FD OF R1, V1ADDR	i4 field mb field instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source			
00002804 00002806 00002807 00002808 00002819 00002814 00002816 00002820 00002824 00002828 00002830 00002838 00002840 00002848 00002848 00002848 00002854 00002860	0020 00 02 03 E5C5D9C9 D4404040 0000288C 0000289C 000028AC 00000010 0000287C 00000000 00000000 0000000 00000000 000000		0000000 0000018 0000000 000001C	1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1650+ 1651+ 1652+REA32 1653+ 1654+V1032 1655+ 1656+* 1657+X32 1658+ 1659+ 1660+ 1661+ 1662+	DC LGF VL LGF	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERI M A(RE32+16) A(RE32+32) A(RE32+48) A(16) A(RE32) FD XL16 FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR	i4 field m5 field instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source use v21 to test decoder load v2 source use v22 to test decoder load v3 source			
00002804 00002806 00002807 00002808 00002814 00002818 0000281C 00002820 00002824 00002828 00002830 00002830 00002840 00002848 00002848 00002846 00002854 00002860 00002860	0020 00 02 03 E5C5D9C9 D4404040 0000288C 0000289C 000028AC 00000010 0000287C 00000000 00000000 0000000 00000000 000000		00000000 00000018 00000000	1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1650+ 1651+ 1652+REA32 1653+ 1654+V1032 1655+ 1656+* 1657+X32 1658+ 1660+ 1661+ 1662+ 1663+	DC LC DC LC	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERI M A(RE32+16) A(RE32+32) A(RE32+48) A(16) A(RE32) FD XL16 FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	i4 field mb field instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source use v21 to test decoder load v2 source use v22 to test decoder load v3 source use v23 to test decoder			
00002804 00002807 00002808 00002809 00002814 00002818 00002820 00002820 00002824 00002828 00002830 00002830 00002848 00002848 0000284E 00002854 00002860 00002866	0020 00 02 03 E5C5D9C9 D4404040 0000288C 0000289C 000028AC 00000010 0000287C 00000000 00000000 0000000 00000000 000000		0000000 00000018 00000000 0000001C 00000000	1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1650+ 1651+ 1652+REA32 1653+ 1654+V1032 1655+ 1656+* 1657+X32 1658+ 1659+ 1660+ 1661+ 1662+ 1663+ 1664+	DC LGF VL LGF VL VERIM	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERIM A(RE32+16) A(RE32+32) A(RE32+48) A(16) A(RE32) FD XL16 FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V21, V22, V23, 2, 3	i4 field mb field instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source use v21 to test decoder load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction			
00002804 00002807 00002808 00002809 00002814 00002818 0000281C 00002820 00002824 00002828 00002830 00002838 00002848 00002848 0000284E 00002854 00002860 0000286C 00002872	0020 00 02 03 E5C5D9C9 D4404040 0000288C 0000289C 000028AC 00000010 0000287C 00000000 00000000 00000000 00000000 000000		0000000 0000018 0000000 000001C	1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1650+ 1651+ 1652+REA32 1653+ 1654+V1032 1655+ 1656+* 1657+X32 1658+ 1659+ 1660+ 1661+ 1662+ 1663+ 1664+ 1665+	DC LGF VL LGF VL LGF VL VERIM VST	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERIM A(RE32+16) A(RE32+32) A(RE32+48) A(16) A(RE32) FD XL16 FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V21, V22, V23, 2, 3 V21, V1032	i4 field mb field instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source use v21 to test decoder load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction save v1 output			
00002804 00002807 00002808 00002809 00002814 00002818 0000281C 00002820 00002824 00002828 00002830 00002838 00002840 00002848 00002848 00002846 0000285A 00002866 0000286C 00002872 00002878	0020 00 02 03 E5C5D9C9 D4404040 0000288C 0000289C 000028AC 00000010 0000287C 00000000 00000000 0000000 00000000 000000		0000000 00000018 00000000 0000001C 00000000	1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1650+ 1651+ 1652+REA32 1653+ 1654+V1032 1655+ 1656+* 1656+* 1660+ 1661+ 1662+ 1663+ 1664+ 1665+ 1666+	DC LGF VL LGF VL LGF VL VERIM VST BR	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERIM A(RE32+16) A(RE32+32) A(RE32+48) A(16) A(RE32) FD XL16 FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V21, V22, V23, 2, 3 V21, V1032 R11	i4 field mb field instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source use v21 to test decoder load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction save v1 output return			
00002804 00002807 00002808 00002809 00002814 00002818 0000281C 00002820 00002824 00002828 00002830 00002838 00002840 00002848 00002848 0000284E 00002854 00002860 0000286C 00002872	0020 00 02 03 E5C5D9C9 D4404040 0000288C 0000289C 000028AC 00000010 0000287C 00000000 00000000 00000000 00000000 000000		0000000 00000018 00000000 0000001C 00000000	1643+ 1644+ 1645+ 1646+ 1647+ 1648+ 1650+ 1651+ 1652+REA32 1653+ 1654+V1032 1655+ 1656+* 1657+X32 1658+ 1659+ 1660+ 1661+ 1662+ 1663+ 1664+ 1665+	DC LGF VL LGF VL LGF VL VERIM VST	A(X32) H' 32' X' 00' HL1' 2' HL1' 3' CL8' VERI M A(RE32+16) A(RE32+32) A(RE32+48) A(16) A(RE32) FD XL16 FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V21, V22, V23, 2, 3 V21, V1032 R11 OF	i4 field mb field instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source use v21 to test decoder load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction save v1 output			

TOC	OD IECT CODE	ADDD 1	ADDDO	CTM					
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00287C 002884	F0F4F8FC F0F4F8FC F0F4F8FC			1669	DC	XL16' F0F4F8FCF0F4	F8FC F0F4F8FCF0F4F8FC'	resul t	
00288C	FOFOFOFO FOFOFOFO			1670	DC	XL16' F0F0F0F0F0F0	FOFO FOFOFOFOFOFO'	v1	
002894 00289C	F0F0F0F0 F0F0F0F0 00010203 04050607			1671	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2	
0028A4	08090A0B OCODOEOF								
)028AC)028B4	OFOFOFOF OFOFOFOF OFOFOFOF			1672	DC	XL16' OFOFOFOFOFOF	'OFOF OFOFOFOFOFOFOF'	v3	
				1673 1674	VDI N	VERIM, 5, 3			
0028C0				1675+	DS	OFD			
0028C0		000028C0		1676+	USING		base for test data and		
)028C0)028C4	00002908			1677+T33	DC	A(X33)	address of test routine		
028C6	0021 00			1678+ 1679+	DC DC	H' 33' X' 00'	test number		
0028C7	05			1679+ 1680+	DC DC	HL1' 5'	i4 field		
028C8	03			1681+	DC	HL1' 3'	mő field		
0028C9	E5C5D9C9 D4404040			1682+	DC	CL8' VERIM	instruction name		
0028D4	0000294C			1683+	DC	A(RE33+16)	address of v1 source		
0028D8	0000295C			1684+	DC	A(RE33+32)	address of v2 source		
0028DC	0000296C			1685+	DC	A(RE33+48)	address of v3 source		
0028E0	00000010			1686+	DC	A(16)	result length		
0028E4 0028E8	0000293C 00000000 00000000			1687+REA33 1688+	DC DS	A(RE33) FD	result address		
028F0	0000000 00000000			1689+V1033	DS DS	XL16	gap V1 output		
0028F8 002900	00000000 00000000 0000000 00000000			1690+	DS	FD	gap		
0000				1691+*	DO	10	gup		
002908				1692+X33	DS	OF			
002908	E310 5014 0014		00000014	1693+	LGF	R1, V1ADDR	load v1 source		
00290E	E751 0000 0806		00000000	1694+	VL	v21, 0(R1)	use v21 to test decoder		
002914	E310 5018 0014		00000018	1695+	LGF	R1, V2ADDR	load v2 source		
00291A	E761 0000 0806 E310 501C 0014		00000000	1696+	VL LGF	v22, 0(R1)	use v22 to test decoder		
02920 002926	E771 0000 0806		0000001C 00000000		LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder		
0292C	E771 0000 0800 E756 7005 3E72		0000000	1699+		V23, U(R1) V21, V22, V23, 5, 3	test instruction		
02932	E750 5030 080E		000028F0	1700+	VST	V21, V1033	save v1 output		
02938	07FB		00002010	1701+	BR	R11	return		
00293C				1702+RE33	DC	0F	xl16 expected result		
00293C				1703+	DROP	R5	•	-	
00293C	FOFOFOFO FOFOFOFO			1704	DC	XL16' F0F0F0F0F0F0	F0F0 F1F1F1F1F1F1F1'	resul t	
002944	F1F1F1F1 F1F1F1F1			1705	D.C.	VI 101 ENEMENENE	EGEO EGEOEGEGEGEGEGEGEGEGEGEGEGEGEGEGEGE	1	
)0294C)02954	FOFOFOFO FOFOFOFO FOFOFOFO FOFOFOFO			1705	DC	XL16 FUFUFUFUFUFUFU	FOFO FOFOFOFOFOFO'	v1	
0295C	00010203 04050607			1706	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	\mathbf{v} 2	
002964	08090A0B OCODOE0F								
0296C 02974	OFOFOFOF OFOFOFOF OFOFOFOF OFOFOFOF			1707	DC	XL16' OFOFOFOFOF	OFOF OFOFOFOFOFOFOF'	v 3	
32011				1708	****	WEDTIL 7 0			
00000				1709		VERIM, 7, 3			
002980		0000000		1710+	DS	OFD * D 5	has for test data and	toat mar-+	
002980	000029C8	00002980		1711+ 1712+T34	USI NG DC	^, K5 A(X34)	base for test data and address of test routine		
แบวดรก	ひひひんみしひ			1/16+134	DС		audiess of test foutille		
	0022			1713⊥	DC	H' 34'	test number		
002980 002984 002986	0022 00			1713+ 1714+	DC DC	H' 34' X' 00'	test number		

ASMA Ver.	0. 7. 0 zvector- e7- 2	7- VERI M					15 Apr 2025	12: 39: 49	Page	41
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00002988	03			1716+	DC	HL1' 3'	m5 field			
00002989	E5C5D9C9 D4404040			1717+	DC	CL8' VERIM	instruction name			
00002994	00002A0C			1718+	DC	A(RE34+16)	address of v1 source			
00002998	00002A1C			1719+	DC	A(RE34+32)	address of v2 source			
0000299C	00002A2C			1720+	DC	A(RE34+48)	address of v3 source			
000029A0 000029A4	00000010 000029FC			1721+ 1722+REA34	DC DC	A(16)	result length result address			
000029A4 000029A8	000029FC			1722+REA34 1723+	DS DS	A(RE34) FD				
000029A8	0000000 0000000			1724+V1034	DS	XL16	gap V1 output			
000023B0 000029B8	0000000 0000000			1724111034	DO	ALIO	VI output			
000029C0	0000000 0000000			1725+	DS	FD	gap			
				1726+*			8r			
000029C8				1727+X34	DS	OF				
000029C8	E310 5014 0014		00000014	1728+	LGF	R1, V1ADDR	load v1 source			
000029CE	E751 0000 0806		00000000	1729+	VL	v21, 0(R1)	use v21 to test decoder			
000029D4	E310 5018 0014		00000018	1730+	LGF	R1, V2ADDR	load v2 source			
000029DA	E761 0000 0806		00000000	1731+	VL	v22, 0(R1)	use v22 to test decoder			
000029E0	E310 501C 0014		0000001C	1732+	LGF	R1, V3ADDR	load v3 source			
000029E6	E771 0000 0806		00000000	1733+	VL	v23, 0(R1)	use v23 to test decoder			
000029EC 000029F2	E756 7007 3E72		000029B0	1734+	VEKIM	V21, V22, V23, 7, 3	test instruction			
000029F2 000029F8	E750 5030 080E 07FB		00002900	1735+ 1736+	VST BR	V21, V1034 R11	save v1 output return			
000029FC	OTED			1730+ 1737+RE34	DC	OF	xl16 expected result			
000025FC				1738+	DROP	R5	ATTO EXPECTED TESUTE			
000029FC	F0F1F1F2 F2F3F3F0			1739	DC		F3F0 F4F5F5F6F6F7F7F4'	resul t		
00002A04	F4F5F5F6 F6F7F7F4							200420		
00002A0C	FOFOFOFO FOFOFOFO			1740	DC	XL16' F0F0F0F0F0F0	FOFO FOFOFOFOFOFO'	v1		
00002A14	FOFOFOFO FOFOFOFO									
00002A1C	00010203 04050607			1741	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v2		
00002A24	08090A0B 0C0D0E0F			1710	D.C	W 401 00000000000000				
00002A2C 00002A34	OFOFOFOF OFOFOFOF OFOFOFOF			1742	DC	XL16' OFOFOFOFOFOF	OFOF OFOFOFOFOFOFOF'	v3		
00000000	01010101010101			1743						
				1744	VRI_D	VERI M, 255, 3		255 - > 1 rig	ght	
00002A40		_		1745+	DS	OFD				
00002A40	00000100	00002A40		1746+	USING		base for test data and		ıe	
00002A40	00002A88			1747+T35	DC	A(X35)	address of test routine			
00002A44 00002A46	0023			1748+ 1749+	DC	H' 35'	test number			
00002A46 00002A47	00 FF			1749+ 1750+	DC DC	X' 00' HL1' 255'	i4 field			
00002A47	03			1750+ 1751+	DC DC	HL1' 3'	m5 field			
00002A49	E5C5D9C9 D4404040			1752+	DC	CL8' VERIM	instruction name			
00002A14	00002ACC			1753+	DC	A(RE35+16)	address of v1 source			
00002A58	00002ADC			1754+	DC	A(RE35+32)	address of v2 source			
00002A5C	00002AEC			1755+	DC	A(RE35+48)	address of v3 source			
00002A60	00000010			1756+	DC	A(16)	result length			
00002A64	00002ABC			1757+REA35	DC	A(RE35)	result address			
00002A68	00000000 00000000			1758+	DS	FD VI 16	gap V1 output			
00002A70 00002A78	00000000 00000000 0000000 00000000			1759+V1035	DS	XL16	vi output			
00002A78	0000000 0000000			1760+	DS	FD	gan			
UUUUAAUU				1760+ 1761+*	טע	ıυ	gap			
00002A88				1761+ 1762+X35	DS	0F				
00002A88	E310 5014 0014		0000014	1763+	LGF	R1, V1ADDR	load v1 source			
00002A8E	E751 0000 0806			1764+	VL	v21, 0(R1)	use v21 to test decoder			
00002A94	E310 5018 0014		0000018	1765+	LGF	R1, V2ADDR	load v2 source			

ASMA Ver.	0. 7. 0 zvector- e7- 2	7- VERI M					15 Apr 2025	12: 39: 49 P	Page 42
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00002A9A 00002AA0 00002AA6	E761 0000 0806 E310 501C 0014 E771 0000 0806		0000000 000001C 0000000	1766+ 1767+ 1768+	VL LGF VL	v22, 0(R1) R1, V3ADDR v23, 0(R1)	use v22 to test decoder load v3 source use v23 to test decoder		
00002AAC 00002AB2	E756 70FF 3E72 E750 5030 080E		00002A70	1769+ 1770+	VERI M VST	V21, V22, V23, 255, 3 V21, V1035	test instruction save v1 output		
00002AB8 00002ABC 00002ABC	07FB			1771+ 1772+RE35 1773+	BR DC DROP	OF R5	return xl16 expected result		
00002ABC 00002AC4	F0F0F1F1 F2F2F3F3 F4F4F5F5 F6F6F7F7			1774	DC DC		F3F3 F4F4F5F5F6F6F7F7'	result	
00002ACC 00002AD4 00002ADC	F0F0F0F0 F0F0F0F0 F0F0F0F0 F0F0F0F0 00010203 04050607			1775 1776	DC DC		FOFO FOFOFOFOFOFOFO' 0607 08090A0B0C0D0E0F'	v1 v2	
00002AE4 00002AEC	08090A0B OCODOEOF OFOFOFOF OFOFOFOF			1777	DC	XL16' OFOFOFOFOFO	DFOF OFOFOFOFOFOF'	v3	
00002AF4	OFOFOFOF OFOFOFOF			1778 1779	VRI D	VERIM, 254, 3		254->2 righ	it
00002B00 00002B00		00002B00		1780+ 1781+	DS USING	OFD *, R5	base for test data and t	· ·	
00002B00 00002B04 00002B06	00002B48 0024 00			1782+T36 1783+ 1784+	DC DC DC	A(X36) H' 36' X' 00'	address of test routine test number		
00002B07 00002B08 00002B09	FE 03 E5C5D9C9 D4404040			1785+ 1786+ 1787+	DC DC DC	HL1' 254' HL1' 3' CL8' VERIM	i4 field m5 field instruction name		
00002B14 00002B18 00002B1C	00002B8C 00002B9C 00002BAC			1788+ 1789+ 1790+	DC DC DC	A(RE36+16) A(RE36+32) A(RE36+48)	address of v1 source address of v2 source address of v3 source		
00002B20 00002B24 00002B28	00000010 00002B7C 00000000 00000000			1791+ 1792+REA36 1793+	DC DC DS	A(16) A(RE36) FD	result length result address		
00002B30 00002B38	00000000 00000000 0000000 00000000			1794+V1036	DS	XL16	gap V1 output		
00002B40 00002B48	00000000 00000000			1795+ 1796+* 1797+X36	DS DS	FD OF	gap		
00002B48 00002B4E	E310 5014 0014 E751 0000 0806			1798+ 1799+	LGF VL	R1, V1ADDR v21, O(R1)	load v1 source use v21 to test decoder		
00002B54 00002B5A 00002B60	E310 5018 0014 E761 0000 0806 E310 501C 0014		00000018 00000000 0000001C	1800+ 1801+ 1802+	LGF VL LGF	v22, 0(R1)	load v2 source use v22 to test decoder load v3 source		
00002B66 00002B6C	E771 0000 0806 E756 70FE 3E72		0000000	1803+ 1804+	VL VERI M	v23, 0(R1) V21, V22, V23, 254, 3	use v23 to test decoder test instruction		
00002B72 00002B78 00002B7C	E750 5030 080E 07FB		00002B30	1805+ 1806+ 1807+RE36	VST BR DC	V21, V1036 R11 OF	save v1 output return x116 expected result		
00002B7C 00002B7C 00002B84	F0F0F0F0 F1F1F1F1 F2F2F2F2 F3F3F3F3			1808+ 1809	DROP DC	R5 XL16' F0F0F0F0F1F1H	F1F1 F2F2F2F2F3F3F3F3'	result	
00002B8C 00002B94	FOFOFOFO FOFOFOFO FOFOFOFO FOFOFOFO FOFOFOFO FO			1810	DC DC		FOFO FOFOFOFOFOFO'	v1	
00002B9C 00002BA4 00002BAC	00010203 04050607 08090A0B 0C0D0E0F 0F0F0F0F 0F0F0F0F			1811 1812	DC DC		0607 08090A0B0C0D0E0F' DF0F 0F0F0F0F0F0F0F0F'	v2 v3	
00002BRC 00002BB4				1012	DO		7. 0. 0. 0. 0. 0. 0. 0. 0. 0.	, ,	

ASMA Ver.	0. 7. 0 zvector- e7-2	27-VERIM					15 Apr 2025	12: 39: 49	Page	43
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				1813						
00000700				1814		VERIM, 250, 3		250->6 rig	ght	
00002BC0 00002BC0		00002BC0		1815+ 1816+	DS USING	0FD * P5	base for test data and t	test routin	nο	
00002BC0	00002C08	00002BC0		1817+T37	DC	A(X37)	address of test routine	test Toutiff	ie	
00002BC4	0025			1818+	DC	Н' 37'	test number			
00002BC6 00002BC7	00 FA			1819+ 1820+	DC DC	X' 00' HL1' 250'	i4 field			
00002BC8	03			1821+	DC	HL1' 3'	m5 field			
00002BC9	E5C5D9C9 D4404040			1822+	DC	CL8' VERIM	instruction name			
00002BD4 00002BD8	00002C4C 00002C5C			1823+ 1824+	DC DC	A(RE37+16) A(RE37+32)	address of v1 source address of v2 source			
00002BDC	00002C6C			1825+	DC	A(RE37+48)	address of v3 source			
00002BE0	00000010			1826+	DC	A(16)	result length			
00002BE4 00002BE8	00002C3C 00000000 00000000			1827+REA37 1828+	DC DS	A(RE37) FD	result address			
00002BF0	0000000 00000000			1829+V1037	DS DS	XL16	gap V1 output			
00002BF8	00000000 00000000			1020	DC					
00002C00	00000000 00000000			1830+ 1831+*	DS	FD	gap			
00002C08				1832+X37	DS	0F				
00002C08	E310 5014 0014		00000014	1833+		R1, V1ADDR	load v1 source			
00002C0E 00002C14	E751 0000 0806 E310 5018 0014		00000000 0000018	1834+ 1835+	VL LGF	v21, 0(R1) R1, V2ADDR	use v21 to test decoder load v2 source			
00002C1A	E761 0000 0806		0000000	1836+	VL	v22, 0(R1)	use v22 to test decoder			
00002C20 00002C26	E310 501C 0014 E771 0000 0806		0000001C 00000000	1837+ 1838+	LGF VL	R1, V3ADDR	load v3 source			
00002C26	E771 0000 0800 E756 70FA 3E72		0000000	1839+		v23, 0(R1) V21, V22, V23, 250, 3	use v23 to test decoder test instruction			
00002C32	E750 5030 080E		00002BF0	1840+	VST	V21, V1037	save v1 output			
00002C38 00002C3C	07FB			1841+ 1842+RE37	BR DC	R11 0F	return xl16 expected result			
00002C3C				1843+		R5	xi io expected result			
00002C3C	FCF0F4F8 FCF0F4F8			1844	DC	XL16' FCF0F4F8FCF01	F4F8 FCF0F4F8FCF0F4F8'	resul t		
	FCF0F4F8 FCF0F4F8 F0F0F0F0 F0F0F0F0			1845	DC	XI 16' FOFOFOFOFOFO	FOFO FOFOFOFOFOFOFO'	v1		
	FOFOFOFO FOFOFOFO			1043	ЪС	ALIO FOFOFOFOFO		VI		
	00010203 04050607			1846	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v2		
	08090A0B OCODOEOF OFOFOFOF OFOFOFOF			1847	DC	XI 16' OFOFOFOFOFOF	FOF OFOFOFOFOFOFOF'	v3		
	OFOFOFOF OFOFOFOF				20		, , , , , , , , , , , , , , , , , , ,	••		
				1848	WDT D	VEDIM 949 9		940 01	h. +	
00002C80				1849 1850+	DS	VERI M, 248, 3 OFD		248-8 righ	IC	
00002C80		00002C80		1851+	USING	*, R5	base for test data and t	test routin	ne	
00002C80	00002CC8			1852+T38	DC DC	A(X38)	address of test routine			
00002C84 00002C86	0026 00			1853+ 1854+	DC DC	H' 38' X' 00'	test number			
00002C87	F8			1855+	DC	HL1' 248'	i4 field			
00002C88 00002C89	03 E5C5D9C9 D4404040			1856+ 1857+	DC DC	HL1'3' CL8' VERIM	m5 field instruction name			
00002C89 00002C94	00002D0C			1858+	DC DC	A(RE38+16)	address of v1 source			
00002C98	00002D1C			1859+	DC	A(RE38+32)	address of v2 source			
00002C9C 00002CA0	00002D2C 00000010			1860+ 1861+	DC DC	A(RE38+48) A(16)	address of v3 source result length			
00002CA4	00002CFC			1862+REA38	DC	A(RE38)	result address			
00002CA8	00000000 00000000			1863+	DS	FD	gap			

ASMA Vor	0. 7. 0 zvector- e7- 2	7_ VERTM					15 Apr 2025	12.30.40	Pago	44
ASIM VEI.	0. 7. 0 Zvector - e7 - £	/ - V LIVI WI					13 Apr 2023	12. 33. 43	1 age	44
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
200	ODOLOT CODE	IIDDIVI	IIDDIVA							
00002CB0	0000000 00000000			1864+V1038	DS	XL16	V1 output			
00002CB8	0000000 00000000			1001/11000	20	11210	VI oucpue			
00002CC0	0000000 00000000			1865+	DS	FD	gap			
00002000	0000000 0000000			1866+*	DO	10	8 ^{ch}			
00002CC8				1867+X38	DS	0F				
00002CC8	E310 5014 0014		00000014	1868+		R1, V1ADDR	load v1 source			
00002CCB	E751 0000 0806		00000014	1869+	VL	v21, 0(R1)	use v21 to test decoder			
00002CCE	E310 5018 0014		00000000	1870+		R1, V2ADDR	load v2 source			
00002CD4	E761 0000 0806		00000018	1871+	VL	v22, 0(R1)	use v22 to test decoder			
00002CBA	E310 501C 0014		0000000 0000001C	1872+	LGF	R1, V3ADDR	load v3 source			
00002CE0	E771 0000 0806		00000010	1872+ 1873+	VL	v23, 0(R1)	use v23 to test decoder			
00002CEC	E771 0000 0800 E756 70F8 3E72		0000000	1874+						
			00002СВО			V21, V22, V23, 248, 3				
00002CF2	E750 5030 080E 07FB		UUUUZCDU	1875+ 1876+	VST	V21, V1038	save v1 output			
00002CF8	U/FD				BR	R11	return			
00002CFC				1877+RE38	DC	OF DE	xl16 expected result			
00002CFC	EZENETEO ESEAECES			1878+	DROP	R5	CEEC EFFORMENTEDECEDER!	mag1 +		
00002CFC	F7F0F1F2 F3F4F5F6			1879	DC	ALIO F/FUF1FZF3F4	F5F6 FFF8F9FAFBFCFDFE'	resul t		
00002D04	FFF8F9FA FBFCFDFE			1000	D.C.	VI 101 EOEOEOEOEOEO	COEO EOEOEOEOEOEOEO	1		
00002D0C	FOFOFOFO FOFOFOFO			1880	DC	ALIO FUFUFUFUFUFU	FOFO FOFOFOFOFOFO'	v1		
00002D14	FOFOFOFO FOFOFOFO			1001	D.C.	VI 101 000100000405	DOOT OOOOO LOBOCOBOEOE!	0		
00002D1C	00010203 04050607			1881	DC	XL16 0001020304050	0607 08090A0B0C0D0E0F'	v2		
00002D24	08090A0B 0C0D0E0F			1000	D.C.	WI 101 OF OF OF OF OF OF		0		
00002D2C	OFOFOFOF OFOFOFOF			1882	DC	XL16 OFOFOFOFOFOF	OFOF OFOFOFOFOFOFOF'	v3		
00002D34	OFOFOFOF OFOFOFOF			1000						
				1883						
				1884 *						
				1885 * case	Z					
				1886 *						
				1887 *Byte	WDT D	VEDIM O O				
0000000				1888		VERIM, O, O				
00002D40		000000040		1889+	DS	OFD * DE	hass for took data and t			
00002D40	00000000	00002D40		1890+	USING		base for test data and t	test routi	ne	
00002D40	00002D88			1891+T39	DC	A(X39)	address of test routine			
00002D44	0027			1892+	DC	H' 39'	test number			
00002D46	00			1893+	DC	X' 00'	: 4 C: 11			
00002D47	00			1894+	DC	HL1' 0'	i4 field			
00002D48	00 E5C5D0C0 D4404040			1895+	DC	HL1'0'	m5 field			
00002D49	E5C5D9C9 D4404040			1896+	DC	CL8' VERIM	instruction name			
00002D54	00002DCC			1897+	DC	A(RE39+16)	address of v1 source			
00002D58	00002DDC			1898+	DC	A(RE39+32)	address of v2 source			
00002D5C	00002DEC			1899+	DC	A(RE39+48)	address of v3 source			
00002D60	00000010			1900+	DC	A(16)	result length			
00002D64	00002DBC			1901+REA39	DC	A(RE39)	result address			
00002D68	00000000 00000000			1902+	DS	FD	gap V1 output			
00002D70	00000000 00000000			1903+V1039	DS	XL16	vi output			
00002D78	00000000 00000000			1004	DC	ED	-1			
00002D80	00000000 00000000			1904+	DS	FD	gap			
00000000				1905+*	DC	OF				
00002D88	F010 F014 0014		00000014	1906+X39	DS	OF	1 1 1			
00002D88	E310 5014 0014		00000014	1907+	LGF	R1, V1ADDR	load v1 source			
00002D8E	E751 0000 0806		00000000	1908+	VL	v21, 0(R1)	use v21 to test decoder			
00002D94	E310 5018 0014		00000018	1909+	LGF	R1, V2ADDR	load v2 source			
00002D9A	E761 0000 0806		00000000	1910+	VL	v22, 0(R1)	use v22 to test decoder			
00002DA0	E310 501C 0014		0000001C	1911+	LGF	R1, V3ADDR	load v3 source			
00002DA6	E771 0000 0806		00000000	1912+	VL	v23, 0(R1)	use v23 to test decoder			
00002DAC	E756 7000 0E72			1913+	VEKIM	V21, V22, V23, 0, 0	test instruction			

ASMA Ver.	0. 7. 0 zvector- e7- 2	7-VERIM					15 Apr 2025	12: 39: 49	Page	45
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00002DB2 00002DB8	E750 5030 080E 07FB		00002D70	1914+ 1915+	VST BR	V21, V1039 R11	save v1 output return			
00002DBC 00002DBC 00002DBC	00010203 04050607			1916+RE39 1917+ 1918	DC DROP DC	OF R5 XL16' 0001020304050	xl16 expected result 0607 08090A0B0C0D0E0F'	result		
00002DC4 00002DCC 00002DD4	08090A0B 0C0D0E0F 00010203 04050607 08090A0B 0C0D0E0F			1919	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v1		
00002DDC 00002DE4 00002DEC	00010203 04050607 08090A0B 0C0D0E0F 00000000 00000000			1920 1921	DC DC		0607 08090A0B0C0D0E0F' 0000 00000000000000000'	v2 v3		
00002DF4	00000000 00000000			1922 1923	VRI D	VERIM, 1, 0				
00002E00 00002E00 00002E00	00002E48	00002E00		1924+ 1925+ 1926+T40	DS USING DC	0FD *, R5 A(X40)	base for test data and address of test routine	test routin	ie	
00002E04 00002E06 00002E07	0028 00 01			1927+ 1928+ 1929+	DC DC DC	H' 40' X' 00' HL1' 1'	i4 field			
00002E08 00002E09 00002E14	00 E5C5D9C9 D4404040 00002E8C			1930+ 1931+ 1932+	DC DC DC	HL1' 0' CL8' VERIM A(RE40+16)	m5 field instruction name address of v1 source			
00002E18 00002E1C 00002E20	00002E9C 00002EAC 00000010			1933+ 1934+ 1935+	DC DC DC	A(RE40+32) A(RE40+48) A(16)	address of v2 source address of v3 source result length			
00002E24 00002E28 00002E30	00002E7C 00000000 00000000 00000000 00000000			1936+REA40 1937+ 1938+V1040	DC DS DS	A(RE40) FD XL16	result address gap V1 output			
00002E38 00002E40	00000000 00000000			1939+ 1940+*	DS	FD	gap			
	E310 5014 0014 E751 0000 0806		00000014 00000000	1943+	DS LGF VL	OF R1, V1ADDR v21, O(R1)	load v1 source use v21 to test decoder			
00002E5A 00002E60	E310 5018 0014 E761 0000 0806 E310 501C 0014		0000000 000001C	1944+ 1945+ 1946+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source			
00002E66 00002E6C 00002E72	E771 0000 0806 E756 7001 0E72 E750 5030 080E		0000000 00002E30	1947+ 1948+ 1949+	VST	v23, 0(R1) V21, V22, V23, 1, 0 V21, V1040	use v23 to test decoder test instruction save v1 output			
00002E78 00002E7C 00002E7C	07FB			1950+ 1951+RE40 1952+	BR DC DROP	R11 OF R5	return xl16 expected result			
00002E7C 00002E84 00002E8C	00020002 04060406 080A080A 0C0E0C0E 00010203 04050607			1953 1954	DC DC		0406 080A080A0C0E0C0E' 0607 08090A0B0C0D0E0F'	result v1		
00002E94 00002E9C 00002EA4	08090A0B 0C0D0E0F 00010203 04050607 08090A0B 0C0D0E0F			1955	DC DC		0607 08090A0B0C0D0E0F'	v2		
00002EAC 00002EB4	C3C3C3C3 C3C3C3C3 C3C3C3C3 C3C3C3C3			1956 1957	DC		C3C3 C3C3C3C3C3C3C3C3'	v 3		
00002EC0 00002EC0		00002EC0		1958 1959+ 1960+	VRI_D DS USING	VERIM, 2, 0 OFD *, R5	base for test data and	test routin	ıe	

ASMA Ver.	0. 7. 0 zvector- e7- 2	7-VERIM					15 Apr 2025	12: 39: 49	Page	46
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00002EC0	00002F08			1961+T41	DC	A(X41)	address of test routine			
00002EC4	0029			1962+	DC	H' 41'	test number			
00002EC6	00			1963+	DC	X' 00'				
00002EC7	02			1964+	DC	HL1' 2'	i4 field			
00002EC8	00			1965+	DC	HL1'0'	m5 field			
00002EC9	E5C5D9C9 D4404040			1966+	DC	CL8' VERIM	instruction name			
00002ED4 00002ED8	00002F4C 00002F5C			1967+ 1968+	DC DC	A(RE41+16)	address of v1 source			
00002ED8	00002F6C			1969+	DC DC	A(RE41+32) A(RE41+48)	address of v2 source address of v3 source			
00002EDC 00002EE0	00002100			1909+ 1970+	DC DC	A(16)	result length			
00002EE0	00002F3C			1971+REA41	DC DC	A(RE41)	result address			
00002EE8	0000000 0000000			1972+	DS	FD				
00002EF0	00000000 00000000			1973+V1041	DS	XL16	gap V1 output			
00002EF8	00000000 00000000						·- cacpac			
00002F00	0000000 00000000			1974+	DS	FD	gap			
				1975+*			8 1			
00002F08				1976+X41	DS	OF				
00002F08	E310 5014 0014		0000014	1977+	LGF	R1, V1ADDR	load v1 source			
00002F0E	E751 0000 0806		00000000	1978+	VL	v21, 0(R1)	use v21 to test decoder			
00002F14	E310 5018 0014		00000018	1979+	LGF	R1, V2ADDR	load v2 source			
00002F1A	E761 0000 0806		00000000	1980+	VL	v22, 0(R1)	use v22 to test decoder			
00002F20	E310 501C 0014		0000001C	1981+	LGF	R1, V3ADDR	load v3 source			
00002F26	E771 0000 0806		00000000	1982+	VL	v23, 0(R1)	use v23 to test decoder			
00002F2C	E756 7002 0E72		00000EE0	1983+		V21, V22, V23, 2, 0	test instruction			
00002F32 00002F38	E750 5030 080E 07FB		00002EF0	1984+ 1985+	VST BR	V21, V1041 R11	save v1 output return			
00002F3C	U/FD			1985+ 1986+RE41	DC	OF	xl 16 expected result			
00002F3C				1980+KE41 1987+	DROP	R5	xi io expected result			
00002F3C	00000000 04040404			1988	DC		0404 080808080C0C0C0C'	resul t		
00002F44	08080808 0C0C0C0C			1000	ЪС	ALIO OOOOOOOO	0401 0000000000000000000000000000000000	1 CSui C		
00002F4C	00010203 04050607			1989	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	$\mathbf{v1}$		
00002F54	08090A0B OCODOEOF									
00002F5C	00010203 04050607			1990	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
00002F64										
	C3C3C3C3 C3C3C3C3			1991	DC	XL16' C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	$\mathbf{v3}$		
00002F74	C3C3C3C3 C3C3C3C3									
				1992						
OOOOFOO				1993		VERIM, 5, 0				
00002F80 00002F80		00002F80		1994+ 1995+	DS USI NG	0FD * D5	base for test data and t	tost mout:	no	
00002F80	00002FC8	υουλετου		1995+ 1996+T42	DC DC	A(X42)	address of test routine	Lest Toutl	пе	
00002F84	00002FC8			1997+	DC	H' 42'	test number			
00002F84	002A 00			1998+	DC	X' 00'	COSC HUMBOI			
00002F87	05			1999+	DC	HL1' 5'	i4 field			
00002F88	00			2000+	DC	HL1' 0'	m5 field			
00002F89	E5C5D9C9 D4404040			2001+	DC	CL8' VERIM	instruction name			
00002F94	0000300C			2002+	DC	A(RE42+16)	address of v1 source			
00002F98	0000301C			2003+	DC	A(RE42+32)	address of v2 source			
00002F9C	0000302C			2004+	DC	A(RE42+48)	address of v3 source			
00002FA0	00000010			2005+	DC	A(16)	result length			
00002FA4	00002FFC			2006+REA42	DC	A(RE42)	result address			
00002FA8	00000000 00000000			2007+	DS	FD VI 16	gap V1 output			
00002FB0 00002FB8	0000000 00000000 0000000 00000000			2008+V1042	DS	XL16	vi output			
00002FB8	0000000 0000000			2009+	DS	FD	gap			
30002100	0000000			2010+*	DO	- 2	5"r			
				2010						

		ctor- e7- 27			CTT T			15 Apr 2025	12: 39: 49	Page	4
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT						
002FC8	F040 F044	0014		00000014	2011+X42	DS	OF	1 1 4			
	E310 5014 E751 0000			00000014 00000000	2012+ 2013+	LGF VL	R1, V1ADDR v21, O(R1)	load v1 source use v21 to test decoder			
	E310 5018			00000000	2013+ 2014+		R1, V2ADDR	load v2 source			
	E761 0000			00000018	2014+ 2015+	VL	v22, 0(R1)	use v22 to test decoder			
	E310 501C			0000001C	2016+	LGF	R1, V3ADDR	load v3 source			
002FE6	E771 0000			00000000	2017+	VL	v23, 0(R1)	use v23 to test decoder			
	E756 7005				2018+	VERI M	V21, V22, V23, 5, 0	test instruction			
002FF2	E750 5030	080E		00002FB0	2019+	VST	V21, V1042	save v1 output			
002FF8	07FB				2020+ 2021 PE40	BR	R11	return			
002FFC					2021+RE42	DC DROP	OF R5	xl16 expected result			
002FFC 002FFC	00004040 8	181C1C1			2022+ 2023	DKUP DC		C4C4 090949498D8DCDCD'	resul t		
002110	09094949 8				2023	DC	AL10 000040408484	C4C4 090949496D6DCDCD	1 esui t		
	00010203 0				2024	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v1		
	08090A0B 0								· -		
00301C	00010203 0	4050607			2025	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
	08090A0B 0										
	C3C3C3C3 C				2026	DC	XL16' C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3'	$\mathbf{v3}$		
003034	C3C3C3C3 C	3C3C3C3			0007						
					2027 2028	VDT D	VERIM, 7, 0				
003040					2029+	DS	OFD				
003040			00003040		2030+	USING		base for test data and	test routi	ne	
003040	00003088		00000010		2031+T43	DC	A(X43)	address of test routine		110	
003044	002B				2032+	DC	H' 43'	test number			
003046	00				2033+	DC	X' 00'				
003047	07				2034+	DC	HL1' 7'	i4 field			
003048	00	4404040			2035+	DC	HL1'0'	m5 field			
003049	E5C5D9C9 D	4404040			2036+	DC	CL8' VERIM	instruction name			
003054 003058	000030CC 000030DC				2037+ 2038+	DC DC	A(RE43+16) A(RE43+32)	address of v1 source address of v2 source			
	000030EC				2039+	DC	A(RE43+32)	address of v2 source			
003060	00000010				2040+	DC	A(16)	result length			
003064	000030BC				2041+REA43	DC	A(RE43)	result address			
003068	00000000 0	0000000			2042+	DS	FD				
003070	00000000 0				2043+V1043	DS	XL16	gap V1 output			
003078	00000000 0					~~					
003080	00000000 0	0000000			2044+	DS	FD	gap			
003088					2045+* 2046+X43	DS	0F				
003088	E310 5014	0014		00000014	2040+A45 2047+	LGF	R1, V1ADDR	load v1 source			
00308E	E751 0000			00000014	2048+	VL	v21, 0(R1)	use v21 to test decoder			
003094	E310 5018			00000018	2049+	ĹĠF	R1, V2ADDR	load v2 source			
00309A	E761 0000	0806		00000000	2050+	VL	v22, 0(R1)	use v22 to test decoder			
0030A0	E310 501C			0000001C	2051+	LGF	R1, V3ADDR	load v3 source			
0030A6	E771 0000			00000000	2052+	VL	v23, 0(R1)	use v23 to test decoder			
0030AC	E756 7007			00002070	2053+		V21, V22, V23, 7, 0	test instruction			
0030B2 0030B8	E750 5030 07FB	UðUE		00003070	2054+ 2055+	VST BR	V21, V1043 R11	save v1 output return			
оозове 0030BC	U/ID				2056+RE43	DC	OF	xl 16 expected result			
0030BC					2057+	DROP	R5	ALIO CAPCCICU TESUIT			
0030BC	00800181 0	6860787			2058	DC		0787 088809890E8E0F8F'	resul t		
	08880989 0										
0030C4					2050	DC	VI 16' 000102020405	0607 08090A0B0C0D0E0F'	1		
0030C4 0030CC 0030D4	00010203 0 08090A0B 0				2059	DC	AL10 000102030403	OOO7 OOOSOAODOCODOEOF	v1		

LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
0030DC 0030E4	00010203 04050607 08090A0B 0C0D0E0F			2060	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v2	
0030EC	C3C3C3C3 C3C3C3C3			2061	DC	XL16' C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	v3	
030F4	C3C3C3C3 C3C3C3C3			2062					
					VRT D	VERI M, 255, 0		255->1 right	
03100					DS DS	OFD		200 > 1 11ght	
03100		00003100			USING		base for test data and t	test routine	
03100	00003148	00000100			DC	A(X44)	address of test routine		
03104	002C				DC	H' 44'	test number		
03106	00				DC	X' 00'			
03107	FF			2069+	DC	HL1' 255'	i4 field		
03108	00			2070+	DC	HL1' 0'	m5 field		
03109	E5C5D9C9 D4404040			2071+	DC	CL8' VERIM	instruction name		
003114	0000318C			2072+	DC	A(RE44+16)	address of v1 source		
03118	0000319C			2073+	DC	A(RE44+32)	address of v2 source		
0311C	000031AC				DC	A(RE44+48)	address of v3 source		
03120	0000010				DC	A(16)	result length		
03124	0000317C				DC	A(RE44)	result address		
03128	0000000 0000000				DS	FD	gap		
03130 03138	00000000 00000000 0000000 00000000			2078+V1044	DS	XL16	gap V1 output		
03140	0000000 00000000			2079+	DS	FD	gap		
00110				2080+*			8"P		
03148					DS	OF			
003148	E310 5014 0014		00000014			R1, V1ADDR	load v1 source		
0314E	E751 0000 0806		00000000		VL	v21, 0(R1)	use v21 to test decoder		
03154	E310 5018 0014		00000018		ĹĠF	R1, V2ADDR	load v2 source		
0315A	E761 0000 0806		00000000		VL	v22, 0(R1)	use v22 to test decoder		
03160	E310 501C 0014		000001C		LGF	R1, V3ADDR	load v3 source		
03166	E771 0000 0806		00000000		VL	v23, 0(R1)	use v23 to test decoder		
0316C	E756 70FF 0E72					V21, V22, V23, 255, 0	test instruction		
03172	E750 5030 080E		00003130			V21, V1044	save v1 output		
03178	07FB				BR	R11	return		
0317C					DC	OF	xl16 expected result		
0317C				2092+	DROP	R5	•		
0317C	00800181 06860787			2093	DC	XL16' 0080018106860	0787 088809890E8E0F8F'	resul t	
03184	08880989 0E8E0F8F								
0318C	00010203 04050607			2094	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	$\mathbf{v1}$	
03194	08090A0B OCODOEOF								
0319C	00010203 04050607			2095	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v2	
031A4	08090A0B OCODOEOF							_	
	C3C3C3C3 C3C3C3C3 C3C3C3C3 C3C3C3C3			2096	DC	XL16' C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	v 3	
UJ I D4				2097					
					VRI_D	VERIM, 254, 0		254->2 right	
031C0				2099+	DS _	OFD		J	
031C0		000031C0			USING		base for test data and		
031C0	00003208					A(X45)	address of test routine		
031C4	002D					H' 45'	test number		
031C6	00				DC	X' 00'			
031C7	FE				DC	HL1' 254'	i4 field		
0031C8	00				DC	HL1' 0'	m5 field		
031C9	E5C5D9C9 D4404040				DC	CL8' VERIM	instruction name		
0031D4	0000324C				DC	A(RE45+16)	address of v1 source		
0031D8	0000325C			2108+	DC	A(RE45+32)	address of v2 source		

ASMA Ver.	0. 7. 0 zvector- e7- 2	27- VERI M					15 Apr 2025	12: 39: 49	Page	49
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000031DC	0000326C			2109+	DC	A(RE45+48)	address of v3 source			
000031E0	00000010			2110+	DC	A(16)	result length			
000031E4	0000323C			2111+REA45	DC DC	A(RE45)	result address			
000031E8	00000000 00000000 0000000 00000000			2112+ 2112 - V1045	DS	FD XL16	gap V1 output			
000031F0 000031F8	0000000 0000000			2113+V1045	DS	ALIO	vi output			
00003118	0000000 0000000			2114+ 2115+*	DS	FD	gap			
00003208				2116+X45	DS	0F				
00003208	E310 5014 0014		00000014	2117+	LGF	R1, V1ADDR	load v1 source			
0000320E	E751 0000 0806		00000000	2118+	VL	v21, 0(R1)	use v21 to test decoder			
00003214	E310 5018 0014		00000018	2119+	LGF	R1, V2ADDR	load v2 source			
0000321A 00003220	E761 0000 0806 E310 501C 0014		00000000 000001C	2120+ 2121+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00003226	E771 0000 0806		00000010	2122+	VL	v23, 0(R1)	use v23 to test decoder			
00003220 0000322C	E771 0000 0800 E756 70FE 0E72		0000000	2123+		V23, U(R1) V21, V22, V23, 254, 0				
00003220	E750 5030 080E		000031F0	2124+	VST	V21, V1045	save v1 output			
00003238	07FB		00000110	2125+	BR	R11	return			
0000323C 0000323C				2126+RE45 2127+	DC DROP	OF R5	xl16 expected result			
0000323C	004080C0 054585C5			2128	DC		B5C5 OA4A8ACAOF4F8FCF'	resul t		
00003244	OA4A8ACA OF4F8FCF									
0000324C	00010203 04050607			2129	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v1		
00003254	08090A0B OCODOEOF							_		
0000325C 00003264	00010203 04050607 08090A0B 0C0D0E0F			2130	DC		0607 08090A0B0C0D0E0F'	v2		
0000326C 00003274	C3C3C3C3 C3C3C3C3 C3C3C3C3 C3C3C3C3			2131	DC	XL16' C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	v3		
				2132					_	
00003280				2133 2134+	DS	VERI M, 250, 0 OFD		250->6 ri		
00003280	0000000	00003280		2135+	USING		base for test data and		ne	
00003280				2136+T46	DC	A(X46)	address of test routine			
00003284				2137+	DC DC	H' 46'	test number			
00003286 00003287	00 FA			2138+ 2139+	DC DC	X' 00' HL1' 250'	i4 field			
00003287	00			2139+ 2140+	DC DC	HL1' 0'	m5 field			
00003289	E5C5D9C9 D4404040			2141+	DC	CL8' VERIM	instruction name			
00003294	0000330C			2142+	DC	A(RE46+16)	address of v1 source			
00003298	0000331C			2143+	DC	A(RE46+32)	address of v2 source			
0000329C	0000332C			2144+	DC	A(RE46+48)	address of v3 source			
000032A0	0000010			2145+	DC	A(16)	result length			
000032A4	000032FC			2146+REA46	DC	A(RE46)	result address			
000032A8	00000000 00000000			2147+	DS	FD	gap			
000032B0	00000000 00000000			2148+V1046	DS	XL16	V1 output			
000032B8	00000000 00000000			9140	nc	ED	don			
000032C0	00000000 00000000			2149+ 2150+*	DS	FD	gap			
000032C8				2151+X46	DS	0F				
000032C8	E310 5014 0014		00000014	2152+		R1, V1ADDR	load v1 source			
000032CE	E751 0000 0806		00000000	2153+	VL	v21, 0(R1)	use v21 to test decoder			
000032D4	E310 5018 0014		00000018	2154+	ĹĠF	R1, V2ADDR	load v2 source			
000032DA	E761 0000 0806		00000000	2155+	VL	v22, 0(R1)	use v22 to test decoder			
000032E0	E310 501C 0014		000001C			R1, V3ADDR	load v3 source			
000032E6 000032EC	E771 0000 0806 E756 70FA 0E72		0000000	2157+ 2158+	VL VERI M	v23, 0(R1) V21, V22, V23, 250, 0	use v23 to test decoder test instruction			
						•				

DC

DC

DS

A(16)

FD

A(RE49)

result length

gap

result address

2252+

2254 +

2253+REA49

000034E0

000034E4

000034E8

0000010

0000353C

1101111	r. 0.7.0 zvector-e7-2	27- VERI M					15 Apr 2025	12: 39: 49	Page	52
	2. 0 0	V V LIVI IVI					10 1111 2020	12.00.10	1480	02
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
						4.0				
000034F0				2255+V1049	DS	XL16	V1 output			
000034F8				0070	DC	ED	-4			
00003500	0 0000000 00000000			2256+ 2257+*	DS	FD	gap			
00003508	Q				DS	0F				
00003508			0000014			R1, V1ADDR	load v1 source			
00003501			00000014		VL	v21, 0(R1)	use v21 to test decoder			
00003514			00000018			R1, V2ADDR	load v2 source			
0000351			00000000		VL	v22, 0(R1)	use v22 to test decoder			
00003520			000001C			R1, V3ADDR	load v3 source			
00003520			00000000		VL	v23, 0(R1)	use v23 to test decoder			
00003520						V21, V22, V23, 1, 1	test instruction			
00003532			000034F0		VST	V21, V1049	save v1 output			
00003538				2267+	BR	R11	return			
00003530 00003530					DC DROP	OF R5	xl16 expected result			
00003530					DKOP DC		0406 080A080A0C0E0C0E'	resul t		
00003534				2210	DC	AL10 000200020400	0400 000A000A0COEOCOE	1 esui t		
00003540				2271	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v1		
00003554							000000000000000000000000000000000000000	· -		
00003550				2272	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	$\mathbf{v2}$		
00003564										
00003560				2273	DC	XL16' C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3'	$\mathbf{v3}$		
00003574	4 C3C3C3C3 C3C3C3C3			00~4						
				2274	MDT D	WEDING 4				
00002500	1					VERIM, 2, 1				
00003580 00003580		00003580			DS USING	0FD * D5	base for test data and	tost routi	20	
00003580		00003360			DC	A(X50)	address of test routine	test Toutil	ile	
00003584					DC	H' 50'	test number			
00003580						X' 00'				
00003587	7 02			2281+	DC	HL1' 2'	i4 field			
00003588				2282+	DC	III 1 1 1 1	m5 field			
00003589	n FECEDOCO DAAOAOAO					HL1' 1'				
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					DC	CL8' VERIM	instruction name			
00003594	4 0000360C			2284+	DC	CL8' VERIM A(RE50+16)	instruction name address of v1 source			
00003598	4 0000360C 8 0000361C			2284+ 2285+	DC DC	CL8' VERIM A(RE50+16) A(RE50+32)	instruction name address of v1 source address of v2 source			
00003598 00003590	4 0000360C 8 0000361C C 0000362C			2284+ 2285+ 2286+	DC DC DC	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48)	instruction name address of v1 source address of v2 source address of v3 source			
00003598 00003590 000035A0	4 0000360C 8 0000361C C 0000362C 0 00000010			2284+ 2285+ 2286+ 2287+	DC DC DC DC	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16)	instruction name address of v1 source address of v2 source address of v3 source result length			
00003598 00003590 000035A0	4 0000360C 8 0000361C C 0000362C 0 00000010 4 000035FC			2284+ 2285+ 2286+ 2287+ 2288+REA50	DC DC DC DC DC	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16) A(RE50)	instruction name address of v1 source address of v2 source address of v3 source result length result address			
00003598 00003590 000035A0	4 0000360C 8 0000361C C 0000362C 0 0000010 4 000035FC 8 00000000 00000000			2284+ 2285+ 2286+ 2287+ 2288+REA50 2289+	DC DC DC DC	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16)	instruction name address of v1 source address of v2 source address of v3 source result length result address			
00003590 00003540 000035A0 000035A8	4 0000360C 8 0000361C C 0000362C 0 00000010 4 000035FC 8 00000000 00000000 0 00000000 00000000			2284+ 2285+ 2286+ 2287+ 2288+REA50 2289+ 2290+V1050	DC DC DC DC DC DS	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16) A(RE50) FD	instruction name address of v1 source address of v2 source address of v3 source result length			
00003598 00003540 000035A2 000035A8 000035B6	4 0000360C 8 0000361C C 0000362C 0 00000010 4 000035FC 8 0000000 00000000 0 0000000 00000000 8 0000000 00000000			2284+ 2285+ 2286+ 2287+ 2288+REA50 2289+ 2290+V1050	DC DC DC DC DC DC DS	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16) A(RE50) FD	instruction name address of v1 source address of v2 source address of v3 source result length result address			
00003596 000035A6 000035A6 000035A8 000035B6 000035C6	4 0000360C 8 0000361C C 0000362C 0 0000010 4 000035FC 8 00000000 00000000 0 00000000 00000000 0 00000000			2284+ 2285+ 2286+ 2287+ 2288+REA50 2289+ 2290+V1050 2291+ 2292+*	DC DC DC DC DC DS DS DS	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16) A(RE50) FD XL16	instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output			
00003596 000035A6 000035A6 000035A8 000035B6 000035C6	4 0000360C 8 0000361C C 0000362C 0 0000010 4 000035FC 8 00000000 00000000 0 00000000 00000000 0 00000000		00000011	2284+ 2285+ 2286+ 2287+ 2288+REA50 2289+ 2290+V1050 2291+ 2292+* 2293+X50	DC DC DC DC DS DS DS	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16) A(RE50) FD XL16 FD	instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap			
00003596 00003546 000035A6 000035A6 000035B6 000035C6	4 0000360C 8 0000361C C 0000362C 0 00000010 4 000035FC 8 00000000 00000000 0 00000000 000000000		00000014	2284+ 2285+ 2286+ 2287+ 2288+REA50 2289+ 2290+V1050 2291+ 2292+* 2293+X50 2294+	DC DC DC DC DS DS DS LGF	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16) A(RE50) FD XL16 FD OF R1, V1ADDR	instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source			
00003596 00003546 000035A6 000035A6 000035B6 000035C6 000035C6 000035C6	4 0000360C 8 0000361C C 0000362C D 00000010 4 000035FC 8 00000000 00000000 D 00000000 000000000 8 00000000 00000000 D 00000000 000000000 B E310 5014 0014 E F751 0000 0806		0000000	2284+ 2285+ 2286+ 2287+ 2288+REA50 2289+ 2290+V1050 2291+ 2292+* 2293+X50 2294+ 2295+	DC DC DC DC DS DS DS LGF VL	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16) A(RE50) FD XL16 FD OF R1, V1ADDR v21, O(R1)	instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source use v21 to test decoder			
00003596 000035A6 000035A6 000035B6 000035B6 000035C6 000035C6 000035C1 000035C1	4 0000360C 8 0000361C C 0000362C D 00000010 4 000035FC 8 00000000 000000000 0 00000000 00000000		0000000 0000018	2284+ 2285+ 2286+ 2287+ 2288+REA50 2289+ 2290+V1050 2291+ 2292+* 2293+X50 2294+ 2295+ 2296+	DC DC DC DC DS DS DS LGF VL LGF	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16) A(RE50) FD XL16 FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR	instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source use v21 to test decoder load v2 source			
00003596 000035A6 000035A6 000035B6 000035B6 000035C6 000035C6 000035C1 000035D6	4 0000360C 8 0000361C C 0000362C 0 0000010 4 000035FC 8 00000000 00000000 0 0000000 00000000 0 0000000 00000000		00000000 00000018 00000000	2284+ 2285+ 2286+ 2287+ 2288+REA50 2289+ 2290+V1050 2291+ 2292+* 2293+X50 2294+ 2295+ 2296+ 2297+	DC DC DC DC DS DS DS LGF VL LGF VL	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16) A(RE50) FD XL16 FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1)	instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source use v21 to test decoder load v2 source use v22 to test decoder			
00003596 000035A6 000035A6 000035B6 000035B6 000035C6 000035C6 000035C1 000035C1	4 0000360C 8 0000361C C 0000362C 0 00000010 4 000035FC 8 00000000 00000000 0 0000000 00000000 0 0000000 00000000		0000000 0000018	2284+ 2285+ 2286+ 2287+ 2288+REA50 2289+ 2290+V1050 2291+ 2292+* 2293+X50 2294+ 2295+ 2296+ 2297+ 2298+	DC DC DC DC DS DS DS LGF VL LGF LGF	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16) A(RE50) FD XL16 FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR	instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source use v21 to test decoder load v2 source use v22 to test decoder load v3 source			
00003596 000035A6 000035A6 000035A6 000035B6 000035C6 000035C6 000035C1 000035D4 000035D6	4 0000360C 8 0000361C C 0000362C 0 00000010 4 000035FC 8 00000000 00000000 0 00000000 000000000		0000000 0000018 0000000 000001C	2284+ 2285+ 2286+ 2287+ 2288+REA50 2289+ 2290+V1050 2291+ 2292+* 2293+X50 2294+ 2295+ 2296+ 2297+ 2298+ 2299+	DC DC DC DC DS DS DS LGF VL LGF VL	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16) A(RE50) FD XL16 FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source use v21 to test decoder load v2 source use v22 to test decoder			
00003596 00003546 000035A6 000035A6 000035B6 000035C6 000035C6 000035C6 000035D6 000035E6 000035E6 000035E6 000035E6	4 0000360C 8 0000361C C 0000362C 0 00000010 4 000035FC 8 00000000 000000000 0 00000000 00000000		0000000 0000018 0000000 000001C	2284+ 2285+ 2286+ 2287+ 2288+REA50 2289+ 2290+V1050 2291+ 2292+* 2293+X50 2294+ 2295+ 2296+ 2297+ 2298+ 2299+ 2300+ 2301+	DC DC DC DC DS DS DS LGF VL LGF VL VERIM VST	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16) A(RE50) FD XL16 FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V21, V22, V23, 2, 1 V21, V1050	instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source use v21 to test decoder load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction save v1 output			
00003596 00003546 000035A6 000035A6 000035B6 000035C6 000035C6 000035C6 000035D6 000035E6 000035E6 000035E6 000035E6	4 0000360C 8 0000361C C 0000362C 0 00000010 4 000035FC 8 00000000 000000000 0 00000000 00000000		0000000 0000018 0000000 000001C 00000000	2284+ 2285+ 2286+ 2287+ 2288+REA50 2289+ 2290+V1050 2291+ 2292+* 2293+X50 2294+ 2295+ 2296+ 2297+ 2298+ 2299+ 2300+ 2301+ 2302+	DC DC DC DC DS DS DS LGF VL LGF VL LGF VL VERIM VST BR	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16) A(RE50) FD XL16 FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V21, V22, V23, 2, 1 V21, V1050 R11	instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source use v21 to test decoder load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction save v1 output return			
00003596 00003546 000035A6 000035A6 000035B6 000035C6 000035C6 000035C6 000035D6 000035E6 000035E6 000035E6 000035E6	4 0000360C 8 0000361C C 0000362C 0 00000010 4 000035FC 8 00000000 000000000 0 0000000 000000000		0000000 0000018 0000000 000001C 00000000	2284+ 2285+ 2286+ 2287+ 2288+REA50 2289+ 2290+V1050 2291+ 2292+* 2293+X50 2294+ 2295+ 2296+ 2297+ 2298+ 2299+ 2300+ 2301+ 2302+ 2302+ 2303+RE50	DC DC DC DC DS DS DS LGF VL LGF VL VERIM VST	CL8' VERIM A(RE50+16) A(RE50+32) A(RE50+48) A(16) A(RE50) FD XL16 FD OF R1, V1ADDR v21, O(R1) R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V21, V22, V23, 2, 1 V21, V1050 R11 OF	instruction name address of v1 source address of v2 source address of v3 source result length result address gap V1 output gap load v1 source use v21 to test decoder load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction save v1 output			

T 0.0		ADDD4	ADDDO	CTNE					O
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
0035FC 003604	00000000 04040404 08080808 0C0C0C0C			2305	DC	XL16' 000000000404	0404	resul t	
00360C	00010203 04050607			2306	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v1	
003614 00361C	08090A0B 0C0D0E0F 00010203 04050607			2307	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2	
003624 00362C	08090A0B 0C0D0E0F C3C3C3C3 C3C3C3C3			2308	DC	VI 16! Carararara	C3C3 C3C3C3C3C3C3C3C3'	v3	
03634	C3C3C3C3 C3C3C3C3				DC	ALIO COCOCOCOCO		V3	
				2309 2310	VRI D	VERIM, 5, 1			
003640				2311+	DS DS	OFD			
003640		00003640		2312+	USING		base for test data and	test routine	
003640	00003688			2313+T51	DC	A(X51)	address of test routine		
003644	0033			2314+	DC	H' 51'	test number		
03646	00			2315+	DC	X' 00'			
003647	05			2316+	DC	HL1' 5'	i4 field		
03648	01			2317+	DC	HL1' 1'	m5 field		
03649	E5C5D9C9 D4404040			2318+	DC	CL8' VERIM	instruction name		
03654	000036CC			2319+	DC	A(RE51+16)	address of v1 source		
03658	000036DC			2320+	DC	A(RE51+32)	address of v2 source		
0365C	000036EC			2321+	DC	A(RE51+48)	address of v3 source		
03660	0000010			2322+	DC	A(16)	result length		
03664	000036BC			2323+REA51	DC	A(RE51)	result address		
03668	0000000 00000000			2324+	DS	FD	gap		
03670	00000000 00000000			2325+V1051	DS	XL16	V1 output		
03678	00000000 00000000			0000	D .C				
03680	0000000 00000000			2326+	DS	FD	gap		
				2327+*	D.C.	OF			
003688	T010 F014 0014		00000014	2328+X51	DS	OF	1 1 4		
003688	E310 5014 0014		00000014	2329+	LGF	R1, V1ADDR	load v1 source		
0368E	E751 0000 0806		0000000	2330+	VL	v21, 0(R1)	use v21 to test decoder		
003694	E310 5018 0014		00000018	2331+	LGF	R1, V2ADDR	load v2 source		
0369A	E761 0000 0806		0000000	2332+	VL LCE	v22, 0(R1)	use v22 to test decoder		
	E310 501C 0014		0000001C		LGF	R1, V3ADDR	load v3 source		
036A6	E771 0000 0806		0000000		VL	v23, 0(R1)	use v23 to test decoder		
0036AC	E756 7005 1E72		00002670	2335+		V21, V22, V23, 5, 1	test instruction		
036B2	E750 5030 080E		00003670		VST PD	V21, V1051	save v1 output		
036B8 036BC	07FB			2337+ 2338+RE51	BR DC	R11 OF	return		
036BC				2339+	DROP	R5	xl16 expected result		
036BC	00004040 8484C4C4			2340	DKOP DC		C4C4 090949498D8DCDCD'	resul t	
036C4	09094949 8D8DCDCD			₩UTU	ъC	ALIU 000040400404	CTCT UUUTUTUUUUUUUUU	1 COUI C	
036CC	00010203 04050607			2341	DC	XI 16' 000102030405	0607 08090A0B0C0D0E0F'	v1	
036D4				WUT1	DC	ALIU 000102030403	OOO! OOOOOAODOCODOEOI	V 1	
036DC	00010203 04050607			2342	DC	XI.16' 000102030405	0607 08090A0B0C0D0E0F'	v2	
036E4				WUIW	DO	1110 000102000400	OGO OGIODOCODOLOI:	∀ ≈	
036EC				2343	DC	XL16' C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	v3	
	C3C3C3C3 C3C3C3C3			110 10				. •	
				2344					
				2345	VRI D	VERIM, 7, 1			
003700				2346+	DS DS	OFD			
<i>,</i> 00,00		00003700		2347+	USI NG		base for test data and	test routine	
003700	00003748			2348+T52	DC	A(X5Z)	address of test routine		
003700 003700	00003748 0034			2348+T52 2349+	DC DC	A(X52) H' 52'	address of test routine test number		
003700	00003748 0034 00			2348+T52 2349+ 2350+	DC DC DC	A(X52) H' 52' X' 00'	test number		

ASMA Ver.	0. 7. 0 zvector- e7- 2	27- VERIM					15 Apr 2025	12: 39: 49	Page	54
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00003708	01			2352+	DC	HL1' 1'	m5 field			
00003709	E5C5D9C9 D4404040			2353+	DC	CL8' VERIM	instruction name			
00003714	0000378C			2354+	DC	A(RE52+16)	address of v1 source			
00003718	0000379C			2355+	DC	A(RE52+32)	address of v2 source			
0000371C	000037AC			2356+	DC	A(RE52+48)	address of v3 source			
00003720	0000010			2357+	DC	A(16)	result length			
00003724	0000377C			2358+REA52	DC	A(RE52)	result address			
00003728	0000000 00000000			2359+	DS	FD	gap			
00003730	0000000 00000000			2360+V1052	DS	XL16	gap V1 output			
00003738	00000000 00000000									
00003740	00000000 00000000			2361+	DS	FD	gap			
00000740				2362+*	D.C.					
00003748	F010 F014 0014		00000014	2363+X52	DS	OF	1 1 4			
00003748	E310 5014 0014		00000014	2364+	LGF	R1, V1ADDR	load v1 source			
0000374E	E751 0000 0806		0000000	2365+	VL LCE	v21, 0(R1)	use v21 to test decoder			
00003754 0000375A	E310 5018 0014		00000018	2366+	LGF	R1, V2ADDR	load v2 source			
0000375A 00003760	E761 0000 0806 E310 501C 0014		00000000 000001C	2367+ 2368+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00003766	E771 0000 0806		00000010	2369+	VL	v23, 0(R1)	use v23 to test decoder			
0000376C	E771 0000 0800 E756 7007 1E72		0000000	2370+	VERIM	V23, U(N1) V21, V22, V23, 7, 1	test instruction			
00003700	E750 7007 1E72 E750 5030 080E		00003730	2371+	VERT	V21, V1052	save v1 output			
00003772	07FB		00003730	2372+	BR	R11	return			
0000377C	0/12			2373+RE52	DC	0F	xl 16 expected result			
0000377C				2374+	DROP	R5	arro expected resure			
0000377C	00800181 06860787			2375	DC		0787 088809890E8E0F8F'	resul t		
00003784	08880989 0E8E0F8F									
0000378C	00010203 04050607			2376	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v1		
00003794	08090A0B OCODOEOF									
0000379C	00010203 04050607			2377	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
000037A4	08090A0B OCODOEOF			2272	D.C.	TT 4 01 G0 G0 G0 G0 G0 G0	70.50 G0.50.50.50.50.50.50.50.50.50.50.50.50.50			
	C3C3C3C3 C3C3C3C3			2378	DC	XL16 C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	$\mathbf{v3}$		
000037B4	C3C3C3C3 C3C3C3C3			2379						
				2380	VDI D	VERI M, 255, 1		255->1 rig	h+	
000037C0				2381+	DS DS	OFD		235->1 11g	,IIC	
000037C0		000037C0		2382+	USING		base for test data and	test routin	P	
000037C0	00003808	00000700		2383+T53	DC	A(X53)	address of test routine			
000037C4	0035			2384+	DC	H' 53'	test number			
000037C6	00			2385+	DC	X' 00'				
000037C7	FF			2386+	DC	HL1' 255'	i4 field			
000037C8	01			2387+	DC	HL1' 1'	m5 field			
000037C9	E5C5D9C9 D4404040			2388+	DC	CL8' VERI M	instruction name			
000037D4	0000384C			2389+	DC	A(RE53+16)	address of v1 source			
000037D8	0000385C			2390+	DC	A(RE53+32)	address of v2 source			
000037DC	0000386C			2391+	DC	A(RE53+48)	address of v3 source			
000037E0	00000010			2392+	DC DC	A(16)	result length			
000037E4	0000383C			2393+REA53	DC	A(RE53)	result address			
000037E8 000037F0	00000000 00000000 0000000 00000000			2394+ 2395+V1053	DS DS	FD XL16	gap V1 output			
000037F0 000037F8	0000000 0000000			₩JJJ+ 1 1 JJJ	שט	ALIU	VI Oucpuc			
00003718	0000000 0000000			2396+	DS	FD	gap			
000000				2397+*	2.5		5"r			
00003808				2398+X53	DS	0F				
00003808	E310 5014 0014		0000014	2399+	LGF	R1, V1ADDR	load v1 source			
0000380E	E751 0000 0806		00000000	2400+	VL	v21, 0(R1)	use v21 to test decoder			
00003814	E310 5018 0014		0000018	2401+	LGF	R1, V2ÀDDR	load v2 source			

C3C3C3C3 C3C3C3C3

ASMA Ver.	0. 7. 0 zvector- e7- 2	27-VERIM					15 Apr 2025	12: 39: 49	Page	56
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				2449 2450		VERI M, 250, 1		250->6 rig	ght	
00003940 00003940 00003940	00003988	00003940		2451+ 2452+ 2453+T55	DS USING DC	0FD *, R5 A(X55)	base for test data and address of test routine	test routin	ie	
00003944 00003946 00003947	0037 00 FA			2454+ 2455+ 2456+	DC DC DC	H' 55' X' 00' HL1' 250'	test number i4 field			
00003948 00003949 00003954	01 E5C5D9C9 D4404040 000039CC			2457+ 2458+ 2459+	DC DC DC	HL1' 1' CL8' VERIM A(RE55+16)	m5 field instruction name address of v1 source			
00003958 0000395C 00003960	000039DC 000039EC 00000010			2460+ 2461+ 2462+	DC DC DC	A(RE55+32) A(RE55+48) A(16)	address of v2 source address of v3 source result length			
00003964 00003968 00003970	000039BC 00000000 00000000 00000000 00000000			2463+REA55 2464+ 2465+V1055	DC DS DS	A(RE55) FD XL16	result address gap V1 output			
00003978 00003980	00000000 00000000 00000000 00000000			2466+ 2467+*	DS	FD	gap			
00003988 00003988 0000398E	E310 5014 0014 E751 0000 0806		00000014 00000000	2468+X55 2469+ 2470+	DS LGF VL	OF R1, V1ADDR v21, O(R1)	load v1 source use v21 to test decoder			
00003994 0000399A 000039A0	E310 5018 0014 E761 0000 0806 E310 501C 0014		00000018 00000000 0000001C	2471+ 2472+ 2473+		R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source			
000039A6 000039AC 000039B2	E771 0000 0806 E756 70FA 1E72 E750 5030 080E		00000000	2474+ 2475+ 2476+	VL	v23, 0(R1) V21, V22, V23, 250, 1 V21, V1055	use v23 to test decoder test instruction save v1 output			
000039B8 000039BC 000039BC	07FB			2477+ 2478+RE55 2479+	BR DC DROP	R11 OF R5	return xl16 expected result			
000039BC 000039C4 000039CC	00000000 04040404 08080808 0C0C0C0C 00010203 04050607			2480 2481	DC DC	XL16' 0000000004040	0404 080808080C0C0CC' 0607 08090A0B0C0D0E0F'	result v1		
000039D4 000039DC 000039E4	08090A0B 0C0D0E0F 00010203 04050607 08090A0B 0C0D0E0F			2482	DC		0607 08090A0B0C0D0E0F'	v2		
000039EC	C3C3C3C3 C3C3C3C3 C3C3C3C3 C3C3C3C3			2483	DC	XL16' C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	v3		
00003A00		00000400		2484 2485 2486+	DS	VERIM, 248, 1 OFD	hage for test data at 1	248-8 righ		
00003A00 00003A00 00003A04	00003A48 0038	00003A00		2487+ 2488+T56 2489+	USING DC DC	A(X56) H' 56'	base for test data and address of test routine test number		ie	
00003A06 00003A07 00003A08 00003A09	00 F8 01 E5C5D9C9 D4404040			2490+ 2491+ 2492+ 2493+	DC DC DC DC	X' 00' HL1' 248' HL1' 1' CL8' VERI M'	i4 field m5 field instruction name			
00003A14 00003A18 00003A1C	00003A8C 00003A9C 00003AAC			2494+ 2495+ 2496+	DC DC DC	A(RE56+16) A(RE56+32) A(RE56+48)	address of v1 source address of v2 source address of v3 source			
00003A20 00003A24 00003A28	00000010 00003A7C 00000000 00000000			2497+ 2498+REA56 2499+	DC DC DS	A(16) A(RE56) FD	result length result address gap			
							.			

00003AB4 C3C3C3C3 C3C3C3C3

DC

DC

DC

DS

A(RE58+48)

A(16)

FD

A(RE58)

address of v3 source

result length

gap

result address

2567+

2568+

2570 +

2569+REA58

00003B9C

00003BA0

00003BA4

00003BA8

00003C2C

0000010

00003BFC

ASMA Ver.	0. 7. 0 zvector- e7- 2	7- VERI M					15 Apr 2025	12: 39: 49	Page	59
	=	• • =======						227 007 20	8-	
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000000000	0000000 0000000			0564 14050	D.C.	WI 40	¥74			
00003BB0	00000000 00000000			2571+V1058	DS	XL16	V1 output			
00003BB8 00003BC0	00000000 00000000 0000000 00000000			2572+	DS	FD	dan			
OOOOSBCO	0000000 0000000			2573+*	אט	ΓD	gap			
00003BC8				2574+X58	DS	0F				
00003BC8	E310 5014 0014		0000014	2575+	LGF	R1, V1ADDR	load v1 source			
00003BCE	E751 0000 0806		00000000	2576+	VL	v21, 0(R1)	use v21 to test decoder			
00003BD4	E310 5018 0014		00000018	2577+	LGF	R1, V2ADDR	load v2 source			
00003BDA	E761 0000 0806		00000000	2578+	VL	v22, 0(R1)	use v22 to test decoder			
00003BE0	E310 501C 0014		000001C	2579+	LGF	R1, V3ADDR	load v3 source			
00003BE6	E771 0000 0806		00000000	2580+	VL	v23, 0(R1)	use v23 to test decoder			
00003BEC	E756 7001 2E72		000000000	2581+		V21, V22, V23, 1, 2	test instruction			
00003BF2	E750 5030 080E 07FB		00003BB0	2582+ 2583+	VST	V21, V1058	save v1 output			
00003BF8 00003BFC	U/FD			2584+RE58	BR DC	R11 OF	return xl16 expected result			
00003BFC				2585+	DROP	R5	ATTO EMPECIEU TESUTI			
00003BFC	00020002 04060406			2586	DC		0406 080A080A0C0E0C0E'	resul t		
00003C04	080A080A 0C0E0C0E							_ 00 41 0		
00003C0C	00010203 04050607			2587	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v1		
00003C14	08090A0B OCODOEOF									
00003C1C	00010203 04050607			2588	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
00003C24	08090A0B OCODOEOF			0700	D .C	TT 401 00 00 00 00 00 00	gaga gagagagagagagaga			
00003C2C	C3C3C3C3 C3C3C3C3			2589	DC	XL16' C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3'	v3		
00003C34	C3C3C3C3 C3C3C3C3			2590						
				2591	VRT D	VERI M, 2, 2				
00003C40				2592+	DS DS	OFD				
00003C40		00003C40		2593+	USING		base for test data and t	test routi	ne	
00003C40	00003C88			2594+T59	DC	A(X59)	address of test routine			
00003C44	003B			2595+	DC	H' 59'	test number			
00003C46	00			2596+	DC	X' 00'				
00003C47	02			2597+	DC	HL1' 2'	i4 field			
00003C48	02 E5C5P0C0 P4404040			2598+	DC	HL1'2'	m5 field			
00003C49 00003C54				2599+ 2600+	DC	CL8' VERIM' A(RE59+16)	instruction name address of v1 source			
00003C54	00003CCC 00003CDC			2601+	DC DC	A(RE59+10) A(RE59+32)	address of v1 source			
00003C5C	00003CEC			2602+	DC	A(RE59+48)	address of v2 source			
00003C60	00000010			2603+	DC	A(16)	result length			
00003C64	00003CBC			2604+REA59	DC	A(RE59)	result address			
00003C68	00000000 00000000			2605+	DS	FD				
00003C70	00000000 00000000			2606+V1059	DS	XL16	gap V1 output			
00003C78	00000000 00000000			0007	D.C.	TIN				
00003C80	00000000 00000000			2607+	DS	FD	gap			
00003C88				2608+* 2609+X59	DC	OF				
00003C88	E310 5014 0014		0000014	2610+	DS LGF	R1, V1ADDR	load v1 source			
00003C8E	E751 0000 0806		00000014	2611+	VL	v21, 0(R1)	use v21 to test decoder			
00003C94	E310 5018 0014		00000000	2612+	LGF	R1, V2ADDR	load v2 source			
00003C9A	E761 0000 0806		00000000	2613+	VL	v22, 0(R1)	use v22 to test decoder			
00003CA0	E310 501C 0014		000001C	2614+	LGF	R1, V3ADDR	load v3 source			
00003CA6	E771 0000 0806		00000000	2615+	VL	v23, 0(R1)	use v23 to test decoder			
00003CAC	E756 7002 2E72		00000000	2616+	VERIM	V21, V22, V23, 2, 2	test instruction			
00003CB2	E750 5030 080E		00003C70	2617+	VST	V21, V1059	save v1 output			
00003CB8 00003CBC	07FB			2618+ 2619+RE59	BR DC	R11 0F	return xl16 expected result			
00003CBC				2620+	DROP		ATTO EXPECTED TESUIT			
ооооооо				~0~0	DIGI	100				

ASMA Ver.	0. 7. 0 zvector- e7- 2	7-VERIM					15 Apr 2025	12: 39: 49 F	age	60
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
0003CBC 0003CC4	00000000 04040404 08080808 0C0C0C0C			2621	DC	XL16' 00000000404	0404 080808080C0C0CC'	resul t		
0003CCC	00010203 04050607			2622	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v1		
0003CD4 0003CDC	08090A0B 0C0D0E0F 00010203 04050607			2623	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
	08090A0B 0C0D0E0F C3C3C3C3 C3C3C3C3			2624	DC	XI.16' C3C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	v 3		
	C3C3C3C3 C3C3C3C3			2625	20			10		
0000000				2626		VERI M, 5, 2				
0003D00		00002000		2627+	DS	OFD * DE	has for test data and	test moutine		
0003D00 0003D00	00003D48	00003D00		2628+ 2629+T60	USI NG DC	*, K5 A(X60)	base for test data and address of test routine		,	
0003D04	00003D48			2630+	DC DC	H' 60'	test number			
0003D04 0003D06	00			2631+	DC	X' 00'	test number			
0003D07	05			2632+	DC	HL1'5'	i4 field			
0003D08	02			2633+	DC	HL1' 2'	m5 field			
0003D09	E5C5D9C9 D4404040			2634+	DC	CL8' VERIM	instruction name			
0003D14	00003D8C			2635+	DC	A(RE60+16)	address of v1 source			
0003D18	00003D9C			2636+	DC	A(RE60+32)	address of v2 source			
0003D1C	00003DAC			2637+	DC	A(RE60+48)	address of v3 source			
0003D20	00000010			2638+	DC	A(16)	result length			
0003D24	00003D7C			2639+REA60	DC	A(RE60)	result address			
0003D28	0000000 00000000			2640+	DS	FD	gap			
0003D30	0000000 00000000			2641+V1060	DS	XL16	V1 output			
0003D38	0000000 00000000						1			
0003D40	00000000 00000000			2642+ 2643+*	DS	FD	gap			
0003D48				2644+X60	DS	0F				
0003D48	E310 5014 0014		00000014	2645+	LGF	R1, V1ADDR	load v1 source			
	E751 0000 0806		00000014	2646+	VL	v21, 0(R1)	use v21 to test decoder			
	E310 5018 0014		00000000		LGF	R1, V2ADDR	load v2 source			
	E761 0000 0806		00000018		VL	v22, 0(R1)	use v22 to test decoder			
0003D3A	E310 501C 0014		00000000 0000001C	2649+	LGF	R1, V3ADDR	load v3 source			
0003D66	E771 0000 0806		00000010	2650+	VL	v23, 0(R1)	use v23 to test decoder			
0003D6C	E756 7005 2E72		0000000	2651+		V23, V(R1) V21, V22, V23, 5, 2	test instruction			
0003D72	E750 5030 080E		00003D30	2652+	VST	V21, V1060	save v1 output			
0003D78	07FB		OOOODDOO	2653+	BR	R11	return			
0003D7C	J. 22			2654+RE60	DC	0F	xl 16 expected result			
0003D7C				2655+	DROP	R5				
0003D7C	00004040 8484C4C4			2656	DC		C4C4 090949498D8DCDCD'	resul t		
0003D84	09094949 8D8DCDCD									
0003D8C	00010203 04050607			2657	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v1		
0003D94	08090A0B OCODOEOF									
0003D9C	00010203 04050607			2658	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
0003DA4	08090A0B OCODOEOF									
0003DAC 0003DB4	C3C3C3C3 C3C3C3C3 C3C3C3C3 C3C3C3C3			2659	DC	XL16' C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	v3		
OUUJUH				2660	• • •					
				2661		VERI M, 7, 2				
0003DC0				2662+	DS	OFD				
0003DC0	00000755	00003DC0		2663+	USING	*, R 5	base for test data and)	
0003DC0	00003E08			2664+T61	DC	A(X61)	address of test routine			
0003DC4	003D			2665+	DC	H' 61'	test number			
0003DC6	00			2666+	DC	X' 00'	. 4 () 11			
0003DC7	07			2667+	DC	HL1' 7'	i4 field			

ASMA Ver.	0. 7. 0 zvector- e7- 2	27-VERIM					15 Apr 2025	12: 39: 49	Page	61
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
00003DC8	02			2668+	DC	HL1' 2'	m5 field			
00003DC9	E5C5D9C9 D4404040			2669+	DC	CL8' VERIM	instruction name			
00003DD4	00003E4C			2670+	DC	A(RE61+16)	address of v1 source			
00003DD8	00003E5C			2671+	DC	A(RE61+32)	address of v2 source			
00003DDC	00003E6C			2672+	DC	A(RE61+48)	address of v3 source			
00003DE0	00000010			2673+	DC	A(16)	result length			
00003DE4	00003E3C			2674+REA61	DC	A(RE61)	result address			
00003DE8	00000000 00000000			2675+	DS	FD	gap			
00003DF0	0000000 00000000			2676+V1061	DS	XL16	gap V1 output			
00003DF8	00000000 00000000				.					
00003E00	00000000 00000000			2677+	DS	FD	gap			
00000E00				2678+*	DC.	OF				
00003E08 00003E08	E310 5014 0014		00000014	2679+X61 2680+	DS LGF	OF R1, V1ADDR	load v1 source			
00003E08	E751 0000 0806		00000014	2681+	VL	v21, 0(R1)	use v21 to test decoder			
00003E0E	E310 5018 0014		00000000	2682+	LGF	R1, V2ADDR	load v2 source			
00003E1A	E761 0000 0806		00000010	2683+	VL	v22, 0(R1)	use v22 to test decoder			
00003E20	E310 501C 0014		0000001C	2684+	LGF	R1, V3ADDR	load v3 source			
00003E26	E771 0000 0806		00000000	2685+	VL	v23, 0(R1)	use v23 to test decoder			
00003E2C	E756 7007 2E72			2686+	VERI M	V21, V22, V23, 7, 2	test instruction			
00003E32	E750 5030 080E		00003DF0	2687+	VST	V21, V1061	save v1 output			
00003E38	07FB			2688+	BR	R11	return			
00003E3C				2689+RE61	DC	OF	xl16 expected result			
00003E3C 00003E3C	00810180 06870786			2690+ 2691	DROP DC	R5	0786 088909880E8F0F8E'	resul t		
00003E3C	08890988 0E8F0F8E			۵031	DC	XL10 0081018000870	0780 088303880E8F0F8E	resurt		
00003E4C	00010203 04050607			2692	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v1		
00003E54	08090A0B OCODOEOF			2002	20	1110 000107000100	000. 00000.10200020201	• -		
00003E5C	00010203 04050607			2693	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v2		
00003E64	08090A0B OCODOEOF									
00003E6C	C3C3C3C3 C3C3C3C3			2694	DC	XL16' C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	v3		
00003E74	C3C3C3C3 C3C3C3C3			2695						
				2696	VRT D	VERI M, 255, 2		255->1 ri	σht	
00003E80				2697+	DS DS	OFD		200 >1 11	gne	
00003E80		00003E80		2698+	USING		base for test data and	test routi	ne	
00003E80	00003EC8			2699+T62	DC	A(X62)	address of test routine			
00003E84	003E			2700 +	DC	H' 62'	test number			
00003E86	00			2701+	DC	X' 00'				
00003E87	FF			2702+	DC	HL1' 255'	i4 field			
00003E88	02 F5C5D0C0 D4404040			2703+	DC	HL1'2'	m5 field			
00003E89 00003E94	E5C5D9C9 D4404040 00003F0C			2704+ 2705+	DC DC	CL8' VERIM A(RE62+16)	instruction name address of v1 source			
00003E94 00003E98	00003F1C			2705+ 2706+	DC DC	A(RE62+16) A(RE62+32)	address of v1 source			
00003E9C	00003F1C 00003F2C			2707+	DC	A(RE62+48)	address of v2 source			
00003EA0	0000010			2708+	DC	A(16)	result length			
00003EA4	00003EFC			2709+REA62	DC	A(RE62)	result address			
00003EA8	00000000 00000000			2710+	DS	FD	gap V1 output			
00003EB0	00000000 00000000			2711+V1062	DS	XL16	V1 output			
00003EB8	00000000 00000000			0710	DC	ED				
00003EC0	00000000 00000000			2712+ 2713+*	DS	FD	gap			
00003EC8				2713+** 2714+X62	DS	0F				
00003EC8	E310 5014 0014		0000014	2715+	LGF	R1, V1ADDR	load v1 source			
00003ECE	E751 0000 0806		00000014	2716+	VL	v21, 0(R1)	use v21 to test decoder			
00003ED4	E310 5018 0014		00000018		LGF	R1, V2ADDR	load v2 source			

ASMA Ver.	0. 7. 0 zvector- e7- 2	7- VERI M					15 Apr 2025	12: 39: 49	Page	62
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
00003EDA 00003EE0 00003EE6 00003EEC	E761 0000 0806 E310 501C 0014 E771 0000 0806 E756 70FF 2E72		00000000 0000001C 00000000	2718+ 2719+ 2720+ 2721+	VL LGF VL VERIM	R1, V3ÀDDR	use v22 to test decoder load v3 source use v23 to test decoder test instruction			
00003EF2	E750 5030 080E 07FB		00003EB0	2722+ 2723+	VST BR	V21, V1062	save v1 output			
00003EF8 00003EFC 00003EFC	U/FB			2724+RE62 2725+	DC DROP		return xl16 expected result			
00003EFC 00003F04	80008101 86068707 88088909 8E0E8F0F			2726	DC		3707 880889098E0E8F0F'	result		
00003F0C 00003F14	00010203 04050607 08090A0B 0C0D0E0F			2727	DC		0607 08090A0B0C0D0E0F'	v1		
00003F1C 00003F24	00010203 04050607 08090A0B 0C0D0E0F			2728	DC		0607 08090A0B0C0D0E0F'	v2		
00003F2C 00003F34	C3C3C3C3 C3C3C3C3 C3C3C3C3 C3C3C3C3			2729	DC	XL16' C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	v3		
00003F40				2730 2731 2732+	VRI_D DS	VERIM, 254, 2 OFD		254->2 rig	ght	
00003F40	00002500	00003F40		2733+	USING	*, R 5	base for test data and t	test routin	ie	
00003F40 00003F44 00003F46	00003F88 003F 00			2734+T63 2735+ 2736+	DC DC DC	X' 00'	address of test routine test number			
00003F47 00003F48 00003F49	FE 02 E5C5D9C9 D4404040			2737+ 2738+ 2739+	DC DC DC	HL1' 2'	i4 field m5 field instruction name			
00003F54 00003F58 00003F5C	00003FCC 00003FDC			2740+ 2741+ 2742+	DC DC	A(RE63+16) A(RE63+32)	address of v1 source address of v2 source			
00003F60 00003F64	00003FEC 00000010 00003FBC			2743+ 2744+REA63	DC DC DC	A(RE63)	address of v3 source result length result address			
00003F68 00003F70 00003F78	00000000 00000000 00000000 00000000 000000			2745+ 2746+V1063	DS DS	FD XL16	gap V1 output			
				2747+ 2748+*	DS	FD	gap			
00003F88 00003F88			00000014	2749+X63 2750+	DS LGF		load v1 source			
00003F8E 00003F94 00003F9A	E751 0000 0806 E310 5018 0014 E761 0000 0806		00000000 00000018 00000000	2751+ 2752+ 2753+	VL LGF VL	R1, V2ADDR	use v21 to test decoder load v2 source use v22 to test decoder			
00003FA0 00003FA6 00003FAC	E310 501C 0014 E771 0000 0806 E756 70FE 2E72				LGF VL	R1, V3ADDR	load v3 source use v23 to test decoder			
00003FB2 00003FB8 00003FBC	E750 70FE 2E72 E750 5030 080E 07FB		00003F70	2757+ 2758+ 2759+RE63	VST BR DC	V21, V1063 R11 OF	save v1 output return xl16 expected result			
00003FBC 00003FBC 00003FC4	C0004080 C5054585 CA0A4A8A CF0F4F8F			2760+ 2761	DROP DC	R5 XL16' C0004080C5054	1585 CA0A4A8ACF0F4F8F'	resul t		
00003FCC 00003FD4	00010203 04050607 08090A0B 0C0D0E0F			2762	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v1		
00003FDC 00003FE4	00010203 04050607 08090A0B 0C0D0E0F			2763	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F'	v2		
00003FEC 00003FF4	C3C3C3C3 C3C3C3C3			2764	DC	XL16' C3C3C3C3C3C3C3C	C3C3 C3C3C3C3C3C3C3C3'	v3		

ASMA Ver.	0.7.0 zvector-e7-2	27- VERI M					15 Apr 2025	12: 39: 49	Page	63
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				2765 2766		VERIM, 250, 2		250->6 rig	ht	
00004000 00004000 00004000	00004048	00004000		2767+ 2768+ 2769+T64	DS USING DC	A(X64)	base for test data and taddress of test routine	test routin	e	
00004004 00004006 00004007	0040 00 FA			2770+ 2771+ 2772+	DC DC DC	H' 64' X' 00' HL1' 250'	test number i4 field			
00004008 00004009 00004014	02 E5C5D9C9 D4404040 0000408C			2773+ 2774+ 2775+	DC DC DC	HL1' 2' CL8' VERI M' A(RE64+16)	m5 field instruction name address of v1 source			
00004018 0000401C 00004020	0000409C 000040AC 00000010			2776+ 2777+ 2778+	DC DC DC	A(RE64+32) A(RE64+48) A(16)	address of v2 source address of v3 source result length			
00004024 00004028 00004030	0000407C 00000000 00000000 00000000 00000000			2779+REA64 2780+ 2781+V1064	DC DS DS	A(RE64)	result address gap V1 output			
00004038 00004040	0000000 0000000 0000000 0000000 00000000			2782+ 2783+*	DS	FD	gap			
00004048 00004048	E310 5014 0014		00000014	2784+X64 2785+		OF R1, V1ADDR	load v1 source			
0000404E 00004054 0000405A	E751 0000 0806 E310 5018 0014 E761 0000 0806		00000000 00000018 00000000	2786+ 2787+ 2788+	VL	v21, 0(R1) R1, V2ADDR v22, 0(R1)	use v21 to test decoder load v2 source use v22 to test decoder			
00004060 00004066 0000406C	E310 501C 0014 E771 0000 0806 E756 70FA 2E72		0000001C 00000000	2789+ 2790+ 2791+		R1, V3ADDR v23, O(R1) V21, V22, V23, 250, 2	load v3 source use v23 to test decoder test instruction			
00004072 00004078 0000407C	E750 5030 080E 07FB		00004030	2792+ 2793+ 2794+RE64	VST BR DC	V21, V1064 R11 OF	return xl 16 expected result			
0000407C 0000407C 00004084	00000000 04040404 08080808 0C0C0C0C			2795+ 2796	DROP DC	R5 XL16' 0000000004040	0404 080808080C0C0CC'	resul t		
0000408C 00004094 0000409C	00010203 04050607 08090A0B 0C0D0E0F 00010203 04050607			2797 2798	DC DC		0607 08090A0B0C0D0E0F'	v1 v2		
000040A4 000040AC	08090A0B 0C0D0E0F C3C3C3C3 C3C3C3C3 C3C3C3C3 C3C3C3C3			2799	DC		C3C3 C3C3C3C3C3C3C3C3'	v3		
				2800 2801		VERI M, 248, 2		248-8 righ	t	
000040C0 000040C0	00004100	000040C0		2802+ 2803+	DS USING		base for test data and		e	
000040C0 000040C4 000040C6	00004108 0041 00			2804+T65 2805+ 2806+	DC DC DC	A(X65) H' 65' X' 00'	address of test routine test number			
000040C7 000040C8 000040C9	F8 02 E5C5D9C9 D4404040			2807+ 2808+ 2809+	DC DC DC	HL1' 248' HL1' 2' CL8' VERIM	i4 field m5 field instruction name			
000040D4 000040D8 000040DC	0000414C 0000415C 0000416C			2810+ 2811+ 2812+	DC DC DC	A(RE65+16) A(RE65+32) A(RE65+48)	address of v1 source address of v2 source address of v3 source			
000040E0 000040E4 000040E8	00000010 0000413C 00000000 00000000			2813+ 2814+REA65 2815+	DC DC DS	A(16) A(RE65) FD	result length result address gap			

ASMA Ver.	0. 7. 0 zvector- e7- 2	7- VERI M					15 Apr 2025 12: 39: 49 Page 65
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				2837 *Doublewo	ord		
				2838	VRI_D	VERIM , 0, 3	
00004180 00004180		00004180		2839+ 2840+	DS USING	0FD * D5	base for test data and test routine
00004180	000041C8	00004160		2841+T66	DC	A(X66)	address of test routine
00004184	0042			2842+	DC	Н' 66'	test number
00004186 00004187	00 00			2843+ 2844+	DC DC	X' 00' HL1' 0'	i4 field
00004187	03			2845+	DC	HL1' 3'	m5 field
00004189	E5C5D9C9 D4404040			2846+	DC	CL8' VERIM	instruction name
00004194 00004198	0000420C 0000421C			2847+ 2848+	DC DC	A(RE66+16) A(RE66+32)	address of v1 source address of v2 source
00004136 0000419C	0000421C 0000422C			2849+	DC	A(RE66+48)	address of v3 source
000041A0	00000010			2850+	DC	A(16)	result length
000041A4 000041A8	000041FC 00000000 00000000			2851+REA66 2852+	DC DS	A(RE66) FD	result address
000041B0	0000000 0000000			2853+V1066	DS DS	XL16	gap V1 output
000041B8	00000000 00000000			0054	D.C.	r:n	
000041C0	00000000 00000000			2854+ 2855+*	DS	FD	gap
000041C8				2856+X66	DS	OF	
000041C8	E310 5014 0014		00000014	2857+		R1, V1ADDR	load v1 source
000041CE 000041D4	E751 0000 0806 E310 5018 0014		00000000 0000018	2858+ 2859+	VL LGF	v21, 0(R1) R1, V2ADDR	use v21 to test decoder load v2 source
000041DA	E761 0000 0806		00000000	2860+	VL	v22, 0(R1)	use v22 to test decoder
000041E0	E310 501C 0014		0000001C	2861+	LGF	R1, V3ADDR	load v3 source
000041E6 000041EC	E771 0000 0806 E756 7000 3E72		0000000	2862+ 2863+	VL VERI M	v23, 0(R1) V21, V22, V23, 0, 3	use v23 to test decoder test instruction
000041F2	E750 5030 080E		000041B0	2864+	VST	V21, V1066	save v1 output
000041F8 000041FC	07FB			2865+ 2866+RE66	BR DC	R11 0F	return
000041FC 000041FC				2867+	DROP	R5	xl16 expected result
000041FC	00010203 04050607			2868	DC		0607
00004204 0000420C	08090A0B 0C0D0E0F 00010203 04050607			2869	DC	VI 16' 0001020204050	0607 08090A0B0C0D0E0F' v1
00004200	08090A0B 0C0D0E0F			2003	ЪС	AL10 0001020304030	VI
	00010203 04050607			2870	DC	XL16' 0001020304050	0607 08090A0B0C0D0E0F' v2
	08090A0B 0C0D0E0F 00000000 00000000			2871	DC	XI.16' 0000000000000	0000 00000000000000000000' v3
00004226	0000000 0000000				D O	ALIO 000000000000000000000000000000000000	1000
				2872	VDT P	VEDIM 1 0	
00004240				2873 2874+	VK1_D	VERIM, 1, 3 OFD	
00004240		00004240		2875+	USING	*, R5	base for test data and test routine
00004240	00004288			2876+T67	DC	A(X67)	address of test routine
00004244 00004246	0043 00			2877+ 2878+	DC DC	H' 67' X' 00'	test number
00004247	01			2879+	DC	HL1' 1'	i4 field
00004248 00004249	03 E5C5D9C9 D4404040			2880+ 2881+	DC DC	HL1'3' CL8' VERIM	m5 field instruction name
00004249	000042CC			2882+	DC DC	A(RE67+16)	address of v1 source
00004258	000042DC			2883+	DC	A(RE67+32)	address of v2 source
0000425C 00004260	000042EC 00000010			2884+ 2885+	DC DC	A(RE67+48) A(16)	address of v3 source result length
00004260	0000010 000042BC			2886+REA67	DC DC	A(RE67)	result address
	00000000 00000000			2887+	DS	FD	gap

ASMA Ver.	0.7.0 zvector-e7-2	7- VERI M					15 Apr 2025	12: 39: 49	Page	66
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00004270 00004278	00000000 00000000 00000000 00000000			2888+V1067	DS	XL16	V1 output			
00004280	0000000 00000000			2889+ 2890+* 2891+X67	DS DC	FD	gap			
00004288 00004288	E310 5014 0014		0000014	2891+A07 2892+	DS LGF	OF R1, V1ADDR	load v1 source			
0000428E	E751 0000 0806		00000000	2893+	VL	v21, 0(R1)	use v21 to test decoder			
00004294 0000429A	E310 5018 0014 E761 0000 0806		00000018 00000000	2894+ 2895+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
000042A0	E310 501C 0014		000001C	2896 +	LGF	R1, V3ADDR	load v3 source			
000042A6 000042AC	E771 0000 0806 E756 7001 3E72		00000000	2897+ 2898+	VL VFRIM	v23, 0(R1) V21, V22, V23, 1, 3	use v23 to test decoder test instruction			
000042B2	E750 5030 080E		00004270	2899+	VST	V21, V1067	save v1 output			
000042B8 000042BC	07FB			2900+ 2901+RE67	BR DC	R11 0F	return xl16 expected result			
000042BC				2901+RE07 2902+	DROP	R5	xi io expected result			
000042BC	00020002 04060406			2903	DC	XL16' 000200020406	0406 080A080A0C0E0C0E'	resul t		
000042C4 000042CC 000042D4	080A080A 0C0E0C0E 00010203 04050607 08090A0B 0C0D0E0F			2904	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v1		
000042DC	00010203 04050607			2905	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
000042E4 000042EC	08090A0B 0C0D0E0F C3C3C3C3 C3C3C3C3			2906	DC	XL16' C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	v3		
000042F4	C3C3C3C3 C3C3C3C3			2907 2908	VDI D	VERIM, 2, 3				
00004300				2909+	DS	OFD				
00004300 00004300	00004348	00004300		2910+ 2911+T68	USI NG DC	*, R5 A(X68)	base for test data and address of test routine	test routi	ne	
00004304	0044			2912+	DC	Н' 68'	test number			
00004306 00004307	00 02			2913+ 2914+	DC DC	X' 00' HL1' 2'	i4 field			
00004308	03			2915+	DC	HL1' 3'	m5 field			
00004309 00004314				2916+ 2917+	DC DC	CL8' VERIM A(RE68+16)	instruction name address of v1 source			
00004314	0000438C 0000439C			2918+	DC	A(RE68+32)	address of v1 source			
0000431C	000043AC			2919+	DC	A(RE68+48)	address of v3 source			
00004320 00004324	00000010 0000437C			2920+ 2921+REA68	DC DC	A(16) A(RE68)	result length result address			
00004328	0000000 00000000			2922+	DS	FD	gap V1 output			
00004330 00004338	00000000 00000000 0000000 00000000			2923+V1068	DS	XL16	vi output			
00004340	0000000 00000000			2924+ 2925+*	DS	FD	gap			
00004348				2926+X68	DS LGF	OF R1, V1ADDR	load v1 source			
	E310 5014 0014		()()()()()()14	2927+			TOAU VI SOUPCE			
00004348 0000434E	E310 5014 0014 E751 0000 0806		$00000014 \\ 00000000$	2927+ 2928+	VL	v21, 0(R1)	load v1 source use v21 to test decoder			
00004348 0000434E 00004354	E751 0000 0806 E310 5018 0014		00000000 00000018	2928+ 2929+	VL LGF	v21, 0(R1) R1, V2ADDR	use v21 to test decoder load v2 source			
00004348 0000434E 00004354 0000435A 00004360	E751 0000 0806 E310 5018 0014 E761 0000 0806 E310 501C 0014		00000000 00000018 00000000 0000001C	2928+ 2929+ 2930+ 2931+	VL LGF VL LGF	v21, 0(R1) R1, V2ADDR v22, 0(R1) R1, V3ADDR	use v21 to test decoder load v2 source use v22 to test decoder load v3 source			
00004348 0000434E 00004354 0000435A 00004360 00004366	E751 0000 0806 E310 5018 0014 E761 0000 0806 E310 501C 0014 E771 0000 0806		00000000 00000018 00000000	2928+ 2929+ 2930+ 2931+ 2932+	VL LGF VL LGF VL	v21, 0(R1) R1, V2ADDR v22, 0(R1) R1, V3ADDR v23, 0(R1)	use v21 to test decoder load v2 source use v22 to test decoder load v3 source use v23 to test decoder			
00004348 0000434E 00004354 0000435A 00004360	E751 0000 0806 E310 5018 0014 E761 0000 0806 E310 501C 0014		00000000 00000018 00000000 0000001C	2928+ 2929+ 2930+ 2931+	VL LGF VL LGF VL	v21, 0(R1) R1, V2ADDR v22, 0(R1) R1, V3ADDR	use v21 to test decoder load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction			
00004348 0000434E 00004354 0000435A 00004360 00004366	E751 0000 0806 E310 5018 0014 E761 0000 0806 E310 501C 0014 E771 0000 0806 E756 7002 3E72		0000000 0000018 0000000 000001C 00000000	2928+ 2929+ 2930+ 2931+ 2932+ 2933+	VL LGF VL LGF VL VERIM	v21, 0(R1) R1, V2ADDR v22, 0(R1) R1, V3ADDR v23, 0(R1) V21, V22, V23, 2, 3 V21, V1068 R11 OF	use v21 to test decoder load v2 source use v22 to test decoder load v3 source use v23 to test decoder			

ASMA Ver.	0. 7. 0 zvector- e7- 2	7- VERI M					15 Apr 2025	12: 39: 49	Page	67
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
0000437C 00004384	00000000 04040404 08080808 0C0C0C0C			2938	DC	XL16' 000000000404	0404 080808080C0C0CC'	resul t		
0000438C 00004394	00010203 04050607 08090A0B 0C0D0E0F			2939	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v1		
0000439C	00010203 04050607 08090A0B 0C0D0E0F			2940	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
000043AC	C3C3C3C3 C3C3C3C3 C3C3C3C3 C3C3C3C3			2941	DC	XL16' C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	v3		
000043C0				2942 2943 2944+	VRI_D DS	VERIM, 5, 3 OFD				
000043C0		000043C0		2945+	USING		base for test data and	test routin	e	
000043C0	00004408	00001000		2946+T69	DC	A(X69)	address of test routine			
000043C4 000043C6	0045			2947+ 2948+	DC DC	H' 69' X' 00'	test number			
000043C6 000043C7	00 05			2949+	DC DC	HL1'5'	i4 field			
000043C7	03			2950+	DC	HL1'3'	m5 field			
000043C9	E5C5D9C9 D4404040			2951+	DC	CL8' VERIM	instruction name			
000043D4	0000444C			2952+	DC	A(RE69+16)	address of v1 source			
000043D8	0000445C			2953+	DC	A(RE69+32)	address of v2 source			
000043DC 000043E0	0000446C 0000010			2954+ 2955+	DC DC	A(RE69+48) A(16)	address of v3 source result length			
000043E0 000043E4	0000443C			2956+REA69	DC	A(RE69)	result address			
000043E8	0000000 00000000			2957+	DS	FD				
000043F0 000043F8	00000000 00000000 00000000 00000000			2958+V1069	DS	XL16	gap V1 output			
00004400	00000000 00000000			2959+ 2960+*	DS	FD	gap			
00004408				2961+X69	DS	OF				
00004408	E310 5014 0014		0000014	2962+	LGF	R1, V1ADDR	load v1 source			
0000440E	E751 0000 0806		00000000	2963+	VL	v21, 0(R1)	use v21 to test decoder			
00004414	E310 5018 0014		00000018	2964+	LGF	R1, V2ADDR	load v2 source			
	E761 0000 0806 E310 501C 0014		00000000 000001C	2965+ 2966+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00004426	E771 0000 0806		00000010	2967+	VL	v23, 0(R1)	use v23 to test decoder			
	E756 7005 3E72			2968+		V21, V22, V23, 5, 3	test instruction			
	E750 5030 080E		000043F0	2969+	VST	V21, V1069	save v1 output			
00004438	07FB			2970+	BR	R11	return			
0000443C 0000443C				2971+RE69 2972+	DC DROP	0F R5	xl16 expected result			
0000443C	00004040 8484C4C4			2973	DC		C4C4 090949498D8DCDCD'	resul t		
00004444	09094949 8D8DCDCD									
0000444C 00004454	00010203 04050607 08090A0B 0C0D0E0F			2974	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v1		
0000445C	00010203 04050607			2975	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
0000446C	08090A0B 0C0D0E0F C3C3C3C3 C3C3C3C3			2976	DC	XL16' C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	v3		
00004474	C3C3C3C3 C3C3C3C3			2977 2978	VRI D	VERIM, 7, 3				
00004480				2979+	DS DS	OFD				
00004480		00004480		2980+	USING	*, R 5	base for test data and		e	
00004480	000044C8			2981+T70	DC	A(X70)	address of test routine			
00004484	0046			2982+	DC	H' 70'	test number			
00004486 00004487	00			2983+ 2984+	DC DC	X' 00' HL1' 7'	i4 field			
00004407	U I			&JUT⊤	DC	ші /	17 IICIU			


ASMA Ver.	0. 7. 0 zvector- e7- 2	7- VERI M					15 Apr 2025	12: 39: 49	Page	68
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00004488	03			2985+	DC	HL1' 3'	m5 field			
00004489	E5C5D9C9 D4404040			2986+	DC	CL8' VERIM	instruction name			
00004494	0000450C			2987+	DC	A(RE70+16)	address of v1 source			
00004498	0000451C			2988+	DC	A(RE70+32)	address of v2 source			
0000449C 000044A0	0000452C 00000010			2989+ 2990+	DC DC	A(RE70+48) A(16)	address of v3 source result length			
000044A0 000044A4	0000010 000044FC			2991+REA70	DC DC	A(RE70)	result address			
000044A8	00000000 00000000			2992+	DS	FD				
000044B0	0000000 00000000			2993+V1070	DS	XL16	gap V1 output			
000044B8	00000000 00000000						•			
000044C0	00000000 00000000			2994+	DS	FD	gap			
00004460				2995+*	DC	OF				
000044C8 000044C8	E310 5014 0014		00000014	2996+X70 2997+	DS LGF	OF R1, V1ADDR	load v1 source			
000044CB	E751 0000 0806		00000014	2998+	VL	v21, 0(R1)	use v21 to test decoder			
000044CL	E310 5018 0014		00000000	2999+	LGF	R1, V2ADDR	load v2 source			
000044DA	E761 0000 0806		00000000	3000+	VL	v22, 0(R1)	use v22 to test decoder			
000044E0	E310 501C 0014		000001C	3001+	LGF	R1, V3ADDR	load v3 source			
000044E6	E771 0000 0806		00000000	3002+	VL	v23, 0(R1)	use v23 to test decoder			
000044EC	E756 7007 3E72		00004470	3003+	VERIM	V21, V22, V23, 7, 3	test instruction			
000044F2	E750 5030 080E		000044B0	3004+	VST	V21, V1070	save v1 output			
000044F8 000044FC	07FB			3005+ 3006+RE70	BR DC	R11 0F	return xl16 expected result			
000044FC				3007+	DROP	R5	Allo expected result			
000044FC	00810182 06870784			3008	DC		0784 0889098A0E8F0F8C'	resul t		
00004504	0889098A 0E8F0F8C									
0000450C	00010203 04050607			3009	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	$\mathbf{v1}$		
00004514	08090A0B 0C0D0E0F			2010	DC	VI 16! 000109020405	0607 09000A0B0C0B0E0E!	0		
0000451C 00004524	00010203 04050607 08090A0B 0C0D0E0F			3010	DC	XL16 0001020304030	0607 08090A0B0C0D0E0F'	v2		
00004524 0000452C	C3C3C3C3 C3C3C3C3			3011	DC	XL16' C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	v3		
00004534	C3C3C3C3 C3C3C3C3									
				3012					_	
00004740				3013		VERI M, 255, 3		255->1 rig	ght	
00004540		00004540		3014+	DS	OFD * D5	has for took data and a	L		
00004540 00004540	00004588	00004540		3015+ 3016+T71	USI NG DC	A(X71)	base for test data and address of test routine		ie	
00004544	0004388			3010+171 3017+	DC DC	H' 71'	test number			
00004546	00			3018+	DC	X' 00'				
00004547	FF			3019+	DC	HL1' 255'	i4 field			
00004548	03			3020+	DC	HL1'3'	m5 field			
00004549	E5C5D9C9 D4404040			3021+	DC	CL8' VERIM	instruction name			
00004554 00004558	000045CC 000045DC			3022+ 3023+	DC DC	A(RE71+16)	address of v1 source address of v2 source			
0000455C	000045EC			3023+ 3024+	DC DC	A(RE71+32) A(RE71+48)	address of v2 source address of v3 source			
00004550	00000010			3025+	DC DC	A(16)	result length			
00004564	000045BC			3026+REA71	DC	A(RE71)	result address			
00004568	00000000 00000000			3027+	DS	FD				
00004570	00000000 00000000			3028+V1071	DS	XL16	gap V1 output			
00004578	00000000 00000000			2020	DC	EN	con			
00004580	0000000 00000000			3029+ 3030+*	DS	FD	gap			
00004588				3031+X71	DS	0F				
00004588	E310 5014 0014		00000014	3032+	LGF	R1, V1ADDR	load v1 source			
0000458E	E751 0000 0806		00000000	3033+	VL	v21, 0(R1)	use v21 to test decoder			
00004594	E310 5018 0014		00000018	3034+	LGF	R1, V2ADDR	load v2 source			

LOC OBJECT CODE ADDR1 ADDR2 STMT 0000459A E761 0000 0806 00000000 3035+ VL v22, 0(R1) use v22 to test decode 000045A0 E310 501C 0014 0000001C 3036+ LGF R1, V3ADDR load v3 source 000045A6 E771 0000 0806 00000000 3037+ VL v23, 0(R1) use v23 to test decode 000045AC E756 70FF 3E72 3038+ VERIM V21, V22, V23, 255, 3 test instruction 000045B2 E750 5030 080E 00004570 3039+ VST V21, V1071 save v1 output 000045B8 07FB 3040+ BR R11 return	r		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	r		
000045B2 E750 5030 080E 00004570 3039+ VST V21, V1071 save v1 output	r		
000045B8			
000045BC 3041+RE71 DC 0F xl 16 expected result 000045BC 3042+ DR0P R5			
000045BC 80008101 86068707 3043 DC XL16' 8000810186068707 880889098E0E8F0F' 000045C4 88088909 8E0E8F0F	result		
000045CC 00010203 04050607 3044 DC XL16' 0001020304050607 08090A0B0C0D0E0F' 000045D4 08090A0B 0C0D0E0F 0C XL16' 0001020304050607 08090A0B0C0D0E0F' 000045DC 00010203 04050607 08090A0B0C0D0E0F' 0C XL16' 0001020304050607 08090A0B0C0D0E0F'	v1 v2		
000045E4	v2 v3		
000045F4 C3C3C3C3 C3C3C3C3 3047			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	254->2 ri	Ü	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		i ne	
00004607 FE 3054+ DC HL1'254' i4 field 00004608 03 3055+ DC HL1'3' m5 field 00004609 E5C5D9C9 D4404040 3056+ DC CL8' VERIM' instruction name			
00004614 0000468C 3057+ DC A(RE72+16) address of v1 source 00004618 0000469C 3058+ DC A(RE72+32) address of v2 source 0000461C 000046AC 3059+ DC A(RE72+48) address of v3 source			
00004620 00000010 3060+ DC A(16) result length 00004624 0000467C 3061+REA72 DC A(RE72) result address			
00004630 00000000 00000000 3063+V1072 DS XL16 V1 output 00004638 00000000 00000000			
00004640 00000000 00000000 3064+ DS FD gap 3065+* 00004648 3066+X72 DS 0F			
00004648 E310 5014 0014 0000014 3067+ LGF R1, V1ADDR load v1 source 0000464E E751 0000 0806 0000000 3068+ VL v21, 0(R1) use v21 to test decode	r		
00004654 E310 5018 0014 00000018 3069+ LGF R1, V2ADDR load v2 source 0000465A E761 0000 0806 00000000 3070+ VL v22, 0(R1) use v22 to test decode 00004660 E310 501C 0014 0000001C 3071+ LGF R1, V3ADDR load v3 source	r		
00004666 E771 0000 0806 00000000 3072+ VL v23, 0(R1) use v23 to test decode v23 to test decode v23 to test instruction 0000466C E756 70FE 3E72 3073+ VERIM V21, V22, V23, 254, 3 test instruction	r		
00004672 E750 5030 080E 00004630 3074+ VST V21, V1072 save v1 output 00004678 07FB 3075+ BR R11 return 0000467C 3076+RE72 DC 0F xl 16 expected result			
0000467C 3077+ DROP R5 0000467C C0004080 C5054585 3078 DC XL16' C0004080C5054585 CA0A4A8ACF0F4F8F' 00004684 CA0A4A8A CF0F4F8F	result		
0000468C 00010203 04050607 3079 DC XL16' 0001020304050607 08090A0B0C0D0E0F' 00004694 08090A0B 0C0D0E0F	v1		
0000469C 00010203 04050607 3080 DC XL16' 0001020304050607 08090A0B0C0D0E0F' 000046A4 08090A0B 0C0D0E0F 3081 DC XL16' C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3	v2 v3		

0000475C 00004764 00010203 08090A0B 00004764 04050607 08090A0B 00004774 04050607 08090A0B 00004774 v2 00004774 00004774 3116 00004774 DC XL16' C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3	ASMA Ver.	0. 7. 0 zvector- e7	- 27- VERI M					15 Apr 2025	12: 39: 49 Pa	age 70
00004600	LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000046C0					3083				250->6 right	t
00004666 00	000046C0 000046C0		000046C0		3085+ 3086+T73	USI NG DC	*, R 5 A (X 73)	address of test routine	est routine	
00004609 ESC59SQ 94404040 3091- DC CL8 VERIM instruction name do0004608 0000478C 3092- DC A(RE73-32) address of V1 source address of V2 source 00004608 0000478C 3098- DC A(RE73-32) address of V3 source address	000046C6 000046C7	00 FA			3088+ 3089+	DC DC	X' 00' HL1' 250'	i4 field		
000046BC 0000476C 000046EQ 00000000 00000000 00000000 000000	000046C9	E5C5D9C9 D4404040			3091+	DC	CL8' VERIM	instruction name		
000004686 00000000 00000000 00000000 000000	000046DC	0000476C			3094+	DC	A(RE73+48)	address of v3 source		
00004478 00000000 00000000 3100+	000046E8	0000000 00000000			3097+	DC DS	A(RE73) FD	result address		
00004708 00004708 00004708 00004708 00004708 071	000046F8	0000000 00000000			3099+					
00004714 E310 5018 0014 00000018 3104+ LGF R1, V2ADDR load v2 source 00004714 E761 0000 806 00000000 3105+ VL v22, 0(R1) use v22 to test decoder 00004720 E310 501C 0014 00000000 3105+ VL v23, 0(R1) use v23 to test decoder 00004720 E776 0000 806 00000000 3107+ VL v23, 0(R1) use v23 to test decoder 00004720 E756 70FA 3E72 3108+ VERIM V21, V22, V23, 250, 3 test instruction 00004730 00004732 E755 5030 080E 00004780 3110+ BR R1 R11 return 00004730 00004730 00004730 00004730 00004730 00004730 00004730 00000000 04004044 00004740 0000000000	00004708				3101+X73 3102+	LGF	R1, V1ADDR			
00004726 E771 0000 0806	00004714 0000471A	E310 5018 0014 E761 0000 0806		00000018 00000000	3104+ 3105+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
O0004738	00004726 0000472C	E771 0000 0806 E756 70FA 3E72			3108+	VL VERI M	v23, 0(R1) V21, V22, V23, 250, 3	test instruction		
0000473C 0000000	00004738 0000473C				3111+RE73	BR DC	R11 0F	return		
0000475C 0000476C	00004744	08080808 0C0C0C0C								
0000476C 00004774 C3C3C3C3 C3C3C3C3 3116 DC XL16' C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3	00004754 0000475C	08090A0B 0C0D0E0F 00010203 04050607								
3118	0000476C	C3C3C3C3 C3C3C3C3				DC	XL16' C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	v3	
00004780 000047C8 3121+T74 DC A(X74) address of test routine test number 00004784 004A 3122+ DC H'74' test number 00004786 00 3123+ DC X'00' 00004787 F8 3124+ DC HL1' 248' i 4 field 00004788 03 3125+ DC HL1' 3' m5 field 00004789 E5C5D9C9 D4404040 3126+ DC CL8' VERIM instruction name 00004794 0000480C 3127+ DC A(RE74+16) address of v1 source 00004798 0000481C 3128+ DC A(RE74+32) address of v3 source 00004790 0000482C 3129+ DC A(RE74+48) address of v3 source 000047A0 0000010 3130+ DC A(RE74) result length 000047A4 000047FC 3131+REA74 DC A(RE74) result address			00004780		3118 3119+	DS	OFD	hase for test data and t	· ·	
00004787 F8 3124+ DC HL1'248' i4 field 00004788 03 3125+ DC HL1'3' m5 field 00004789 E5C5D9C9 D4404040 3126+ DC CL8' VERIM instruction name 00004794 0000480C 3127+ DC A(RE74+16) address of v1 source 00004798 0000481C 3128+ DC A(RE74+32) address of v2 source 0000479C 0000482C 3129+ DC A(RE74+48) address of v3 source 000047A0 00000010 3130+ DC A(16) result length 000047A4 000047FC 3131+REA74 DC A(RE74) result address	00004780 00004784	004A	0001100		3121+T74 3122+	DC DC	A(X74) H' 74'	address of test routine	.esc Toutine	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00004787 00004788	F8 03			3124+ 3125+	DC DC	HL1' 248' HL1' 3'	m5 field		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00004794 00004798	0000480C 0000481C			3127+ 3128+	DC DC	A(RE74+16) A(RE74+32)	address of v1 source address of v2 source		
	000047A0 000047A4	00000010 000047FC			3130+ 3131+REA74	DC DC	A(16) A(RE74)	result length result address		

ASMA Ver.	0.7.0 zvector-e7-2	7-VERIM					15 Apr 2025	12: 39: 49	Page	71
LOC	OBJECT CODE	ADDR1	ADDR2	STMF						
000047B0 000047B8	00000000 00000000 00000000 00000000			3133+V1074	DS	XL16	V1 output			
000047C0	00000000 00000000			3134+ 3135+*	DS	FD	gap			
000047C8				3136+X74	DS	OF				
000047C8	E310 5014 0014		00000014	3137+	LGF	R1, V1ADDR	load v1 source			
000047CE	E751 0000 0806		00000000	3138+	VL_	v21, 0(R1)	use v21 to test decoder			
000047D4	E310 5018 0014		00000018	3139+	LGF	R1, V2ADDR	load v2 source			
000047DA	E761 0000 0806		0000000	3140+	VL	v22, 0(R1)	use v22 to test decoder			
000047E0	E310 501C 0014		0000001C	3141+	LGF	R1, V3ADDR	load v3 source			
000047E6	E771 0000 0806		0000000	3142+	VL	v23, 0(R1)	use v23 to test decoder			
000047EC	E756 70F8 3E72		00004700	3143+		V21, V22, V23, 248, 3				
000047F2 000047F8	E750 5030 080E 07FB		000047B0	3144+ 3145+	VST BR	V21, V1074 R11	save v1 output return			
000047F8 000047FC	U/FB			3146+RE74	DC	OF	xl16 expected result			
000047FC 000047FC				3140+RE74 3147+	DROP	R5	xi io expected result			
000047FC	03000102 07040506			3148	DC		0506	resul t		
00004716	OBO8090A OFOCODOE			3140	ЪС	XL10 030001020704	OJOO OBOOOJOAOI OCODOL	1 CSui C		
0000480C	00010203 04050607			3149	DC	XI.16' 000102030405	0607 08090A0B0C0D0E0F'	$\mathbf{v1}$		
00004814	08090A0B OCODOEOF			0110	20	1210 000102000100	000. 00000110200020201	' -		
0000481C	00010203 04050607			3150	DC	XL16' 000102030405	0607 08090A0B0C0D0E0F'	v2		
00004824	08090A0B OCODOEOF									
0000482C	C3C3C3C3 C3C3C3C3			3151	DC	XL16' C3C3C3C3C3C3C3	C3C3 C3C3C3C3C3C3C3C3'	$\mathbf{v3}$		
00004834	C3C3C3C3 C3C3C3C3									
				3152						
0000483C	0000000			3153	DC	$\mathbf{F'} \mathbf{O'} \qquad \mathbf{END} \mathbf{OF} \mathbf{T}$	ABLE			
00004840	0000000			3154	DC	F' 0'				
				3155 *						
					of poir	nters to individua	l load test			
00004044				3157 *	DC	OF				
00004844				3158 E7TESTS 3159	DS PTTAB	OF				
00004844				3160+TTABLE	DS	OF				
00004844	000010C0			3161+	DC DC	A(T1)				
00004848	00001000			3162+	DC	A(T2)				
0000484C	00001130			3163+	DC	A(T3)				
00004840	00001240			3164+	DC	A(T4)				
00004854	000013C0			3165+	DC	A(T5)				
00004858	00001480			3166+	DC	A(T6)				
0000485C	00001540			3167+	DC	$\mathbf{A}(\mathbf{T7})$				
00004860	00001600			3168+	DC	A(T8)				
00004864	000016C0			3169+	DC	A(T9)				
00004868	00001780			3170+	DC	A(T10)				
0000486C	00001840			3171+	DC	A(T11)				
00004870	00001900			3172+	DC	A(T12)				
00004874	000019C0			3173+	DC	A(T13)				
00004878	00001A80			3174+	DC	A(T14)				
0000487C	00001B40			3175+	DC	A(T15)				
00004880	00001C00			3176+	DC DC	A(T16)				
00004884 00004888	00001CC0			3177+ 3178+	DC DC	A(T17)				
0000488C	00001D80 00001E40			3178+ 3179+	DC DC	A(T18) A(T19)				
00004880	00001E40 00001F00			3180+	DC DC	A(T20)				
00004894	00001F00 00001FC0			3181+	DC	A(T21)				
00004898	00002080			3182+	DC	A(T22)				
0000489C	00002140			3183+	DC	A(T23)				
20001000	0000010			5200	20	()				

		'- 27- VERI M					15 Apr 2025 12: 39: 49 Page	72
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0048A0	00002200			3184+	DC	A(T24)		
0048A4	000022C0			3185+	DC	A(T25)		
	00002380			3186+	DC	A(T26)		
	00002440			3187+	DC	A(T27)		
0048B0	00002500			3188+	DC	A(T28)		
	000025C0			3189+	DC	A(T29)		
	00002680			3190+	DC	A(T30)		
	00002740			3191+	DC	A(T31)		
	00002800			3192+	DC	A(T32)		
	000028C0			3193+	DC	A(T33)		
	00002980			3194+	DC	A(T34)		
	00002A40			3195+	DC	A(T35)		
	00002B00			3196+	DC	A(T36)		
0048D4	00002BC0			3197+	DC	A(T37)		
	00002C80			3198+	DC	A(T38)		
	00002D40			3199+	DC	A(T39)		
	00002E00			3200+	DC	A(T40)		
	00002EC0			3201+	DC	A(T41)		
	00002F80			3202+	DC	A(T42)		
	00003040			3203+	DC	A(T43)		
	00003100			3204+	DC	A(T44)		
	000031C0			3205+	DC DC	A(T45)		
	00003280			3206+	DC	A(T46)		
	00003340			3207+	DC DC	A(T47)		
	00003400			3208+	DC DC	A(T48)		
	000034C0			3209+	DC	A(T49)		
	00003580 00003640			3210+ 3211+	DC	A(T50)		
	00003700			3212+	DC DC	A(T51) A(T52)		
	00003700 000037C0			3213+	DC	A(T53)		
	00003760			3214+	DC	A(155) A(T54)		
	00003880			3215+	DC	A(T55)		
	00003340 00003A00			3216+	DC	A(T56)		
	00003A00 00003AC0			3217+	DC DC	A(150) A(T57)		
	00003AC0 00003B80			3218+	DC DC	A(T58)		
	00003E30			3219+	DC	A(T59)		
	00003C40 00003D00			3220+	DC DC	A(133) A(T60)		
	00003D00 00003DC0			3221+	DC	A(T61)		
	00003E80			3222+	DC	A(T62)		
	00003E00 00003F40			3223+	DC	A(T63)		
	00003140			3224+	DC	A(T64)		
	000040C0			3225+	DC	A(T65)		
	00004180			3226+	DC	A(T66)		
	00004240			3227+	DC	A(T67)		
	00004300			3228+	DC	A(T68)		
	000043C0			3229+	DC	A(T69)		
	00004480			3230+	DC	A(T70)		
	00004540			3231+	DC	A(T71)		
	00004600			3232+	DC	A(T72)		
	000046C0			3233+	DC	A(T73)		
	00004780			3234+	DC	A(T74)		
00496C	00000000			3235+* 3236+	DC	A(0)	END OF TABLE	
	0000000			3237+	DC DC	A(0)	LILD OF THEFIT	
					20	(0)		
	0000000			3238 3239	DC	F' 0'	END OF TABLE	



SMA Ver.	0. 7. 0 zvector- e7	- 27- VERI M			15 Apr 2025 12: 39: 49	Page 74
LOC	OBJECT CODE	ADDR1	ADDR2	STM		
				3242 *****	**********************	·***
				3243 *	Register equates	
				3244 *****	***************************************	***
		0000000	00000001	3246 RO	EQU 0	
		00000001 00000002	00000001 00000001	3247 R1 3248 R2	EQU 1 EQU 2	
		0000003	0000001	3249 R3	EQU 2 EQU 3	
		00000004 00000005	00000001 00000001	3250 R4 3251 R5	EQU 4 EQU 5	
		0000006	0000001	3252 R6	EQU 6	
		00000007 00000008	00000001 00000001	3253 R7 3254 R8	EQU 7	
		0000000	0000001	3255 R9	EQU 8 EQU 9	
		000000A	00000001	3256 R10	EQU 10	
		0000000B 0000000C	00000001 00000001	3257 R11 3258 R12	EQU 11 EQU 12	
		000000D	0000001	3259 R13	EQU 13	
		000000E 000000F	00000001 00000001	3260 R14 3261 R15	EQU 14 EQU 15	
		0000001	0000001	3201 KIJ	E&O 13	
				3263 *****	***********************	****
				3264 *	Register equates	
				3265 *****	·*************************************	***
		00000000	00000001	3267 V0	EQU 0	
		00000001 00000002	00000001 00000001	3268 V1 3269 V2	EQU 1 EQU 2	
		0000003	0000001	3270 V3	EQU 3	
		00000004 00000005	$00000001 \\ 00000001$	3271 V4 3272 V5	EQU 4	
		00000006	00000001	3272 V5 3273 V6	EQU 6	
		0000007	0000001	3274 V7	EQU 7	
		00000008 00000009	00000001 00000001	3275 V8 3276 V9	EQU 8 EQU 9	
		000000A	0000001	3277 V10	EQU 10	
		0000000B 0000000C	00000001 00000001	3278 V11 3279 V12	EQU 11 EQU 12	
		0000000D	0000001	3280 V13	EQU 13	
		000000E	00000001	3281 V14	EQU 14	
		0000000F 00000010	00000001 00000001	3282 V15 3283 V16	EQU 15 EQU 16	
		00000011	0000001	3284 V17	EQU 17	
		00000012 00000013	00000001 00000001	3285 V18 3286 V19	EQU 18 EQU 19	
		0000014	0000001	3287 V20	EQU 20	
		0000015	0000001	3288 V21	EQU 21	

WA Ver.	0. 7. 0 zvector- e7	'- 27- VERI M						15 Apr 2025	12: 39: 49	Page	75
LOC	OBJECT CODE	ADDR1	ADDR2	STM							
		0000016	00000001	3289 V22	EQU	22					
		00000017	00000001	3290 V23	EQU EQU	23 24					
		$00000018 \\ 00000019$	00000001 00000001	3291 V24 3292 V25	EQU EQU	24 25					
		000001A	00000001	3293 V26	EQU	26					
		0000001B 0000001C	00000001 00000001	3294 V27 3295 V28	EĞÜ EĞÜ EĞÜ EĞÜ EĞÜ	25 26 27 28 29 30					
		0000001D	00000001	3296 V29	EQU	29					
		0000001E 0000001F	00000001 00000001	3297 V30 3298 V31	EQU EQU	30 31					
		0000011	0000001	3299		01					
				3300	END						

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERE	NCFS											
	1111		LLNGIII			ICLO											
GIN	I	00000200	2	153	119	149	150	151									
LRO	F	000004AC	4	356	163	164	165	166									
CNUM	C	00001080	16	409	263	265	272	274	279	281							
TEST	4	00000000	72	423	212	~~~	~.~	~	~	~~-							
TESTS	Ē	00004844	4	3158	205												
IT	V V	00001054	-	404	264	273	280										
	X		18			213	200										
DTEST	Ū	0000031E	1	249	210	0-0											
J	<u></u>	00000490	4	346	198	252											
JPSW	D	00000480	8	344	346												
I LCONT	U	0000030E	1	239													
I LED	F	00001000	4	384	241	250											
I LMSG	Ū	0000030A	1	233	223												
I LPSW	Ď	00000498	8	348	350												
I LTEST	Ĭ	00000438	4	350	253												
	T					107	100										
0001	F	00000280	8	182	186	187	189										
TA CIT	Ú	00000007	1	427	271												
AGE	1	00000000	18812	0													
	U	00000400	1	368	369	370	371										
4	U	00010000	1	370													
	U	8000000	1	428	278												
	Ü	00100000	1	371													
G	Ĭ	000003C8	4	306	197	289											
GCMD	Ċ	00000368	9	336	319	320											
	C						011										
GMSG	Ļ	0000041F	95	337	313	334	311										
GMVC	Ĩ	00000410	6	334	317												
GOK	I	000003DE	2	315	312												
GRET	Ι	000003FE	4	330	323	326											
GSAVE	F	00000404	4	333	309	330											
XTE7	U	000002D4	1	207	226	244											
NAME	Č	00000009	8	430	268												
GE	Ŭ	00001000	1	369	200												
T3			10		264	265	266	273	274	275	280	281	282				
	C	0000106A	18	407		203	200	213	2/4	213	200	201	202				
TI 4	C	00001044	3	395	275	000											
TLINE	<u>C</u>	00001008	16	390	399	288											
TLNG	U	000004C	1	399	287												
TM5	C	00001051	2	397	282												
TNAME	C	00001033	8	393	268												
TNUM	Č	00001018	3	391	266												
INOWI	Ŭ	00000000	1	3246	113	163	166	186	188	189	190	195	214	215	240	241	286
	U	3000000	1	UW TU	287	290	306	309	311	313	315	330	~17	~10	~10	~11	~00
	U	0000001	1	2917		221				288			5Q1	EGE	EGG	507	500
	U	0000001	1	3247	196		222	250	251		320	334	564	565	566	567	568
					569	599	600	601	602	603	604	638	639	640	641	642	643
					673	674	675	676	677	678	708	709	710	711	712	713	743
					744	745	746	747	748	778	779	780	781	782	783	813	814
					815	816	817	818	848	849	850	851	852	853	883	884	885
					886	887	888	918	919	920	921	922	923	955	956	957	958
					959	960	990	991	992	993	994	995	1025	1026	1027	1028	1029
						1060	1061	1062	1063	1064	1065	1095	1096	1097	1098	1099	1100
						1131	1132	1133	1134	1135	1165	1166	1167	1168	1169	1170	1200
						1202	1203	1204	1205	1235	1236	1237	1238	1239	1240	1271	1272
						1274	1275	1276	1306	1307	1308	1309	1310	1311	1341	1342	1343
						1345	1346	1376	1377	1378	1379	1380	1381	1411	1412	1413	1414
						1416	1446	1447	1448	1449	1450	1451	1481	1482	1483	1484	1485
						1516	1517	1518	1519	1520	1521	1551	1552	1553	1554	1555	1556
						1589	1590	1591	1592	1593	1623	1624	1625	1626	1627	1628	1658
					1000	1000	IUUU	IUUI	IUUW	1000	1060	11167		111611	LUWI	1060	1000

ASMA Ver. 0.7.0	zvector	- e7- 27- VERI	M									15 Apr	2025	12: 39:	49 Pa	ge 77
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERENCES											
SYMBUL	TYPE	VALUE	LENGIH	DEFN	1730 1731 1801 1802 1872 1873 1947 1977 2047 2048 2118 2119 2189 2190 2262 2263 2333 2334 2404 2434 2504 2505 2576 2577 2647 2648 2718 2719 2789 2790 2862 2892	2120 2191 2264 2364 2435 2506 2578 2649 2720 2820 2893	1733 1833 1908 1979 2050 2121 2192 2294 2365 2436 2507 2579 2650 2750 2821 2894	1763 1834 1909 1980 2051 2122 2224 2295 2366 2437 2508 2580 2680 2751 2822 2895	1764 1835 1910 1981 2052 2152 2225 2296 2367 2438 2509 2610 2681 2752 2823 2896	1765 1836 1911 1982 2082 2153 2226 2297 2368 2439 2540 2611 2682 2753 2824 2897	1766 1837 1912 2012 2083 2154 2227 2298 2369 2469 2541 2612 2683 2754 2825 2927	1767 1838 1942 2013 2084 2155 2228 2299 2399 2470 2542 2613 2684 2755 2857 2928	1768 1868 1943 2014 2085 2156 2229 2329 2400 2471 2543 2614 2685 2785 2858 2929	1798 1869 1944 2015 2086 2157 2259 2330 2401 2472 2544 2615 2715 2786 2859 2930	1799 1870 1945 2016 2087 2187 2260 2331 2402 2473 2545 2645 2716 2787 2860 2931	1800 1871 1946 2017 2117 2188 2261 2332 2403 2474 2575 2646 2717 2788 2861 2932
R10 R11	U U	0000000A 0000000B	1 1	3256 3257	2962 2963 3033 3034 3104 3105 151 160 218 219 963 998 1419 1454	161 572 1033 1489	2965 3036 3107 607 1068 1524	2966 3037 3137 646 1103 1559	2967 3067 3138 681 1138 1596	2997 3068 3139 716 1173 1631	2998 3069 3140 751 1208 1666	2999 3070 3141 786 1243 1701	3000 3071 3142 821 1279 1736	3001 3072 856 1314 1771	3002 3102 891 1349 1806	3032 3103 926 1384 1841
R12 R13 R14	U U U	0000000C 0000000D 0000000E	1 1 1	3258 3259 3260	1876 1915 2337 2372 2793 2828 205 208	2407 2865 225	1985 2442 2900 243	2020 2477 2935	2055 2512 2970	2090 2548 3005	2125 2583 3040	2160 2618 3075	2195 2653 3110	2232 2688 3145	2267 2723	2302 2758
R15 R2 R3	U U	0000000F 00000002	1	3261 3248 3249	234 259 197 262 309 315	293 263 316	294 270 317	271 319	272 325	277 330	278 331	279	286	289	290	307
R4 R5	Ŭ U	00000004 00000005	1	3250 3251	208 209 691 718 928 938 1148 1175 1386 1394 1606 1633 1843 1851	726 965 1183 1421	260 753 973 1210 1429 1668 1890	292 761 1000 1218 1456 1676 1917	547 788 1008 1245 1464 1703 1925	574 796 1035 1254 1491 1711 1952	582 823 1043 1281 1499 1738 1960	609 831 1070 1289 1526 1746 1987	621 858 1078 1316 1534 1773 1995	648 866 1105 1324 1561 1781 2022	656 893 1113 1351 1571 1808 2030	683 901 1140 1359 1598 1816 2057
					2065 2092 2304 2312 2523 2550 2760 2768 2980 3007	2100 2339 2558 2795	2127 2347 2585 2803 3042	2135 2374 2593 2830 3050	2162 2382 2620 2840 3077	2170 2409 2628 2867 3085	2197 2417 2655 2875 3112	2207 2444 2663 2902 3120	2234 2452 2690 2910 3147	2242 2479 2698 2937	2269 2487 2725 2945	2277 2514 2733 2972
R6 R7 R8 R9 RE1 RE10 RE11 RE12 RE13 RE14	U U U F F F F F	0000006 0000007 0000008 0000009 0000113C 000017FC 000018BC 0000197C 00001A3C 00001AFC	1 1 1 1 4 4 4 4 4	3252 3253 3254 3255 573 892 927 964 999 1034	149 153 150 157 554 555 873 874 908 909 945 946 980 981 1015 1016	154 158 556 875 910 947 982	155 160 558 877 912 949 984 1019	157	3077	JUOJ	3112	3120	3147			

ASMA Ver. 0.7.0	zvector	- e7- 27- VERI	M						15 Ap	r 202 5	12: 39: 49	Page	78
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES								
RE15	F	00001BBC	4	1069	1050 1051	1052	1054						
RE16	F	00001BBC	4	1104	1085 1086	1087	1089						
RE17	F	0000107C	4	1139	1120 1121	1122	1124						
RE18	F	00001DGC	4	1174	1155 1156	1157	1159						
RE19	F	00001EIC	4	1209	1190 1191	1192	1194						
RE2	F	000011EC	4	608	589 590	591	593						
RE20	F	00001F7C	$\overline{4}$	1244	1225 1226	1227	1229						
RE21	F	0000203C	$\overline{4}$	1280	1261 1262	1263	1265						
RE22	F	000020FC	4	1315	1296 1297	1298	1300						
RE23	F	000021BC	$\bar{4}$	1350	1331 1332	1333	1335						
RE24	F	0000227C	$\bar{4}$	1385	1366 1367	1368	1370						
RE25	F	0000233C	4	1420	1401 1402	1403	1405						
RE26	F	000023FC	$\overline{4}$	1455	1436 1437	1438	1440						
RE27	F	000024BC	$\overline{4}$	1490	1471 1472	1473	1475						
RE28	F	0000257C	4	1525	1506 1507	1508	1510						
RE29	F	0000263C	4	1560	1541 1542	1543	1545						
RE3	F	000012BC	4	647	628 629	630	632						
RE30	F	000026FC	4	1597	1578 1579	1580	1582						
RE31	F	000027BC	4	1632	1613 1614	1615	1617						
RE32	F	0000287C	4	1667	1648 1649	1650	1652						
RE33	F	0000293C	4	1702	1683 1684	1685	1687						
E34	F	000029FC	4	1737	1718 1719	1720	1722						
E35	F	00002ABC	4	1772	1753 1754	1755	1757						
E36	F	00002B7C	4	1807	1788 1789	1790	1792						
RE37	F	00002C3C	4	1842	1823 1824	1825	1827						
RE38	F	00002CFC	4	1877	1858 1859	1860	1862						
RE39	F	00002DBC	4	1916	1897 1898	1899	1901						
RE4	F	0000137C	4	682	663 664	665	667						
RE40	F	00002E7C	4	1951	1932 1933	1934	1936						
RE41	F	00002F3C	4	1986	1967 1968	1969	1971						
RE42	F	00002FFC	4	2021	2002 2003	2004	2006						
RE43	F	000030BC	4	2056	2037 2038	2039	2041						
RE44	F	0000317C	4	2091	2072 2073	2074	2076						
EE45	F	0000323C	4	2126	2107 2108	2109	2111						
RE46	F	000032FC	4	2161	2142 2143	2144	2146						
E47	F	000033BC	4	2196	2177 2178	2179	2181						
E48	F	0000347C	4	2233	2214 2215	2216	2218						
EE49	F	0000353C	4	2268	2249 2250	2251	2253						
EE5	<u>F</u>	0000143C	4	717	698 699	700	702						
E50	<u>F</u>	000035FC	4	2303	2284 2285	2286	2288						
E51	F	000036BC	4	2338	2319 2320	2321	2323						
E52	F	0000377C	4	2373	2354 2355	2356	2358						
RE53	<u>F</u>	0000383C	4	2408	2389 2390	2391	2393						
RE54	F	000038FC	4	2443	2424 2425	2426	2428						
RE55	<u>F</u>	000039BC	4	2478	2459 2460	2461	2463						
RE56	F	00003A7C	4	2513	2494 2495	2496	2498						
E57	F	00003B3C	4	2549	2530 2531	2532	2534						
RE58	F	00003BFC	4	2584	2565 2566	2567	2569						
RE59	F	00003CBC	4	2619	2600 2601	2602	2604						
RE6	F	000014FC	4	752	733 734	735	737						
RE60	F	00003D7C	4	2654	2635 2636	2637	2639						
RE61	F	00003E3C	4	2689	2670 2671	2672	2674						
RE62	F	00003EFC	4	2724	2705 2706	2707	2709						
RE63	F	00003FBC	4	2759	2740 2741	2742	2744						
RE64	F	0000407C	4	2794	2775 2776	2777	2779						
RE65	F	0000413C	4	2829	2810 2811	2812	2814						

ASMA Ver. 0.7.0	zvector	- e7- 27- VERI	M						15 Apı	r 2025	12: 39: 49	Page	79
SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	REFERENCES								
RE66	F	000041FC	4	2866	2847 2848	2849	2851						
RE67	F	000041FC 000042BC	4	2901	2882 2883	2884	2886						
RE68	F	000042BC 0000437C	4	2936	2917 2918	2919	2921						
RE69	F	0000437C 0000443C	4	2971	2952 2953	2954	2956						
RE7	F	0000443C 000015BC	4	787	768 769	770	772						
RE70	F	000013BC 000044FC	4	3006	2987 2988	2989	2991						
RE71	F	000044FC 000045BC	_	3041	3022 3023	3024	3026						
			4										
RE72	F	0000467C	4	3076		3059	3061						
RE73	F	0000473C	4	3111	3092 3093	3094	3096						
RE74	F	000047FC	4	3146	3127 3128	3129	3131						
RE8	F	0000167C	4	822	803 804	805	807						
RE9	F	0000173C	4	857	838 839	840	842						
REA1	A	000010E4	4	558									
REA10	A	000017A4	4	877									
REA11	A	00001864	4	912									
REA12	A	00001924	4	949									
REA13	A	000019E4	4	984									
REA14	A	00001AA4	4	1019									
REA15	A	00001B64	4	1054									
REA16	A	00001C24	4	1089									
REA17	A	00001CE4	4	1124									
REA18	A	00001DA4	4	1159									
REA19	A	00001E64	4	1194									
REA2	A	000011A4	4	593									
REA20	A	00001F24	4	1229									
REA21	A	00001FE4	4	1265									
REA22	A	000020A4	4	1300									
REA23	A	00002164	4	1335									
REA24	A	00002224	4	1370									
REA25	A	000022E4	4	1405									
REA26	A	000023A4 00002464	4	1440									
REA27	A		4	1475									
REA28 REA29	A	00002524	4	1510									
REA3	A	000025E4 00001264	4	1545 632									
	A	00001204 000026A4	4										
REA30 REA31	A A	000026A4 00002764	4	1582 1617									
REA32	A	00002764	4	1652									
REA33	A.	00002824 000028E4	4	1687									
REA34	A A	000028E4 000029A4	4 1	1722									
REA35	A	000029A4 00002A64	4	1757									
REA36		00002A04	4	1792									
REA37	A A	00002B24 00002BE4	4	1827									
REA38	A A	00002BE4 00002CA4	4	1862									
REA39	A	00002CA4 00002D64	1	1901									
REA4	A	00002304	1	667									
REA40	A	00001324 00002E24	1	1936									
REA41	Δ	00002E24	1	1971									
REA42	A	00002EE4	4	2006									
REA43	A	000021744	1	2041									
REA44	A	00003004	1	2076									
REA45	A	00003124 000031E4	1	2111									
REA46	A	000031E4 000032A4	4 1	2146									
REA47	A	000032A4 00003364	4	2181									
REA48	A	00003304	4	2218									
REA49	A	00003424 000034E4	4	2253									
NLATU	А	JUUUJILI	4	~~00									

SMA Ver. 0.7.0	zvector	- e7- 27- VERI	M						15 Apr	202	5 12: 3	9: 49	Page	8
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFEREN	CES								
EA5	A	000013E4	4	702										
EA50	Ä	000035A4	$\overline{4}$	2288										
EA51	Ā	00003664	4	2323										
EA52	Ā	00003724	$\overline{4}$	2358										
EA53	Ā	000037E4	$\overline{4}$	2393										
EA54	A	000038A4	4	2428										
EA55	Ā	00003964	$\bar{4}$	2463										
EA56	Ā	00003A24	$\bar{4}$	2498										
EA57	A	00003AE4	4	2534										
EA58	A	00003BA4	4	2569										
EA59	A	00003C64	4	2604										
EA6	A	000014A4	4	737										
EA60	A	00003D24	4	2639										
EA61	A	00003DE4	4	2674										
EA62	A	00003EA4	4	2709										
EA63	A	00003F64	4	2744										
EA64	A	00004024	4	2779										
EA65	A	000040E4	4	2814										
EA66	A	000041A4	4	2851										
EA67	A	00004264	4	2886										
EA68	A	00004324	4	2921										
EA69	A	000043E4	4	2956										
EA7	A	00001564	4	772										
EA70	A	000044A4	4	2991										
EA71	A	00004564	4	3026										
EA72	A	00004624	4	3061										
EA73	A	000046E4	4	3096										
EA74	A	000047A4	4	3131										
EA8	A	00001624	4	807										
EA9	A	000016E4	4	842										
EADDR	A	00000024	4	435	221									
EG2LOW	U	000000DD	1	374										
EG2PATT	Ų	AABBCCDD	1	373										
ELEN	A	00000020	4	434	000	000								
PTDWSAV	D	000003B8	8	299		290								
PTERROR	I	0000032C	4	259	234	000								
PTSAVE	F	000003AC	4	296		293								
PTSVR5	F	000003B0	4	297		292								
KL0001	U	0000004E	1	179	195	100								
KT0001	Ç	0000022A	20	176	179	196								
VOLDPSW	U	00000140	0	115	0101									
1	A	000010C0	4	548	3161									
10	A	00001780	4	867	3170									
11	A	00001840	4	902	3171									
12	A	00001900 000019C0	4 4	939 974	$\frac{3172}{2172}$									
13 14	A	000019C0 00001A80	-	1009	3173 3174									
14 15	A	00001A80 00001B40	4	1009	3174									
16 16	A A	00001B40 00001C00	4	1044	3175 3176									
17	A A	00001C00 00001CC0	4	1114	3176									
18	A	00001CC0 00001D80	4	1114	3177									
19	A A	00001D80 00001E40	4	1149	3178 3179									
2		00001E40	4	583	3179									
20	A A	00001180 00001F00	4	1219	3180									
21	A A	00001F00 00001FC0	4	1219	3181									
		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	4	IAUU	0101									


CVAROT	FETE FET ET	T/AT TIP	T TILL COMME	Danas.	DECEDENCEC			
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES			
23	A	00002140	4		3183			
24	A	00002200	4	1360	3184			
5	A	000022C0	4	1395	3185			
6	A	00002380	4	1430	3186			
7	A	00002440	4	1465	3187			
8	A	00002500	4	1500	3188			
9	A	000025C0	4	1535	3189			
	A	00001240	4	622	3163			
30	A	00002680	4	1572	3190			
1	A	00002740	4	1607	3191			
2	A	00002800	4	1642	3192			
3	A	000028C0	4	1677	3193			
4	A	00002980	4	1712	3194			
5	A	00002A40	4	1747	3195			
6	A A	00002B00 00002BC0	4	1782	3196 3107			
57 90	A A	00002BC0 00002C80	4	1817 1852	3197 3198			
8 9	A A	00002C80 00002D40	4 4	1891	3198			
9 !	A A	00002040	4	657	3164			
. 0	A A	00001300 00002E00	4	1926	3200			
1	A	00002E00	4	1961	3201			
2	Ä	00002E00	4	1996	3202			
	Ä	00002130	4	2031	3203			
4	A	00003010	4	2066	3204			
5	Ä	000031C0	$\dot{4}$	2101	3205			
6	Ä	00003280	$\dot{4}$	2136	3206			
7	Ā	00003340	$\overline{4}$	2171	3207			
8	Ā	00003400	$ar{4}$	2208	3208			
.9	Ā	000034C0	$ar{4}$	2243	3209			
	A	000013C0	4	692	3165			
0	A	00003580	4	2278	3210			
1	A	00003640	4	2313	3211			
2	A	00003700	4	2348	3212			
3	A	000037C0	4	2383	3213			
4	A	00003880	4	2418	3214			
5	A	00003940	4	2453	3215			
5 6	A	00003A00	4	2488	3216			
57	A	00003AC0	4	2524	3217			
8	A	00003B80	4	2559	3218			
9	A	00003C40	4	2594	3219			
, •	A	00001480	4	727	3166			
0	A	00003D00	4	2629	3220			
51 9	A	00003DC0	4	2664	3221			
2 3	A	00003E80 00003F40	4	2699 2734	3222 3223			
34	A. A	00003F40	4	2734 2769	3224			
5	A A	00004000 000040C0	4	2804	3225			
6	Α Δ	00004000	4	2841	3226			
57	Δ	00004180	4	2876	3227			
8	A	00004240	4	2911	3228			
9	Ä	00004300 000043C0	4	2946	3229			
	Ā	00001540	4	762	3167			
' 0	Ā	00001010	$\overline{4}$	2981	3230			
' 1	Ä	00004540	4	3016	3231			
$2^{\frac{1}{2}}$	Ä	00004600	$\overline{4}$	3051	3232			
$\tilde{3}$	Ä	000046C0	$\overline{4}$		3233			

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
						LITOLIS											
74 •	A	00004780 00001600	4	3121	3234												
8 9	A A	00001600 000016C0	4	797 832	3168 3169												
ESTI NG	F	00001000	4	385	215												
NUM	Ĥ	00000004	$oldsymbol{\dot{z}}$	425	214	262											
SUB	Α	00000000	4	424	218												
TABLE	F	00004844	4	3160													
0	Ü	00000000	1	3267	0.4 ~												
1	U	00000001	1	3268	217												
10 11	U U	0000000A 0000000B	1	3277 3278													
12	Ü	0000000B	1	3279													
13	Ŭ	0000000D	ī	3280													
14	Ŭ	000000E	1	3281													
15	U	000000F	1	3282													
16	U	0000010	1	3283													
17	U	00000011	1	3284													
18	U	00000012	1	3285													
19	U	00000013	1	3286	E04	F00	000	070	700	740	770	010	0.40	000	010	055	000
1ADDR	A	0000014	4	431	564 1025	599 1060	638 1095	673 1130	708 1165	743 1200	778 1235	813 1271	848 1306	883 1341	918 1376	955 1411	990 1446
					1023 1481	1516	1093 1551	1130 1588	1623	1658	1693	1728	1763	1341 1798	1833	1868	1907
					1942	1977	2012	2047	2082	2117	2152	2187	2224	2259	2294	2329	2364
					2399	2434	2469	2504	2540	2575	2610	2645	2680	2715	2750	2785	2820
					2857	2892	2927	2962	2997	3032	3067	3102	3137		2.00	2.00	2020
1FUDGE	X	000010A0	16	416	217												
101	X	000010F0	16	560	571												
1010	X	000017B0	16	879	890												
1011	X	00001870	16	914	925												
1012	X	00001930	16	951	962												
1013 1014	X X	000019F0 00001AB0	16 16	986 1021	997 1032												
1015	X	00001AB0	16		1032												
1016	X	00001E70	16	1091	1102												
1017	X	00001CF0	16	1126	1137												
1018	X	00001DB0	16	1161	1172												
1019	X	00001E70	16	1196	1207												
102	X	000011B0	16	595	606												
1020	X	00001F30	16	1231	1242												
1021	X	00001FF0	16	1267	1278												
1022	X	000020B0	16	1302	1313												
1023 1024	X X	00002170 00002230	16 16	1337 1372	1348 1383												
1024	X	00002250 000022F0	16	1407	1418												
1026	X	00002210 000023B0	16	1442	1453												
1027	X	00002470	16	1477	1488												
1028	X	00002530	16	1512	1523												
1029	X	000025F0	16	1547	1558												
103	X	00001270	16	634	645												
1030	X	000026B0	16	1584	1595												
1031	X	00002770	16	1619	1630												
1032	X	00002830	16	1654	1665												
1033 1034	X X	000028F0 000029B0	16 16	1689 1724	1700 1735												
1035	X	000029BU 00002A70	16	1759	1733 1770												
1036	X	00002A70	16														

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES												
						HCLS												
1037	X	00002BF0	16	1829	1840													
1038	X	00002CB0	16	1864	1875													
1039	X	00002D70	16	1903	1914													
104	X	00001330	16	669	680													
1040	X	00002E30	16	1938	1949													
041	X	00002EF0	16	1973	1984													
042	X	00002FB0	16	2008	2019													
.043	X	00003070	16 16	2043 2078	2054													
l 044 l 045	X	00003130 000031F0	16	2113	2089 2124													
1045 1046	X	000031F0 000032B0	16	2113	2159													
1040 1 047	X X	00003280	16	2183	2194													
1047		00003370	16	2220	2194 2231													
1048	X X	00003450 000034F0	16	2255	2266													
1049	X	000034F0 000013F0	16	704	715													
1050	X	000013F0 000035B0	16	2290	2301													
1050	X	00003350	16	2325	2336													
1052	X	00003770	16	2360	2371													
1052	X	00003750 000037F0	16	2395	2406													
1054	X	000037F0	16	2430	2441													
1055	X	00003970	16	2465	2476													
1056	X	00003370 00003A30	16	2500	2511													
1057	X	00003AF0	16	2536	2547													
1058	X	00003BB0	16	2571	2582													
1059	X	00003C70	16	2606	2617													
106	X	000014B0	16	739	750													
1060	X	00003D30	16	2641	2652													
1061	X	00003DF0	16	2676	2687													
1062	$\overline{\mathbf{X}}$	00003EB0	16	2711	2722													
1063	X	00003F70	16	2746	2757													
1064	X	00004030	16	2781	2792													
1065	X	000040F0	16	2816	2827													
1066	X	000041B0	16	2853	2864													
1067	X	00004270	16	2888	2899													
1068	X	00004330	16	2923	2934													
1069	X	000043F0	16	2958	2969													
107	X	00001570	16	774	785													
1070	X	000044B0	16	2993	3004													
1071	X	00004570	16	3028	3039													
1072	X	00004630	16	3063	3074													
1073	X	000046F0	16	3098	3109													
1074	X	000047B0	16	3133	3144													
108	X	00001630	16	809	820													
109	X	000016F0	16	844	855													
LOUTPUT	X	00000030	16	437	222													
2	U	00000002	1	3269														
20	U	00000014	1	3287														
21	U	00000015	1	3288	565	570	571	600	605	606	639	644	645	674	679	680	709	
					714	715	744	749	750	779	784	785	814	819	820	849	854	
					855	884	889	890	919	924	925	956	961	962	991	996	997	
						1031	1032	1061	1066	1067	1096	1101	1102	1131	1136	1137	1166	
						1172	1201	1206	1207	1236	1241	1242	1272	1277	1278	1307	1312	
						1342	1347	1348	1377	1382	1383	1412	1417	1418	1447	1452	1453	
						1487	1488	1517	1522	1523	1552	1557	1558	1589		1595	1624	
						1630 1799	1659	1664	1665	1694 1839	1699 1840	1700 1869	1729	1734		1764 1913	1769 1914	

ASMA Ver. 0.7.0	zvector	- e7- 27- VERI	M									15 Apr	2025	12: 39:	49 Pa	ıge	84
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERENCE	S											
					1943 194 2088 208 2231 226 2400 240 2546 254 2687 271 2858 286 3003 300	9 2118 0 2265 5 2406 7 2576 6 2721 3 2864	1978 2123 2266 2435 2581 2722 2893 3038	1983 2124 2295 2440 2582 2751 2898 3039	1984 2153 2300 2441 2611 2756 2899 3068	2013 2158 2301 2470 2616 2757 2928 3073	2018 2159 2330 2475 2617 2786 2933 3074	2019 2188 2335 2476 2646 2791 2934 3103	2048 2193 2336 2505 2651 2792 2963 3108	2053 2194 2365 2510 2652 2821 2968 3109	2054 2225 2370 2511 2681 2826 2969 3138	2083 2230 2371 2541 2686 2827 2998 3143	
V22	U	0000016	1	3289	3144 567 57 784 81 1028 103 1241 127 1484 148 1699 173 1945 194 2158 219 2402 240 2616 264 2860 286	0 602 6 819 1 1063 4 1277 7 1519 1 1734 8 1980 0 2193 5 2437 8 2651 3 2895	605 851 1066 1309 1522 1766 1983 2227 2440 2683 2898	641 854 1098 1312 1554 1769 2015 2230 2472 2686 2930	644 886 1101 1344 1557 1801 2018 2262 2475 2718 2933	676 889 1133 1347 1591 1804 2050 2265 2507 2721 2965	679 921 1136 1379 1594 1836 2053 2297 2510 2753 2968	711 924 1168 1382 1626 1839 2085 2300 2543 2756 3000	714 958 1171 1414 1629 1871 2088 2332 2546 2788 3003	746 961 1203 1417 1661 1874 2120 2335 2578 2791 3035	749 993 1206 1449 1664 1910 2123 2367 2581 2823 3038	781 996 1238 1452 1696 1913 2155 2370 2613 2826 3070	
V23	U	00000017	1	3290	3073 310 569 57 784 81 1030 103 1241 127 1486 148 1699 173 1947 194 2158 219 2404 240 2616 265 2862 286 3073 310	5 3108 0 604 8 819 1 1065 6 1277 7 1521 3 1734 8 1982 2 2193 5 2439 0 2651 3 2897	3140 605 853 1066 1311 1522 1768 1983 2229 2440 2685 2898 3142	3143 643 854 1100 1312 1556 1769 2017 2230 2474 2686 2932 3143	644 888 1101 1346 1557 1803 2018 2264 2475 2720 2933	678 889 1135 1347 1593 1804 2052 2265 2509 2721 2967	679 923 1136 1381 1594 1838 2053 2299 2510 2755 2968	713 924 1170 1382 1628 1839 2087 2300 2545 2756 3002	714 960 1171 1416 1629 1873 2088 2334 2546 2790 3003	748 961 1205 1417 1663 1874 2122 2335 2580 2791 3037	749 995 1206 1451 1664 1912 2123 2369 2581 2825 3038	783 996 1240 1452 1698 1913 2157 2370 2615 2826 3072	
V25 V26 V27 V28 V29 V2ADDR	U U U U U A	00000019 0000001A 0000001B 0000001C 0000001D 00000018	1 1 1 1 1 4	3292 3293 3294 3295 3296	566 60 1027 106		675 1132	710 1167	745 1202	780 1237	815 1273	850 1308	885 1343	920 1378	957 1413	992 1448	
V3 V30	U U	00000003 0000001E	1	3270 3297	1027 1483 151 1944 197 2401 2859 2859	8 1553 9 2014 6 2471	152 1590 2049 2506 2964	1167 1625 2084 2542 2999	1202 1660 2119 2577 3034	1695 2154 2612 3069	1730 2189 2647 3104	1765 2226 2682 3139	1800 2261 2717	1835 2296 2752	1870 2331 2787	1909 2366 2822	
V31 V3ADDR V4	U A U	0000001F 0000001C	1 4	3298 433 3271	568 60 1029 106 1485 152 1946 198 2403 243 2861 289	4 1099 0 1555 1 2016 8 2473	677 1134 1592 2051 2508 2966	712 1169 1627 2086 2544 3001	747 1204 1662 2121 2579 3036	782 1239 1697 2156 2614 3071	817 1275 1732 2191 2649 3106	852 1310 1767 2228 2684 3141	887 1345 1802 2263 2719	922 1380 1837 2298 2754	959 1415 1872 2333 2789	994 1450 1911 2368 2824	
V5	Ü	00000005	1														

ACRO	DEFN	REFEREN	ICES											-			Page	
HECK TABLE	65 507	172 3159																
eI_D	456	545 1146 1744 2345	580 1181 1779 2380	619 1216 1814 2415	654 1252 1849 2450	689 1287 1888 2485	724 1322 1923 2521 3118	759 1357 1958 2556	794 1392 1993 2591	829 1427 2028 2626	864 1462 2063 2661	899 1497 2098 2696	936 1532 2133 2731	971 1569 2168 2766	1006 1604 2205 2801	2240	1076 1674 2275 2873	1111 1709 2310 2908
		2943	2978	3013	3048	3083	3118											



MA Ver. 0.7.0 z	zvector- e7- 27- VERI M	15 Apr 2025 12: 39: 49 Page 8
STMT	FILE NAME	
/home/tn529/	sharedvfp/tests/zvector-e7-27-VERIM asm	
NO ERRORS FOUNI) **	