ASMA Ver.	0. 7. 0 zvector- e7-	10-multiply	Add	03 Apr 2025 15: 36: 47 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMI
				2 ************************************
				15 ************************************
				21 ************************************
				27 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch 28 * obvious coding errors. None of the tests are thorough. They are 29 * NOT designed to test all aspects of any of the instructions. 30 * 31 **********************************
				33 * *Testcase zvector-e7-10-multiplyAdd 34 * * 35 * Zvector E7 instruction tests for VRR-d encoded: 36 *
				37 * * E7A9 VMALH - Vector Multiply and Add Logical High 38 * * E7AA VMAL - Vector Multiply and Add Low 39 * * E7AB VMAH - Vector Multiply and Add High 40 * * E7AC VMALE - Vector Multiply and Add Logical Even 41 * * E7AD VMALO - Vector Multiply and Add Logical Odd
				42 * * E7AE VMAE - Vector Multiply and Add Even 43 * * E7AF VMAO - Vector Multiply and Add Odd 44 * * 45 * * #
				47 * # Exceptions are NOT tested. 48 * #
				54 * 55 * loadcore "\$(testpath)/zvector-e7-10-multiplyAdd.core" 0x0 56 *

LOC OBJECT CODE ADDR1 ADDR2 STMT	< *
66 * FCHECK Macro - Is a Facility Bit set? 67 * 68 * If the facility bit is NOT set, an message is issued and 69 * the test is skipped. 70 * 71 * Fcheck uses RO, R1 and R2 72 * FCHECK 134, 'vector-packed-decimal' 74 ************************************	**
66 * FCHECK Macro - Is a Facility Bit set? 67 * 68 * If the facility bit is NOT set, an message is issued and 69 * the test is skipped. 70 * 71 * Fcheck uses RO, R1 and R2 72 * FCHECK 134, 'vector-packed-decimal' 74 ************************************	· *
68 *	· *
69 * the test is skipped. 70 * 70 * 71 * Fcheck uses R0, R1 and R2 72 * 73 * eg. FCHECK 134, 'vector-packed-decimal'	< *
71 * Fcheck uses R0, R1 and R2 72 * 73 * eg. FCHECK 134,'vector-packed-decimal' 74 ************************************	c *
72 * eg. FCHECK 134, 'vector-packed-decimal' 74 ************************************	* *
74 ************************************	k *
MACRO 76	
77 *	
78 *	
CLCA &FBBYTE Facility bit in Byte	
St	
83 &L(1) SetA 128, 64, 32, 16, 8, 4, 2, 1 bit positions within byte 84 85 &FBBYTE SETA &BITNO/8 86 &FBBIT SETA &L((&BITNO-(&FBBYTE*8))+1) 87 .* MNOTE O, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT' 88 89	
SETA SETA	
86 &FBBIT SETA &L((&BITNO-(&FBBYTE*8))+1) 87 .* MNOTE 0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT' 88 89 B X&SYSNDX 90 * Fcheck data area 91 * skip messgae 92 SKT&SYSNDX DC C' Skipping tests: '93 DC C&NOTSETMSG 94 DC C' (bit &BITNO) is not installed. ' 95 SKL&SYSNDX EQU *-SKT&SYSNDX 96 * facility bits 97 DS FD gap	
87	
89	
90 * Fcheck data area 91 * skip messgae 92 SKT&SYSNDX DC C' Skipping tests: ' 93 DC C&NOTSETMSG 94 DC C' (bit &BITNO) is not installed. ' 95 SKL&SYSNDX EQU *-SKT&SYSNDX 96 * facility bits 97 DS FD gap 98 FB&SYSNDX DS 4FD	
92 SKT&SYSNDX DC C' Skipping tests: ' 93 DC C&NOTSETMSG 94 DC C' (bit &BITNO) is not installed.' 95 SKL&SYSNDX EQU *-SKT&SYSNDX 96 * facility bits 97 DS FD gap 98 FB&SYSNDX DS 4FD	
93 DC C&NOTSETMSG 94 DC C' (bit &BITNO) is not installed.' 95 SKL&SYSNDX EQU *-SKT&SYSNDX 96 * facility bits 97 DS FD gap 98 FB&SYSNDX DS 4FD	
95 SKL&SYSNDX EQU *-SKT&SYSNDX 96 * facility bits 97 DS FD gap 98 FB&SYSNDX DS 4FD	
96 * facility bits 97 DS FD gap 98 FB&SYSNDX DS 4FD	
97 DS FD gap 98 FB&SYSNDX DS 4FD	
99 DS FD gap	
100 * 101 X&SYSNDX EQU *	
102 LA RO, ((X&SYSNDX-FB&SYSNDX)/8)-1	
103 STFLE FB&SYSNDX get facility bits 104	
105 XGR RO, RO	
106 IC RO, FB&SYSNDX+&FBBYTE get fbit byte 107 N RO, =F' &FBBIT' is bit set?	
108 BNZ XC&SYSNDX	
109 * 110 * facility bit not set, issue message and exit	
111 *	
112 LA RO, SKL&SYSNDX message length	
114 BAL R2, MSG	
115	
117 XC&SYSNDX EQU *	
118 MEND	

ASMA Ver.	0. 7. 0 zvector-e7-1	0-multiply	Add			03 Apr 2025 15: 36: 47 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMF		
				120 ******* 121 * 122 ******	Low core PSWs	***********
00000000		00000000 00000000	00006137	123 ZVE7TST 124	START 0 USING ZVE7TST, RO	Low core addressability
		00000140	00000000	125 126 SVOLDPSW	EQU ZVE7TST+X' 140'	z/Arch Supervisor call old PSW
0000000 00001A0	00000001 80000000	00000000	000001A0	128 129	ORG ZVE7TST+X' 1A0' DC X' 00000001800000	z/Architecure RESTART PSW 00'
000001A8	00000000 00000200			130	DC AD(BEGIN)	
000001B0 000001D0 000001D8	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	132 133 134	ORG ZVE7TST+X' 1DO' DC X' 00020001800000 DC AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW 00'
000001E0		000001E0	00000200	136	ORG ZVE7TST+X' 200'	Start of actual test program
				138 ******* 139 * 140 ******	**************************************	**************************************
				143 * Regis	tecture Mode: z/Arch ter Usage:	
				144 * R0 145 * R0 146 * R1-4	(work) (work)	
				147 * R5 148 * R6-R 149 * R8	Testing control ta	ble - current test base
				150 * R9 151 * R10	Second base registe Third base registe	er r
				152 * R11 153 * R12 154 * R13 155 * R14	E7TEST call return E7TESTS register (work) Subroutine call	
				156 * R15 157 * 158 ******	Secondary Subrouti	ne call or work ***********************************
00000200 00000200		00000200 00001200		160 161	USING BEGIN, R8 USING BEGIN+4096, R9	FIRST Base Register SECOND Base Register
00000200		00002200		162	USING BEGIN+8192, R10	THIRD Base Register
	0580 0680			164 BEGIN 165	BALR R8, 0 BCTR R8, 0	Initalize FIRST base register Initalize FIRST base register
	0680			166	BCTR R8, 0	Initalize FIRST base register
	4190 8800 4190 9800		00000800 00000800	168 169 170	LA R9, 2048(, R8) LA R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register

ASMA Ver.	0. 7. 0 zvector- e7- 1	0- mul ti pl y	Add					03 Apr 2025 15: 36: 47 Pag	e 10
LOC	OBJECT CODE	ADDR1	ADDR2	STM					

00000460	00020001 80000000			348	E0JPSW	DC	OD' O' , X' 000200	0180000000', AD(0)	
00000470	B2B2 8260		00000460	350	EOJ	LPSWE	E0JPSW	Normal completion	
00000478	00020001 80000000			352	FAI LPSW	DC	OD' O' , X' 000200	0180000000', AD(X'BAD')	
00000488	B2B2 8278		00000478	354	FAI LTEST	LPSWE	FAILPSW	Abnormal termination	
				356	*****	*****	******	************	*
				357 358	* * * * * * * * *	Worki 1	ng Storage *******	************	*
0000048C	00000000 0000000			360 361	CTLRO	DS DS	F F	CRO	
	0000000							It towal a mool	
00000494 00000494	0000040			363 364		LTORG	=F' 64'	Literals pool	
00000498 0000049C	00005F84 00000001			365 366			=A(E7TESTS) =F' 1'		
000004A0 000004A2	0000 005F			367 368			=H' 0' =AL2(L' MSGMSG)		
				369 370	*	some	constants		
		00000400	0000001	371 372		EQU	1024	One KB	
		00001000	0000001	373	PAGE	EQU	(4*K)	Size of one page	
		00010000 00100000	00000001 00000001	375	K64 MB	EQU EQU	(64*K) (K*K)	64 KB 1 MB	
		AABBCCDD 000000DD	00000001 00000001		REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

ASMA Ver.	0. 7. 0 zvector- e7-	10-multiply	Add				03 Apr 2025 1	5: 36: 47	Page	13
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
				421 ******* 422 * 423 ******	E7TEST DSEC	CT	************			
0000004 00000006 00000007 00000008 00000010 00000014 00000018 0000001C 00000020 00000028 00000030	00000000 0000 00 40404040 40404040 00000000 00000000 00000000 0000000			425 E7TEST 426 TSUB 427 TNUM 428 429 M5 430 431 OPNAME 432 V2ADDR 433 V3ADDR 434 V4ADDR 435 RELEN 436 READDR 437 438 V10UTPUT 439 440 441 *	DS FD	Test Num Oo' m4 used ' E7 name address address address RESULT I result (gap V1 Outpu	of v2 source of v3 source of v4 source LENGTH (expected) address			
		00000000	00006137	441 * 442 * 443 * 444 * 446 ZVE7TST	followed by	ne will be here (fi TED RESULT	rom VRR-d macro)			
000010B4				447	DS OF ************ cros to help	**************************************	<pre> <********** </pre> <pre> <************************************</pre>			
				455 * 456 457 458 . *	to generate MACRO VRR_D &INST	&I NST		on under	test	
				459 . * 460 461 462 &TNUM 463 464 465 466 467 T&TNUM	GBLA &TNUM SETA &TNUM DS OFD USING *, R5 DC A(X&T)	#1 base NUM) addre	- m5 field for test data and test	st routii	1e	
				468 469 470 471	DC H' &TN DC X' 00' DC HL1' & DC CL8' &	2M5' m5	number ruction name			

ASMA Ver.	0. 7. 0 zvector- e7-	10-mul ti ply	Add				03 Apr 2025 15: 36: 47 Page 14
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				472 473 474 475 476 REA&TN	DC DC DC DC UM DC	A(RE&TNUM+16) A(RE&TNUM+32) A(RE&TNUM+48) A(16) A(RE&TNUM)	address of v2 source address of v3 source address of v4 source result length result address
				477 478 V10&TN 479	DS UM DS DS	FD XL16 FD	gap V1 output gap
				480 . * 481 * 482 X&TNUM		OF	8.1
				483 484 485	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
				486 487 488	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder
				489 490 491	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder
				492 493 494	&I NST VST	V22, V22, V23, V24, V22, V10&TNUM	&M5 test instruction (dest is a source) save v1 output
				495 496	BR M. DC	R11	return
				497 RE&TNU 498 499 500	DROP MEND	OF R5	xl16 expected result
				502 * 503 * macr 504 *	o to gen	erate table of po	inters to individual tests
				505 506 507	MACRO PTTAB GBLA		
				508 509 &CUR 510 .*	LCLA SETA	&CUR	
				511 TTABLE 512 . LOOP 513 . *	DS ANOP	0F	
				514 515 .* 516 &CUR	DC SETA	A(T&CUR) &CUR+1	
				517 518 * 519	AI F DC	(&CUR LE &TNUM).	LOOP END OF TABLE
				520 521 . * 522	DC DC MEND	A(0)	LIND OI IRDLL
				523	17.2.11.1.1		

ASMA Ver.	0. 7. 0 zvector- e7- 1	0-multiply	Add				03 Apr 2025 15: 36: 47 Page 15
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			

000010B8	00000000 00000000			528 529	PRI NT DS	DATA	
				530 * 531 * E7A9 532 * E7AA 533 * E7AB 534 * E7AC	VMALH VMAL VMAH VMALE	 Vector Multiply Vector Multiply Vector Multiply Vector Multiply 	y and Add Logical High y and Add Low y and Add High y and Add Logical Even y and Add Logical Odd
				536 * E/AE 537 * E7AF 538 *	VMAE VMAO	- Vector Multiply	y and Add Even
				539 * 540 * 541 *	VKK- a	instruction, m5 followed by 16 byte expect	ed result (V1)
				542 * 543 * 544 *		16 byte V2 sou: 16 byte V3 sou: 16 byte V4 sou:	rce rce
				547 *	- Ve	ctor Multiply and	
000010C0				548 * Byte 549 550+	VRR_D DS	VMALH, O OFD	
000010C4	0001	000010C0		551+ 552+T1 553+	USI NG DC DC	A(X1) H' 1'	base for test data and test routine address of test routine test number
	00 E5D4C1D3 C8404040			554+ 555+ 556+	DC DC	X' 00' HL1' 0' CL8' VMALH'	m5 instruction name
000010D0 000010D4 000010D8	0000115C 0000116C			557+ 558+ 559+	DC DC DC	A(RE1+32) A(RE1+48)	address of v2 source address of v3 source address of v4 source
000010E0	00000010 0000113C 00000000 00000000 00000000 00000000			560+ 561+REA1 562+ 563+V101	DC DC DS DS	A(16) A(RE1) FD XL16	result length result address gap V1 output
	0000000 0000000 0000000 00000000 0000000			564+ 565+*	DS	FD	gap
			00000010	566+X1 567+	DS LGF	OF R1, V2ADDR	load v2 source
00001114 0000111A	E761 0000 0806 E310 5014 0014 E771 0000 0806 E310 5018 0014		0000000 0000014 0000000 0000018	568+ 569+ 570+ 571+	VL LGF VL LGF	v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR	use v22 to test decoder load v3 source use v23 to test decoder load v4 source
00001126 0000112C	E310 5018 0014 E781 0000 0806 E766 7000 8FA9 E760 5030 080E		00000018 00000000 000010F0	571+ 572+ 573+ 574+	VL	v24, 0(R1) V22, V22, V23, V24, 0 V22, V101	use v24 to test decoder test instruction (dest is a source)
00001138 0000113C	07FB		OUUTUFU	574+ 575+ 576+RE1 577+	BR DC	R11 OF R5	save v1 output return xl16 expected result
0000113C 0000113C 00001144	FE000000 00000002 0000000C 000000F4			577+ 578	DROP DC		0002 000000C000000F4' result

	0. 7. 0 zvector- e7- 1	1 0		CITI III			03 Apr 2025	15: 36: 47	Page	16
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000114C 0001154	FF000000 00000019 00000038 000000FA			579	DC	XL16' FF00000000000	019 00000038000000FA'	v2		
000115C	FF000000 00000019 00000038 000000FA			580	DC	XL16' FF00000000000	019 00000038000000FA'	v3		
000116C	0000000 00000000			581	DC	XL16' 0000000000000	000 00000000000000000	v4		
0001174	00000000 00000000			582						
0001100				583		VMALH, 0				
0001180 0001180		00001180		584+ 585+	DS USING	OFD * R5	base for test data and	test routi	ne	
0001180	000011C8	00001100		586+T2	DC		address of test routine	tese roueri		
0001184	0002			587+	DC	H'2'	test number			
0001186	00			588+ 580	DC	X' 00'				
0001187 0001188	00 E5D4C1D3 C8404040			589+ 590+	DC DC		m5 instruction name			
0001190	0000120C			591+	DC		address of v2 source			
0001194	0000121C			592 +	DC	A(RE2+32)	address of v3 source			
0001198	0000122C			593+	DC		address of v4 source			
000119C 00011A0	00000010 000011FC			594+ 595+REA2	DC DC		result length result address			
00011A0	0000000 00000000			596+	DS	` ,				
00011B0	0000000 0000000			597+V102	DS	XL16	gap V1 output			
00011B8	00000000 00000000				D.C.		-			
00011C0	00000000 00000000			598+ 599+*	DS		gap			
0001108	E210 5010 0014		0000010	600+X2	DS	OF	load v2 source			
00011C8 00011CE	E310 5010 0014 E761 0000 0806		00000010 00000000	601+ 602+	LGF VL	,	use v22 to test decoder			
	E310 5014 0014		00000014	603+	LGF		load v3 source			
00011DA	E771 0000 0806		00000000	604+	VL		use v23 to test decoder			
00011E0	E310 5018 0014		00000018	605+	LGF	,	load v4 source			
00011E6	E781 0000 0806 E766 7000 8FA9		00000000	606+ 607+	VL VMAIH	v24, 0(R1) V22, V22, V23, V24, 0	use v24 to test decoder test instruction (des	st is a so	urce)	
	E760 5030 080E		000011B0	608+	VST	V22, V102	save v1 output	3C 13 a 30	ui cc)	
00011F8	07FB			609+	BR	R11	return			
00011FC				610+RE2	DC		xl16 expected result			
00011FC 00011FC	FE000001 00000006			611+ 612	DROP DC	R5 XI 16' FF0000010000	006 000000C000000F4'	resul t		
0001110	000000C 000000F4			UIL	ЪС	ALIO PLOUDOUO	4 1000000000000000000	1 esui c		
000120C	FF0000FF 00000029			613	DC	XL16' FF0000FF00000	029 00000038000000FA'	v2		
	00000038 000000FA			014	D.C.	VI 101 FF0000010000		0		
	FF000001 00000029 00000038 000000FA			614	DC	XL16, FE00000100000	029 00000038000000FA'	v 3		
000122C	00000001 0000002F			615	DC	XL16' 000000100000	02F 0000000000000002'	v4		
0001234	00000000 00000002			616	******	ANALY C				
0001240				617 618+	VRR_D DS	VMALH, O OFD				
0001240		00001240		619+	USI NG		base for test data and	test routi	ne	
0001210	00001288			620+T3	DC	A(X3)	address of test routine	- Jack Touch		
0001244	0003			621+	DC	H'3'	test number			
0001246 0001247	00			622+	DC DC	X' 00'	E			
	00			623+ 624+	DC DC		m5 instruction name			
	E5D4C1D3 C8404040									
0001217 0001248 0001250	E5D4C1D3 C8404040 000012CC			625+	DC		address of v2 source			

V22, V104

save v1 output

00001330

676 +

00001372

E760 5030 080E

base for test data and test routine

address of test routine

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd

ADDR1

000013C0

00001480

ADDR2

0000010

0000000

00000014

0000000

00000018

0000000

000013F0

720

721 +

722 +

723 + T6

VRR_D VMALH, 1

USING *, R5

OFD

A(X6)

DS

OBJECT CODE

FF000000 00000000

0000000 00000000

FF020304 05060708

090A0B0C 0D0E0F10

FF010102 02030304

04050506 06070708

090A0B0C 0D0E0F10

E5D4C1D3 C8404040

0000000 00000000

0000000 00000000

00000000 00000000 0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E310 5018 0014

E781 0000 0806

E766 7000 8FA9

E760 5030 080E

FF000000 00000000

00000000 00000000 FF020304 05060708

090A0B0C 0D0E0F10

FF000000 00000001

01010101 01010102

FF020304 05060708

090A0B0C 0D0E0F10

000014C8

07FB

000013AC FF020304 05060708

00001408

0000144C

0000145C

0000146C

00000010

0000143C

0005

00

00

L₀C

0000137C

0000137C

0000137C

00001384

0000138C

00001394

0000139C

000013A4

000013B4

000013C0

000013C0

000013C0

000013C4

000013C6

000013C7

000013C8

000013D0

000013D4

000013D8

000013DC

000013E0

000013E8

000013F0

000013F8

00001400

00001408

00001408

0000140E

00001414

0000141A

00001420 00001426

0000142C

00001432

00001438

0000143C

0000143C

0000143C

00001444

0000144C

00001454

0000145C

00001464

0000146C

00001474

00001480

00001480

00001480

00001378 07FB

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd L_OC **OBJECT CODE** ADDR1 ADDR2 **STM** 0006 724+ H' 6' 00001484 DC test number X' 00' DC 00001486 00 725 +HL1' 1' 00001487 01 726+ DC mб CL8' VMALH' 00001488 E5D4C1D3 C8404040 727 +DC instruction name 728+ 00001490 0000150C DC A(RE6+16)address of v2 source 0000151C DC A(RE6+32)00001494 729+ address of v3 source 0000152C DC A(RE6+48) 00001498 730+ address of v4 source 0000149C 0000010 731+ DC A(16) result length DC A(RE6) 732+REA6 result address 000014A0 000014FC 000014A8 0000000 00000000 733+ DS FD gap V1 output 0000000 00000000 734+V106 **XL16** 000014B0 DS 0000000 00000000 000014B8 000014C0 0000000 00000000 735+ DS FD gap 736+* 737+X6 000014C8 DS 0F **LGF** R1, V2ADDR 000014C8 E310 5010 0014 0000010 738+ load v2 source E761 0000 0806 739+ v22, 0(R1)use v22 to test decoder 000014CE 0000000 VL 740+ 000014D4 E310 5014 0014 **LGF** R1, V3ADDR 00000014 load v3 source 000014DA E771 0000 0806 0000000 741+ VL v23, 0(R1)use v23 to test decoder R1, V4ADDR **LGF** E310 5018 0014 000014E0 00000018 742+ load v4 source 000014E6 E781 0000 0806 0000000 743+ VL v24, 0(R1)use v24 to test decoder E766 7100 8FA9 744+ VMALH V22, V22, V23, V24, 1 000014EC test instruction (dest is a source) 000014F2 E760 5030 080E 000014B0 745+ **VST** V22, V106 save v1 output **R11** 000014F8 07FB 746+ BR return 747+RE6 DC 0F 000014FC xl16 expected result 000014FC 748+ **DROP R5** 000014FC FE010000 00000000 749 00001504 0000000 00000000 0000150C FF000000 00000019 750 DC XL16' FF00000000000019 00000038000000FA' 00000038 000000FA 00001514 FF000000 00000019 751 0000151C DC XL16' FF00000000000019 00000038000000FA' 00001524 00000038 000000FA 0000152C 0000000 00000000 **752** DC XL16' 00000000000000 00000000000000000000 00001534 0000000 00000000 **753** VRR_D VMALH, 1 754 00001540 **755**+ DS **OFD** USING *, R5 base for test data and test routine 00001540 00001540 **756**+ 00001588 757+T7 A(X7)00001540 DC address of test routine 00001544 0007 758+ DC H' 7' test number X' 00' 00001546 00 759 +DC DC HL1'1' 00001547 01 760+ m5 00001548 E5D4C1D3 C8404040 761+ DC CL8' VMALH' instruction name 762+ DC 00001550 000015CC A(RE7+16)address of v2 source address of v3 source 000015DC 763+ DC A(RE7+32) 00001554 DC A(RE7+48)00001558 000015EC 764+ address of v4 source DC A(16) result length 0000155C 0000010 765+ 00001560 000015BC 766+REA7 DC A(RE7) result address 00001568 0000000 00000000 767+ DS FD gap V1 output DS **XL16** 00001570 0000000 00000000 768+V107 00001578 0000000 00000000 00001580 0000000 00000000 769+ DS FD gap 770+* 00001588 771+X7 DS 0F 00001588 E310 5010 0014 0000010 772+ **LGF** R1, V2ADDR load v2 source E761 0000 0806 0000000 773 +VL 0000158E v22, 0(R1)use v22 to test decoder

			0- mul ti pl y	Add				03 Apr 2025	15: 36: 47	Page	20
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI						
	E310 5014			00000014	774+	LGF	R1, V3ADDR	load v3 source			
	E771 0000 E310 5018			00000000 0000018	775+ 776+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source			
	E781 0000			00000018	770+ 777+	VL	v24, 0(R1)	use v24 to test decoder	•		
	E766 7100			0000000	778+		V22, V22, V23, V24, 1			ırce)	
	E760 5030	080E		00001570	779+	VST	V22, V107	save v1 output			
	07FB				780+	BR	R11	return			
000015BC 000015BC					781+RE7 782+	DC DROP	OF R5	xl16 expected result			
	FE010000 0	0000000			782+ 783	DKOP		0000 00000000000000000	resul t		
	00000000				700	ЪС	ALIO ILOIOGOGOGO		resure		
000015CC	FF0000FF (0000029			784	DC	XL16' FF0000FF00000	0029 00000038000000FA'	v2		
	00000038				~~~	D.C.	W 401 FF0000040000	2000 00000000000000000	2		
	FF000001 (785	DC	XL16' FF00000100000	0029 00000038000000FA'	v3		
	00000038 0 00000001 0				786	DC	XI 16' 000000010000	002F 0000000000000002'	$\mathbf{v4}$		
	00000001					ЪС	ALIO UUUUUUUUU	000000000000000000000000000000000000000	V-1		
					787 788	VRR D	VMALH, 1				
00001600					789 +	DS DS	OFD				
00001600			00001600		790+_	USI NG		base for test data and		ıe	
	00001648				791+T8	DC	A(X8)	address of test routine	•		
	0008				792+ 793+	DC DC	H' 8' X' 00'	test number			
	01				794+	DC	HL1' 1'	m5			
	E5D4C1D3 (8404040			795+	DC	CL8' VMALH'	instruction name			
	0000168C				796+	DC	A(RE8+16)	address of v2 source			
	0000169C				797+	DC	A(RE8+32)	address of v3 source			
	000016AC 00000010				798+ 799+	DC DC	A(RE8+48) A(16)	address of v4 source result length			
	0000010 0000167C				800+REA8	DC	A(RE8)	result address			
	00000000	0000000			801+	DS	FD	gap			
	00000000				802+V108	DS	XL16	V1 output			
	00000000 0				803+	DS	FD	ďan			
		000000			804+*			gap			
00001648	F010 F010	0014		00000010	805+X8	DS	OF	1 1 0			
	E310 5010 E761 0000			00000010 00000000	806+ 807+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
	E310 5014			00000000	808+	LGF	R1, V3ADDR	load v3 source			
	E771 0000			00000000	809+	VL	v23, 0(R1)	use v23 to test decoder	•		
00001660	E310 5018	0014		00000018	810+	LGF	R1, V4ADDR	load v4 source			
	E781 0000			0000000	811+	VL	v24, 0(R1)	use v24 to test decoder		>	
	E766 7100 E760 5030			00001630	812+ 813+	VMALH	V22, V22, V23, V24, 1 V22, V108	test instruction (de save v1 output	est is a sou	irce)	
	07FB	UOUL		00001030	814+	BR	R11	return			
000167C					815+RE8	DC	OF	xl16 expected result			
0000167C					816+	DROP	R5				
	FE050009 0				817	DC	XL16' FE05000900190	0031 0051007A00AA00E2'	resul t		
	0051007A (FF020304 (818	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	$\mathbf{v2}$		
00001694	090A0B0C 0	DOEOF10									
	FF020304 (0000000000000000000000000000000000				819	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v3		
	FF020304 0				820	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4		

			0- mul ti pl y/	Add				03 Apr 2025	15: 36: 47	Page	21
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI						
					821						
000016C0					822 823+	VRR_D DS	VMALH, 1 OFD				
000016C0			000016C0		824+	USI NG		base for test data and	test routir	ne .	
000016C0	00001708				825+T9	DC	A(X9)	address of test routine			
000016C4	0009				826+	DC	H' 9'	test number			
000016C6 000016C7	00 01				827+ 828+	DC DC	X' 00' HL1' 1'	m5			
000016C8	E5D4C1D3 C	C8404040			829+	DC	CL8' VMALH'	instruction name			
000016D0	0000174C				830+	DC	A(RE9+16)	address of v2 source			
000016D4 000016D8	0000175C 0000176C				831+ 832+	DC DC	A(RE9+32) A(RE9+48)	address of v3 source address of v4 source			
000016D8	00001760				833+	DC DC	A(16)	result length			
000016E0	0000173C				834+REA9	DC	A(RE9)	result address			
	00000000				835+	DS	FD	gap V1 output			
	00000000 0				836+V109	DS	XL16	vi output			
00001010	00000000 0				837+	DS	FD	gap			
00001700					838+*						
00001708 00001708	E310 5010	0014		00000010	839+X9 840+	DS LGF	OF R1, V2ADDR	load v2 source			
	E761 0000			00000010	841+	VL	v22, O(R1)	use v22 to test decoder			
00001714	E310 5014	0014		0000014	842+	LGF	R1, V3ADDR	load v3 source			
	E771 0000			00000000	843+	VL	v23, 0(R1)	use v23 to test decoder			
	E310 5018 E781 0000			00000018 00000000	844+ 845+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder			
	E766 7100			0000000	846+		V22, V22, V23, V24, 1	test instruction (des	st is a sou	ırce)	
	E760 5030	080E		000016F0	847+	VST	V22, V109	save v1 output			
00001738 0000173C	07FB				848+ 849+RE9	BR DC	R11 0F	return xl16 expected result			
0000173C					850+	DROP	R5	xi io expected resurt			
0000173C	FE040003 0				851	DC	XL16' FE040003000A0	0015 00240037004E0069'	result		
	00240037 0				852	DC	VI 16! EE09090405060	0708 090A0B0C0D0E0F10'	9		
	FF020304 0 090A0B0C 0				6J2	DC	AL10 FFU&U3U4U3U0U	7708 U9UAUBUCUDUEUFIU	v2		
0000175C	FF010102 0	2030304			853	DC	XL16' FF01010202030	0304 0405050606070708'	v3		
	04050506 0				054	D.C.	WI 101 FE00000 405000	2700 000 to B0 C0 B0 E0 E1 01			
	FF020304 0 090A0B0C 0				854	DC	XL16 FFU2U3U4U5U6U	0708 090A0B0C0D0E0F10'	v4		
0001/14	JUDIODOC U	LOLUI IU			855						
00004700					856		VMALH, 1				
00001780 00001780			00001780		857+ 858+	DS USING	OFD * P 5	base for test data and t	ast routin	10	
00001780	000017C8		00001760		859+T10	DC	A(X10)	address of test routine	lest Toutil	ie	
00001784	000A				860 +	DC	H' 10'	test number			
	00				861+	DC DC	X' 00'				
	01 E5D4C1D3 C	28404040			862+ 863+	DC DC	HL1' 1' CL8' VMALH'	m5 instruction name			
00001790	0000180C				864+	DC	A(RE10+16)	address of v2 source			
00001794	0000181C				865+	DC	A(RE10+32)	address of v3 source			
	0000182C 00000010				866+ 867+	DC DC	A(RE10+48) A(16)	address of v4 source result length			
	0000010 000017FC				868+REA10	DC DC	A(RE10)	result address			
000017A8	00000000				869+	DS	FD	gap V1 output			
	00000000				870+V1010	DS	XL16	V1 output			
000017B8	00000000										

	0. 7. 0 zvector- e7- 1	1 0					03 Apr 2025	15: 36: 47	Page	23
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
000018CC 000018D4	FF000000 00000019 00000038 000000FA			921	DC	XL16' FF00000000000	0019 00000038000000FA'	v2		
000018DC	FF000000 00000019			922	DC	XL16' FF000000000000	019 00000038000000FA'	v3		
000018E4 000018EC	00000038 000000FA 00000000 00000000			923	DC	XL16' 00000000000000	000 000000000000000000	v4		
000018F4	00000000 00000000			924						
00001000				925		VMALH, 2				
00001900 00001900		00001900		926+ 927+	DS USING	OFD *, R5	base for test data and t	test routi	ne	
00001900 00001904	00001948 000C			928+T12 929+	DC DC	A(X12) H' 12'	address of test routine test number			
00001906	00			930+	DC	X' 00'				
00001907 00001908	02 E5D4C1D3 C8404040			931+ 932+	DC DC	HL1'2' CL8'VMALH'	m5 instruction name			
00001910	0000198C			933+	DC	A(RE12+16)	address of v2 source address of v3 source			
00001914 00001918	0000199C 000019AC			934+ 935+	DC DC	A(RE12+32) A(RE12+48)	address of v4 source			
0000191C 00001920	00000010 0000197C			936+ 937+REA12	DC DC	A(16) A(RE12)	result length result address			
00001928	00000000 00000000			938+	DS	FD	gap V1 output			
00001930 00001938	00000000 00000000 0000000 00000000			939+V1012	DS	XL16	V1 output			
00001940	00000000 00000000			940+ 941+*	DS	FD	gap			
00001948				942+X12	DS	OF				
00001948 0000194E	E310 5010 0014 E761 0000 0806		$0000010 \\ 0000000$	943+ 944+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
00001954	E310 5014 0014		0000014	945+	LGF	R1, V3ADDR	load v3 source			
0000195A 00001960	E771 0000 0806 E310 5018 0014		00000000 00000018	946+ 947+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source			
00001966	E781 0000 0806 E766 7200 8FA9		00000000	948+ 949+	VL VMATH	v24, 0(R1) V22, V22, V23, V24, 2	use v24 to test decoder test instruction (des	et is a so	urco)	
00001972	E760 5030 080E		00001930	950 +	VST	V22, V1012	save v1 output	5t 15 a 50i	n ce)	
00001978 0000197C	07FB			951+ 952+RE12	BR DC	R11 OF	return xl16 expected result			
0000197C	FF0400FF 0000000			953+	DROP	R5	•	1.		
0000197C 00001984	FE0100FF 00000000 0000000 00000000			954	DC	XL16 FE0100FF00000	0000 0000000000000000000000000000000000	resul t		
0000198C 00001994	FF0000FF 00000029 00000038 000000FA			955	DC	XL16' FF0000FF00000	0029 00000038000000FA'	v2		
0000199C	FF000001 00000029			956	DC	XL16' FF00000100000	0029 00000038000000FA'	v 3		
000019A4 000019AC	00000038 000000FA 00000001 0000002F			957	DC	XL16' 0000000100000	002F 0000000000000002'	v4		
000019B4	0000000 00000002			958						
00001077				959		VMALH, 2				
000019C0 000019C0		000019C0		960+ 961+	DS USING	OFD *. R5	base for test data and t	test routi	ne	
000019C0	00001A08			962+T13	DC	A(X13)	address of test routine			
000019C4 000019C6	000D 00			963+ 964+	DC DC	H' 13' X' 00'	test number			
000019C7 000019C8	02 E5D4C1D3 C8404040			965+ 966+	DC DC	HL1'2' CL8'VMALH'	m5 instruction name			
000019D0	00001A4C			967+	DC	A(RE13+16)	address of v2 source			
000019D4	00001A5C			968+	DC	A(RE13+32)	address of v3 source			

1064 * Byte

1065

1063-*-----

VRR_D VMAL, O

ASMA Ver.	0. 7. 0 zvector- e7- 1	10-multiply	Add				03 Apr 2025 15: 36: 47 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00001C00				1066+	DS	OFD	
0001C00		00001C00		1067+	USING		base for test data and test routine
0001C00	00001C48			1068+T16	DC	A(X16)	address of test routine
0001C04	0010			1069+	DC	H'16'	test number
0001C06	00			1070+	DC	X' 00'	
0001C07	00			1071+	DC	HL1' 0'	mб
0001C08	E5D4C1D3 40404040			1072+	DC	CL8' VMAL'	instruction name
0001C10	00001C8C			1073+	DC	A(RE16+16)	address of v2 source
0001C14	00001C9C			1074+	DC	A(RE16+32)	address of v3 source
0001C18	00001CAC			1075+	DC	A(RE16+48)	address of v4 source
0001C1C	0000010			1076+	DC	A(16)	result length
0001C20	00001C7C			1077+REA16	DC	A(RE16)	result address
0001C28	0000000 00000000			1078+	DS	FD	gap
0001C30	0000000 00000000			1079+V1016	DS	XL16	gap V1 output
0001C38	0000000 00000000						-
0001C40	0000000 00000000			1080+	DS	FD	gap
				1081+*			
0001C48				1082+X16	DS	OF	
0001C48	E310 5010 0014		0000010	1083+	LGF	R1, V2ADDR	load v2 source
0001C4E	E761 0000 0806		00000000	1084+	VL	v22, 0(R1)	use v22 to test decoder
0001C54	E310 5014 0014		00000014	1085+	LGF	R1, V3ADDR	load v3 source
0001C5A	E771 0000 0806		00000000	1086+	VL	v23, 0(R1)	use v23 to test decoder
0001C60	E310 5018 0014		0000018	1087+	LGF	R1, V4ADDR	load v4 source
0001C66	E781 0000 0806		00000000	1088+	VL	v24, 0(R1)	use v24 to test decoder
0001C6C	E766 7000 8FAA			1089+	VMAL	V22, V22, V23, V24, 0	
0001C72	E760 5030 080E		00001C30	1090+	VST	V22, V1016	save v1 output
0001C78	07FB			1091+	BR	R11	return
0001C7C				1092+RE16	DC	0F	xl16 expected result
0001C7C				1093+	DROP	R5	
0001C7C	01000000 00000071			1094	DC	XL16' 01000000000000	0071 0000004000000024' result
0001C84	00000040 00000024			400=	~~		
0001C8C	FF000000 00000019			1095	DC	XL16' FF00000000000	0019 00000038000000FA' v2
0001C94	00000038 000000FA			4000	~~		
0001C9C				1096	DC	XL16' FF000000000000	0019 00000038000000FA' v3
	00000038 000000FA			400=	.		
	00000000 00000000			1097	DC	XL16' 00000000000000	0000 0000000000000000' v4
0001CB4	00000000 00000000			4000			
				1098			
0001000				1099		VMAL, 0	
0001CC0		00001000		1100+	DS	OFD	
0001CC0	00001000	00001CC0		1101+	USING		base for test data and test routine
0001CC0	00001D08			1102+T17		A(X17)	address of test routine
0001CC4	0011			1103+	DC DC	H' 17'	test number
0001CC6	00			1104+	DC	X' 00'	E
0001CC7	00 E5D4C1D2 40404040			1105+	DC DC	HL1'0'	m5
0001CC8	E5D4C1D3 40404040			1106+	DC DC	CL8' VMAL'	instruction name
0001CD0	00001D4C			1107+	DC	A(RE17+16)	address of v2 source
0001CD4	00001D5C			1108+ 1109+	DC DC	A(RE17+32)	address of v4 source
0001CD8	00001D6C			1109+ 1110+	DC DC	A(RE17+48)	address of v4 source
0001CDC	0000010				DC DC	A(16)	result length
0001CE0	00001D3C			1111+REA17	DC	A(RE17)	result address
0001CE8	00000000 00000000			1112+ 1112-V1017	DS DS	FD VI 16	gap V1 output
0001CF0	00000000 00000000			1113+V1017	DS	XL16	vi output
0001CF8 0001D00	00000000 00000000 0000000 00000000			1114+	DS	FD	don
0001000				1114+ 1115+*	סמ	TU	gap
				1110+			

LOC	OBJECT	CODE	ADDR1	ADDR2	STM			
00001E04	OOO A O D O C	ODOEOE1O						
00001E24	090A0B0C				1105	DC	VI 16! FE09090405060	0700 00040D0C0D0E0E10!4
	FF020304 (090A0B0C)				1165	DC	AL10 FFU2U3U4U3U0U	0708 090A0B0C0D0E0F10' v4
00001E34	USUAUBUC	ODOEOF 10			1166			
					1166	MDD D	VIMAT O	
00001E40					1167		VMAL, 0	
00001E40			00001E40		1168+		OFD	
00001E40	00001500		00001E40		1169+	USING		base for test data and test routine
00001E40	00001E88				1170+T19		A(X19)	address of test routine
00001E44	0013				1171+		H' 19'	test number
00001E46	00				1172+		X' 00'	
00001E47	00 E5D4C1D2	40404040			1173+		HL1' 0'	m5
00001E48	E5D4C1D3	40404040			1174+		CL8' VMAL'	instruction name
00001E50	00001ECC				1175+		A(RE19+16)	address of v2 source
00001E54 00001E58	00001EDC				1176+ 1177+		A(RE19+32)	address of v4 source
00001E58 00001E5C	00001EEC				1177+ 1178+		A(RE19+48)	address of v4 source
00001E3C 00001E60	00000010 00001EBC				1178+ 1179+REA19	DC	A(16)	result length
00001E68	00001EBC	0000000			1179+KEA19 1180+	DC DS	A(RE19) FD	result address
00001E68 00001E70	00000000				1180+ 1181+V1019	DS DS	XL16	gap V1 output
00001E70 00001E78	00000000				1101+11019	אמ	ALIO	vi oucpuc
00001E78	00000000				1182+	DS	FD	dan
UUUUILOU		0000000			1183+*	טט	r <i>u</i>	gap
00001E88					1184+X19	DS	0F	
00001E88	E310 5010	0014		00000010	1185+		R1, V2ADDR	load v2 source
	E761 0000			00000010	1186+		v22, 0(R1)	use v22 to test decoder
	E310 5014				1187+		R1, V3ADDR	load v3 source
	E771 0000			00000014	1188+		v23, 0(R1)	use v23 to test decoder
	E310 5018			00000000	1189+		R1, V4ADDR	load v4 source
00001EA6	E781 0000			00000010	1190+		v24, O(R1)	use v24 to test decoder
00001EAC	E766 7000			0000000	1191+		V22, V22, V23, V24, 0	
00001EB2	E760 5030			00001E70	1192+		V22, V1019	save v1 output
00001EB8	07FB	OOOL		OUCCILIO	1193+	BR	R11	return
00001EBC	0112				1194+RE19		0F	xl16 expected result
00001EBC					1195+		R5	10 0 p 00000 100 u 10
00001EBC	0004060C	0F181C28			1196	DC		1C28 2D3C42545B707890' result
00001EC4								100 110 100 100 100 100 100 100 100 100
	FF020304				1197	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v2
00001ED4	090A0B0C							
	FF010102				1198	DC	XL16' FF01010202030	0304 0405050606070708' v3
	04050506							
	FF020304				1199	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v4
00001EF4	090A0B0C							
					1200			
					1201		VMAL, 0	
00001F00					1202+		OFD	
00001F00			00001F00		1203+	USING		base for test data and test routine
00001F00	00001F48				1204+T20		A(X20)	address of test routine
00001F04	0014				1205+		H' 20'	test number
00001F06	00				1206+		X' 00'	
00001F07	00	10.10.10.10			1207+		HL1'0'	m5
00001F08	E5D4C1D3	40404040			1208+		CL8' VMAL'	instruction name
00001F10	00001F8C				1209+		A(RE20+16)	address of v2 source
00001F14	00001F9C				1210+		A(RE20+32)	address of v3 source
00001F18	00001FAC				1211+		A(RE20+48)	address of v4 source
00001F1C	00000010				1212+		A(16)	result length
00001F20	00001F7C				1213+REA20	DC	A(RE20)	result address

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd

X' 00'

HL1' 1'

m5

DC

DC

1309+

1310 +

00002146

00002147

00

ASMA Ver.	0. 7. 0 zvector- e7- 1				03 Apr 2025 15: 36: 47 Page 31		
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002148 00002150	E5D4C1D3 40404040 000021CC			1311+ 1312+	DC DC	CL8' VMAL' A(RE23+16)	instruction name address of v2 source
00002130	000021CC 000021DC			1313+	DC	A(RE23+10) A(RE23+32)	address of v3 source
00002158	000021EC			1314+	DC	A(RE23+48)	address of v4 source
0000215C	00000010			1315+	DC	A(16)	result length
00002160	000021BC			1316+REA23	DC	A(RE23)	result address
00002168	00000000 00000000			1317+	DS	FD	gap V1 output
00002170	00000000 00000000			1318+V1023	DS	XL16	V1 output
00002178 00002180	00000000 00000000			1319+ 1320+*	DS	FD	gap
00002188				1321+X23	DS	OF	
	E310 5010 0014		0000010	1322+	LGF	R1, V2ADDR	load v2 source
	E761 0000 0806		00000000	1323+	VL	v22, 0(R1)	use v22 to test decoder
	E310 5014 0014		00000014	1324+	LGF	R1, V3ADDR	load v3 source
	E771 0000 0806 E310 5018 0014		00000000 0000018	1325+ 1326+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source
	E781 0000 0806		00000018	1327+	VL	v24, 0(R1)	use v24 to test decoder
	E766 7100 8FAA		0000000	1328+	VMAL	V22, V22, V23, V24, 1	
	E760 5030 080E		00002170	1329+	VST	V22, V1023	save v1 output
000021B8	07FB			1330+	BR	R11	return
000021BC				1331+RE23	DC	0F	xl16 expected result
000021BC 000021BC	FB061B14 412A7748			1332+	DROP DC	R5	7748 BD6E139C79D2F010' result
000021BC 000021C4	BD6E139C 79D2F010			1333	DC	ALIO FDUOIDI4412A	7748 BD6E139C79D2F010' result
	FF020304 05060708			1334	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10' v2
	O9OAOBOC ODOEOF10						
	FF020304 05060708			1335	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10' v3
	090A0B0C 0D0E0F10			4000	D.C.	W 401 PP00000 40700	0700 000407000070707401
	FF020304 05060708			1336	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10' v4
000021F4	090A0B0C 0D0E0F10			1337			
				1338	VRR D	VMAL, 1	
00002200				1339+	DS		
00002200		00002200		1340+	USING		base for test data and test routine
00002200	00002248			1341+T24	DC	A(X24)	address of test routine
00002204	0018			1342+ 1343+	DC DC	H' 24'	test number
00002206 00002207	00 01			1343+ 1344+	DC DC	X' 00' HL1' 1'	m5
00002207	E5D4C1D3 40404040			1344+ 1345+	DC DC	CL8' VMAL'	instruction name
00002210	0000228C			1346+	DC	A(RE24+16)	address of v2 source
00002214	0000229C			1347+	DC	A(RE24+32)	address of v3 source
00002218	000022AC			1348+	DC	A(RE24+48)	address of v4 source
0000221C	00000010			1349+	DC	A(16)	result length
$00002220 \\ 00002228$	0000227C 00000000 00000000			1350+REA24 1351+	DC DS	A(RE24) FD	result address
00002228	0000000 0000000			1352+V1024	DS DS	XL16	gap V1 output
00002238	0000000 00000000						Casput
00002240	00000000 00000000			1353+ 1354+*	DS	FD	gap
00002248	T040 F040 0011		00000010	1355+X24	DS	OF	
	E310 5010 0014		00000010	1356+	LGF	R1, V2ADDR	load v2 source
0000224E 00002254	E761 0000 0806 E310 5014 0014		00000000 0000014	1357+ 1358+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source
	E771 0000 0806		00000014	1359+	VL	v23, O(R1)	use v23 to test decoder
00002260	E310 5018 0014		00000018	1360+	LGF	R1, V4ADDR	load v4 source
					-	,	

VRR D VMAL, 2

ASMA ver.	0. /. 0 zvector-e/-1	o-murtipry	Add				03 Apr 2025 15: 36: 47 Page 33
LOC	OBJECT CODE	ADDR1	ADDR2	STMF			
00002380 00002380		00002380		1408+ 1409+	DS USING	OFD *, R5	base for test data and test routine
00002380 00002384 00002386	000023C8 001A 00			1410+T26 1411+ 1412+	DC DC DC	A(X26) H' 26' X' 00'	address of test routine test number
00002387 00002388	02 E5D4C1D3 40404040			1413+ 1414+	DC DC	HL1'2' CL8'VMAL'	m5 instruction name
00002390 00002394 00002398	0000240C 0000241C 0000242C			1415+ 1416+ 1417+	DC DC DC	A(RE26+16) A(RE26+32) A(RE26+48)	address of v2 source address of v3 source address of v4 source
00002398 0000239C 000023A0	0000242C 00000010 000023FC			1417+ 1418+ 1419+REA26	DC DC	A(16) A(RE26)	result length result address
000023A8 000023B0	00000000 00000000 00000000			1420+ 1421+V1026	DS DS	FD XL16	gap V1 output
000023B8 000023C0	00000000 00000000			1422+ 1423+*	DS	FD	gap
000023C8 000023C8 000023CE	E310 5010 0014 E761 0000 0806		00000010 00000000	1424+X26 1425+ 1426+	DS LGF VL	0F R1, V2ADDR v22, 0(R1)	load v2 source use v22 to test decoder
000023D4 000023DA	E310 5014 0014 E771 0000 0806		$00000014 \\ 00000000$	1427+ 1428+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder
000023E0 000023E6 000023EC	E310 5018 0014 E781 0000 0806 E766 7200 8FAA		00000018 00000000	1429+ 1430+ 1431+	LGF VL VMAL	R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 2	
000023F2 000023F8 000023FC	E760 5030 080E 07FB		000023B0	1432+ 1433+ 1434+RE26	VST BR DC	V22, V1026 R11 OF	return xl 16 expected result
000023FC 000023FC	0000000 00000271			1435+ 1436	DROP DC	R5 XL16' 00000000000000	0271 00000C400000F424' result
00002404 0000240C	00000C40 0000F424 FF000000 00000019			1437	DC	XL16' FF00000000000	0019 00000038000000FA' v2
00002414 0000241C 00002424	00000038 000000FA FF000000 00000019 00000038 000000FA			1438	DC	XL16' FF00000000000	0019 00000038000000FA' v3
0000242C 00002434	0000000 00000000 0000000 00000000			1439	DC	XL16' 0000000000000	0000 00000000000000000000' v4
00002440				1440 1441 1442+	VRR_D DS	VMAL, 2 OFD	
00002440 00002440 00002440	00002488	00002440		1442+ 1443+ 1444+T27	USI NG DC		base for test data and test routine address of test routine
00002444 00002446	001B 00			1445+ 1446+	DC DC	H' 27' X' 00'	test number
00002447 00002448	02 E5D4C1D3 40404040			1447+ 1448+	DC DC	HL1'2' CL8'VMAL'	m5 instruction name
00002450 00002454 00002458	000024CC 000024DC 000024EC			1449+ 1450+ 1451+	DC DC DC	A(RE27+16) A(RE27+32) A(RE27+48)	address of v2 source address of v3 source address of v4 source
0000245C 00002460	00000010 000024BC			1452+ 1453+REA27	DC DC	A(16) A(RE27)	result length result address
00002468 00002470 00002478	00000000 00000000 00000000 00000000 000000			1454+ 1455+V1027	DS DS	FD XL16	gap V1 output
00002478	0000000 00000000			1456+ 1457+*	DS	FD	gap

DC

DC

A(16)

A(RE30)

result length

result address

1554+

1555+REA30

0000269C

000026A0

0000010

000026FC

VL

VMAH

v24, 0(R1)

use v24 to test decoder

V22, V22, V23, V24, 0 test instruction (dest is a source)

000027A6

000027AC

E781 0000 0806

E766 7000 8FAB

00000000

1604+

1605 +

ASNA ver.	0. /. 0 zvector-e/-1	io-muitipiy	Add				03 Apr 2025	15: 36: 47 Page	37
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
000027B2 000027B8	E760 5030 080E 07FB		00002770	1606+ 1607+	VST BR	V22, V1031 R11	save v1 output return		
000027BC 000027BC				1608+RE31	DC DROP	OF R5	xl16 expected result		
000027BC	00000000 00000002			1609+ 1610	DKOP DC		0002 0000000C00000000'	resul t	
000027C4 000027CC	0000000C 00000000 FF000000 00000019			1611	DC	XL16' FF0000000000	0019 00000038000000FA'	v2	
000027D4 000027DC	00000038 000000FA FF000000 00000019			1612	DC	VI 16' FFAAAAAAAAA	0019 00000038000000FA'	v3	
000027E4	00000038 000000FA								
000027EC 000027F4	00000000 00000000 0000000 00000000			1613	DC	XL16' 000000000000	0000 00000000000000000	v4	
00002714	0000000 0000000			1614 1615	VRR D	VMAH, O			
00002800				1616+	DS	OFD			
00002800 00002800	00002848	00002800		1617+ 1618+T32	USI NG DC	A(X32)	base for test data and address of test routine		
00002804	0020			1619+	DC	H' 32'	test number		
00002806 00002807	00 00			1620+ 1621+	DC DC	X' 00' HL1' 0'	тб		
00002808	E5D4C1C8 40404040			1622+	DC	CL8' VMAH'	instruction name		
00002810	0000288C			1623+	DC	A(RE32+16)	address of v2 source		
00002814 00002818	0000289C 000028AC			1624+ 1625+	DC DC	A(RE32+32) A(RE32+48)	address of v3 source address of v4 source		
0000281C	00000010			1626+	DC	A(16)	result length		
00002820	0000287C			1627+REA32	DC	A(RE32)	result address		
00002828 00002830	00000000 00000000 0000000 00000000			1628+ 1629+V1032	DS DS	FD XL16	gap V1 output		
00002838	0000000 0000000			1029+11032	DЗ	ALIU	vi oucpuc		
00002840	00000000 00000000			1630+ 1631+*	DS	FD	gap		
00002848				1632+X32	DS	OF			
00002848	E310 5010 0014		00000010	1633+	LGF	R1, V2ADDR	load v2 source		
0000284E 00002854	E761 0000 0806 E310 5014 0014		00000000 0000014	1634+ 1635+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
0000285A	E771 0000 0806		00000014	1636+	VL	v23, O(R1)	use v23 to test decoder		
00002860	E310 5018 0014		0000018	1637+	LGF	R1, V4ADDR	load v4 source		
00002866	E781 0000 0806		0000000	1638+	VL VMA II	v24, 0(R1)	use v24 to test decoder		
0000286C 00002872	E766 7000 8FAB E760 5030 080E		00002830	1639+ 1640+	VMAH VST	V22, V22, V23, V24, 0 V22, V1032	test instruction (de save v1 output	st is a source)	
00002878	07FB		0000200	1641+	BR	R11	return		
0000287C				1642+RE32	DC	0F	xl16 expected result		
0000287C 0000287C	0000000 0000006			1643+ 1644	DROP DC	R5 XL16' 0000000000000	0006 0000000C00000000'	result	
00002884	000000C 00000000								
0000288C 00002894	FF0000FF 00000029 00000038 000000FA			1645	DC	XL16' FF0000FF0000	0029 00000038000000FA'	v2	
0000289C	FF000001 00000029			1646	DC	XL16' FF0000010000	0029 00000038000000FA'	v3	
000028A4 000028AC	00000038 000000FA 00000001 0000002F			1647	DC	XL16' 000000010000	002F 0000000300000002'	v4	
000028B4	00000003 00000002			1648 1649	ABB D	VMAH, O			
000028C0				1650+	DS	OFD			
000028C0	0000000	000028C0		1651+	USING	*, R5	base for test data and		
000028C0	00002908			1652+T33	DC	A(X33)	address of test routine		

ASMA Ver.	0. 7. 0 zvector- e7- 1	0-multiply	Add				03 Apr 2025 15: 36: 47 Page 3	38
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000028C4	0021			1653+	DC	H' 33'	test number	
000028C6	00			1654+ 1655+	DC	X' 00'	uulti	
000028C7 000028C8	00 E5D4C1C8 40404040			1656+	DC DC	HL1'0' CL8'VMAH'	m5 instruction name	
000028C8	0000294C			1657+	DC	A(RE33+16)	address of v2 source	
000028D4	0000295C			1658+	DC	A(RE33+32)	address of v3 source	
000028D8	0000296C			1659+	DC	A(RE33+48)	address of v4 source	
000028DC	00000010			1660+	DC	A(16)	result length	
000028E0 000028E8	0000293C 00000000 00000000			1661+REA33 1662+	DC DS	A(RE33) FD	result address	
000028E8	00000000 00000000			1663+V1033	DS DS	XL16	gap V1 output	
000028F8	0000000 00000000			1000 11000	DO	ALIO	vi oucpuc	
00002900	0000000 00000000			1664+	DS	FD	gap	
				1665+*				
00002908	E210 5010 0014		00000010	1666+X33	DS	OF	load vo course	
00002908 0000290E	E310 5010 0014 E761 0000 0806		00000010 00000000	1667+ 1668+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder	
00002901	E310 5014 0014		0000000	1669+	LGF	R1, V3ADDR	load v3 source	
0000291A	E771 0000 0806		00000000	1670+	VL	v23, 0(R1)	use v23 to test decoder	
00002920	E310 5018 0014		0000018	1671+	LGF	R1, V4ADDR	load v4 source	
00002926	E781 0000 0806		00000000	1672+	VL	v24, 0(R1)	use v24 to test decoder	
0000292C	E766 7000 8FAB		000099E0	1673+	VMAH	V22, V22, V23, V24, 0		
00002932 00002938	E760 5030 080E 07FB		000028F0	1674+ 1675+	VST BR	V22, V1033 R11	save v1 output return	
0000293C	0716			1676+RE33	DC	OF	xl16 expected result	
0000293C				1677+	DROP	R5		
0000293C	FF000000 00000000			1678	DC	XL16' FF00000000000	0000 0000000000000FF' result	
00002944	00000000 000000FF			1070	D.C	VI 101 FE00000405004	0700 0004000000000000000000000000000000	
0000294C 00002954	FF020304 05060708 090A0B0C 0D0E0FF0			1679	DC	XL16 FFU2U3U4U5U6	0708 090A0B0C0D0E0FF0' v2	
0000295C	01020304 05060708			1680	DC	XI.16' 010203040506	0708 090A0B0C0D0E0F10' v3	
00002964	090A0B0C OD0E0F10			1000	20	1110 010100010000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	FF020304 05060708			1681	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10' v4	
00002974	O9OAOBOC ODOEOF1O			1000				
				1682 1683	V/DD N	VMAH, O		
00002980				1684+	DS	OFD		
00002980		00002980		1685+	USING		base for test data and test routine	
00002980	000029C8			1686+T34	DC	A(X34)	address of test routine	
00002984	0022			1687+	DC	H' 34'	test number	
00002986 00002987	00			1688+ 1689+	DC DC	X' 00' HL1' 0'	m5	
00002987	E5D4C1C8 40404040			1689+ 1690+	DC DC	CL8' VMAH'	instruction name	
00002980	00002A0C			1691+	DC	A(RE34+16)	address of v2 source	
00002994	00002A1C			1692+	DC	A(RE34+32)	address of v3 source	
00002998	00002A2C			1693+	DC	A(RE34+48)	address of v4 source	
0000299C	00000010			1694+	DC	A(16)	result length	
000029A0 000029A8	000029FC 00000000 00000000			1695+REA34 1696+	DC DS	A(RE34) FD	result address	
000029R0	0000000 0000000			1697+V1034	DS DS	XL16	gap V1 output	
000029B8	00000000 00000000							
000029C0	0000000 00000000			1698+	DS	FD	gap	
00000000				1699+*	DC	OF		
000029C8 000029C8	E310 5010 0014		00000010	1700+X34 1701+	DS LGF	OF R1, V2ADDR	load v2 source	
000029CB	E761 0000 0806		00000010	1701+	VL	v22, 0(R1)	use v22 to test decoder	
JUUUNUUL	01 0000 0000		3000000	_ , 0~ .	•		and , and do done doctroit	

DOCUMENT Color ADDR1 ADDR2 STM	ASMA Ver.	0. 7. 0 zvector- e7- 1	0- mul ti pl y	Add				03 Apr 2025	15: 36: 47 Page	39
00002286 C71 0000 0806	LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002400	000029DA 000029E0 000029E6 000029EC 000029F2 000029F8	E771 0000 0806 E310 5018 0014 E781 0000 0806 E766 7000 8FAB E760 5030 080E		0000000 0000018 0000000	1704+ 1705+ 1706+ 1707+ 1708+ 1709+	VL LGF VL VMAH VST BR	v23, 0(R1) R1, V4ADDR v24, 0(R1) V22, V22, V23, V24, 0 V22, V1034 R11	use v23 to test decoder load v4 source use v24 to test decoder test instruction (desaye v1 output return	st is a source)	
00002A1C 00002A1C 0001010 202030304 1714 DC XL16 F02030405060708 090A080C000E0FF0 v2	000029FC 000029FC				1711+	DROP	R5	-	result	
00002241 00010102 02030304 1714 DC XL16 0001010202030304 04050506060670708 v3	00002A0C	FF020304 05060708			1713	DC	XL16' FF02030405060	0708 090A0B0C0D0E0FF0'	v2	
00002A40					1714	DC	XL16' 0001010202030	0304 0405050606070708'	v3	
1717 VRR WARI, 0 W	00002A2C	FF020304 05060708				DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4	
00002A40 00002A80 1719+ USK 1720+T35 DC A(X35) Address of test data and test routine 00002A44 0023 1721+ DC IF 35' test number 00002A47 00 00002A47 00 1722+ DC X' 00' 00002A48 E504C1C8 4040404 1724+ DC CLR VMR Instruction name 00002A50 00002ACC 1725+ DC A(RE35+16) Address of v2 source 00002A50 00002ACC 1726+ DC A(RE35+16) Address of v3 source 00002A50 00002ACC 1727+ DC A(RE35+348) Address of v3 source 00002A50 000002ACC 1728+ DC A(RE35+348) Address of v3 source 00002A50 00000010 1728+ DC A(RE35+348) Address of v4 source 00002A50 00000000 00000000 1730+ DS DS DS DS DS DS DS D	00002A40				1717					
000024AF 00	00002A40 00002A40		00002A40		1719+ 1720+T35	USI NG DC	A(X35)	address of test routine	test routine	
00002A5C 000002ABC 1726+ DC A (RE35-32) address of v3 source 00002A5C 00000000 1728+ DC A (RE35-48) address of v4 source 00002ABC 00000000 1728+ DC A (RE35-48) address of v4 source 00002ABC 00000000 1730+ DC A (RE35) result length result length 00002ABC 00000000 0000000 1730+ DS DC A (RE35) result address 00000000 0000000 0000000 000000	00002A47 00002A48	00 E5D4C1C8 40404040			1723+ 1724+	DC DC	HL1'0' CL8'VMAH'	instruction name		
00002A6B	00002A54 00002A58	00002ADC 00002AEC			1726+ 1727+	DC DC	A(RE35+32) A(RE35+48)	address of v3 source address of v4 source		
00002A80 0000000 00000000 1732+ DS FD gap 1733+* 00002A88 E310 5010 0014 0000010 1735+ LGF R1, V2ADDR load v2 source 00002A8E E761 0000 0806 0000000 1736+ VL v22, 0(R1) use v22 to test decoder 00002A94 E310 5014 0014 00000014 1737+ LGF R1, V3ADDR load v3 source 00002A94 E771 0000 0806 0000000 1738+ VL v23, 0(R1) use v23 to test decoder 00002A06 E781 0000 0806 0000000 1739+ LGF R1, V3ADDR load v4 source 00002A06 E781 0000 0806 0000000 1749+ VL v24, 0(R1) use v23 to test decoder 00002A06 E781 0000 0806 0000000 1740+ VL v24, 0(R1) use v24 to test decoder 00002A06 E760 5030 080E 0000000 1742+ VST V22, V1035 save v1 output return 00002ABC 00002ABC FF00000 0000000 0000000 1746+ DC XL16' FF00000000000000000000000000000000000	00002A60	00002ABC			1729+REA35	DC	A(RE35)	result address		
1733+*	00002A78	0000000 00000000								
00002A88 E310 5010 0014 0000010 1735+ LGF R1, V2ADDR load v2 source 00002A8E E761 0000 0806 00000000 1736+ VL v22, 0(R1) use v22 to test decoder 00002A9A E711 0000 0806 00000000 1738+ VL v23, 0(R1) use v23 to test decoder 00002AA0 E310 5018 0014 00000000 1738+ VL v23, 0(R1) use v23 to test decoder 00002AA0 E781 0000 0806 00000000 1740+ VL v24, 0(R1) use v24 to test decoder 00002AAC E766 7000 8FAB 1741+ VMH V22, V22, V23, V24, 0 test instruction (dest is a source) 0002ABC E760 5030 080E 00002A70 1742+ VST V22, V1035 save v1 output 00002ABC 1744+RE35 DC OF x116 expected result 00002ABC FF000000 00000000 1746 DC XL16'FF00000000000000000000000		0000000 0000000			1733+*			gap		
00002AA6 E781 0000 0806 00000000 1740+ VL V24, 0(R1) v24, 0(R1) use v24 to test decoder test instruction (dest is a source) 00002ABC E766 7000 8FAB 00002A70 1742+ VST V22, V1035 save v1 output return 00002ABC 1743+ BR R11 return 00002ABC 1744+RE35 DC 0F x116 expected result 00002ABC 1745+ DR0P R5 DR0P R5 00002AC FF000000 000000FF 1746 DC XL16' FF000000000000000000000000FF' result 00002ADC O0000ADC 1747 DC XL16' FF02030405060708 090A0B0C0D0E0FF0' v2 00002ADC 00000ADC 00000000 00000001 010101010101010101010	00002A8E 00002A94	E761 0000 0806 E310 5014 0014		0000000 0000014	1736+ 1737+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
00002ABC 1744+RE35 DC 0F xl 16 expected result 00002ABC 1745+ DROP R5 00002ACC FF000000 0000000FF 1746 DC XL16' FF0000000000000000000000000FF' result 00002ACC FF020304 05060708 1747 DC XL16' FF02030405060708 090A0B0C0D0E0FF0' v2 00002ADC 00000000 00000000 00000000 1748 DC XL16' 0000000000000000001 010101010101010101010101 v3 00002AE4 01010101 01010102 v4 00002AEC FF020304 05060708 1749 DC XL16' FF02030405060708 090A0B0C0D0E0F10' v4	00002AA6 00002AAC 00002AB2	E781 0000 0806 E766 7000 8FAB E760 5030 080E		0000000	1740+ 1741+ 1742+	VL VMAH VST	v24, 0(R1) V22, V22, V23, V24, 0 V22, V1035	use v24 to test decoder test instruction (des	st is a source)	
00002ABC FF000000 00000000 00000000 1746 DC XL16' FF00000000000000000000000000Ff' result 00002AC4 0000000 000000FF 000002ACC FF020304 05060708 090A0B0C 1747 DC XL16' FF02030405060708 090A0B0COD0E0FF0' v2 00002AD4 090A0B0C 0D0E0FF0 00002ADC 0000000 0000001 0000001 01010101 010102' v3 1748 DC XL16' 0000000000000000 010101010101010101010	00002ABC	07FB			1744+RE35	DC	OF			
00002AD4 090A0B0C 0D0E0FF0 00002ADC 00000000 00000000 00002AE4 01010101 01010102 00002AEC FF020304 05060708 1749 DC XL16' FF02030405060708 090A0B0C0D0E0F10' v4	00002ABC 00002AC4	0000000 000000FF			1746	DC	XL16' FF00000000000			
00002ADC 00000000 00000000 1748 DC XL16' 000000000000001 0101010101010101010101					1747	DC	XL16' FF02030405060	0708 090A0B0C0D0E0FF0'	v2	
00002AEC FF020304 05060708 1749 DC XL16' FF02030405060708 090A0B0C0D0E0F10' v4	00002ADC	0000000 00000001			1748	DC	XL16' 0000000000000	0001 0101010101010102'	v3	
	00002AEC	FF020304 05060708			1749	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4	

LOC	ASWA Ver.	0. 7. 0 zvector-e/-	io-marcipiy	Add				03 Apr 2025 15: 36: 47 Page 40
1751	LOC	OBJECT CODE	ADDR1	ADDR2	STM			
1751					1750			
1752						rd		
00002800 00002800 00002800 1755+1736 DC A (X36) address of test number					1752	VRR_D		
00002800 00002848			00000000					
00002805 00002806 00000000		00002049	00002800					
00002806 00								
00002808 E5D4C1C8 4040404 1759+ DC CL8 VMRIF instruction name 00002810 0000280C 1760+ DC A(RE36+18) address of v3 source 00002810 0000280C 1761+ DC A(RE36+18) address of v3 source 00002810 00002810 00002810 00002820 00002820 00002820 00002820 00002820 00002820 00000000 0000000 0000000 000000								
00002B16 00002B16 00002B16 1760+ DC A(RE36+16) address of v2 source 00002B16 00002B16 00002B16 00002B16 0000000 1763+ DC A(RE36+48) address of v3 source 00002B16 00000000 1768+ DC A(RE36+48) address of v3 source 00002B16 00000000 1768+ DC A(RE36+48) address of v3 source 00002B16 00000000 1768+ DC A(RE36+48) result address 00002B16 00000000 00000000 1768+ DS DD Bap V1 output 00000000 00000000 00000000 000000								
000028B1 000028BC 1761+ DC A(RE36+32) address of v3 source 00002BC 00000000 1762+ DC A(RE36+48) address of v4 source address of v4 source 00002BC 1763+ DC A(16) result address result length 00002BC 00002BC 1764+REA36 DC A(16) result address result address 00002BC 00000000 00000000 1765+ DS DC A(16) result address 000002BC 00000000 00000000 1766+ DS RE36 R								
000022B16 000022BC 1762+ DC A (RE36+48) address of v4 source 00002BC 000002BC 00000000 1766+V1036 DS DS DS DS DS DS DS D								
0000281C 00000010								
00002B28 00000000 00000000 1766+V1036 DS FD V1 output	00002B1C	0000010			1763+	DC	A(16)	result length
O0002B30 O000000								
00002B38 0000000								gap V1 output
00002B48					1700+11030	D O	ALIU	vi oucpuc
1768+* 1						DS	FD	gap
00002B48 E310 5010 0014 00000010 1770+	00000740					D.C	0.77	•
00002B54 E761 0000 0806 00000000 1771+		F210 5010 0014		0000010				load v9 soumes
00002B54 E310 5014 0014 00000014 1772+ LGF R1, V3ÅDDR load v3 source 00002B5A E771 0000 0806 00000000 1773+ VL v23, 0(R1) use v23 to test decoder 00002B6C E781 0000 0806 00000000 1775+ VL v24, 0(R1) use v24 to test decoder 00002B6C E766 7100 8FAB 1776+ VMMH V22, V22, V23, V24, 1 test instruction (dest is a source) 00002B7C 1780+ DC V180+ DC V160+ V160+								
00002B60 E310 5018 0014 00000018 1774+ LGF R1, V4ADDR load v4 source use v24 to test decoder 176+ VMAH V22, V22, V23, V24, 1 test instruction (dest is a source) 1776+ VMAH V22, V22, V23, V24, 1 test instruction (dest is a source) 1778+ R7 V22, V1036 save v1 output 1778+ R7 V22, V1036 save v1 output 1778+ R7 V22, V1036 save v1 output 1778+								
00002B66 E781 0000 0806 00000000 1775+ VL V24, 0(R1) Use v24 to test decoder 1776+ VMH V22, V22, V23, V24, 1 test instruction (dest is a source) 1776+ VST V22, V1036 save v1 output vest unique						VL		
00002B72								
00002B72 E760 5030 080E 00002B30 1777+ VST V22, V1036 save v1 output 00002B7C 00002B7C 1779+RE36 DC OF x116 expected result 00002B7C 00010000 1780+ DROP R5 00002B7C 00010000 00000000 T881 DC XL16'000100000000000000000000000000000000				0000000		VL VMAH		
00002B78 00002B7C 000002B7C 00002B7C 000002B7C 000002B7C 000000000000000000000000000000000000				00002B30				
00002B7C		07FB						return
00002B7C 00002B84 00000000 00000000 000000000 00000000 0000								x116 expected result
00002B84		00010000 00000000						0000 00000000000000000' result
00002B94					1701	DC	ALIO OUOIOOOOOO	Tesuit
00002BQC 0000000 0000000 0000000					1782	DC	XL16' FF000000000000	0019 00000038000000FA' v2
00002BA4 00000038 000000FA 00002BAC 00000000 000000000 1784 DC XL16'000000000000000000000' v4 00002BB4 00000000 00000000 1785 1786 VRR_D VMAH, 1 00002BC0 00002BC0 1788+ USING *, R5 base for test data and test routine 00002BC0 00002C08 1789+T37 DC A(X37) address of test routine 00002BC4 0025 1790+ DC H' 37' test number 00002BC6 00 1791+ DC X' 00' 00002BC7 01 1792+ DC HL1' 1' m5					1709	DC.	VI 16! EE00000000000	0010 0000002900000EA! **2
00002BAC 00000000 00000000 000000000 000000000					1765	DC	YFIQ LLAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	0019 00000038000000FA V3
00002BB4 00000000 000000000 1785 1786 VRR_D VMAH, 1 00002BC0 1787+ DS 0FD 00002BC0 00002C08 1789+T37 DC A(X37) address of test routine 00002BC4 0025 1790+ DC H' 37' test number 00002BC6 00 1791+ DC X' 00' 00002BC7 01 1792+ DC HL1' 1' m5					1784	DC	XL16' 0000000000000	0000 00000000000000000000 v4
1786 VRR_D VMH, 1 1787+ DS OFD O0002BC0 1787+ USING *, R5 base for test data and test routine 00002BC0 00002C08 1789+T37 DC A(X37) address of test routine test number 00002BC4 0025 1790+ DC H'37' test number 00002BC6 00 1791+ DC X'00' 00002BC7 01 1792+ DC HL1'1' m5	00002BB4	00000000 00000000			4705			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$						VDD N	VMAU 1	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00002BC0							
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	00002BC0		00002BC0		1788+			base for test data and test routine
00002BC6 00 1791+ DC X' 00' 00002BC7 01 1792+ DC HL1' 1' m5						DC	A(X37)	
00002BC7 01 1792+ DC HL1'1' m5								test number
								m5
	00002BC8	E5D4C1C8 40404040			1793+	DC	CL8' VMAH'	instruction name
00002BD0 00002C4C 1794+ DC A(RE37+16) address of v2 source								
00002BD4 00002C5C 1795+ DC A(RE37+32) address of v3 source 00002BD8 00002C6C 1796+ DC A(RE37+48) address of v4 source								
00002BDC 00000010 1797+ DC A(RE37+48) address of v4 source result length								
00002BE0 00002C3C 1798+REA37 DC A(RE37) result address	00002BE0	00002C3C			1798+REA37	DC	A(RE37)	result address
00002BE8 00000000 00000000 1799+ DS FD gap 00002BF0 00000000 00000000 1800+V1037 DS XL16 V1 output								gap
00002BF0 00000000 00000000 1800+V1037 DS XL16 V1 output	OOOOZBFO	0000000 00000000			1800+11037	DS	XL16	vi output

MOMI VCI.	0. 7. 0 Zvector-e7-1	o marcipiy	iuu				03 Apr 2023 13.30.47	rage 41
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
00002BF8 00002C00	00000000 00000000 00000000 00000000			1801+	DS	FD	gap	
00002C08 00002C0E 00002C14 00002C1A 00002C20 00002C26 00002C2C 00002C3C 00002C3C 00002C3C 00002C3C 00002C3C 00002C3C 00002C44 00002C4C	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E310 5018 0014 E781 0000 0806 E766 7100 8FAB E760 5030 080E 07FB 00010000 00000000 00000000 00000000 FF0000FF 00000029 00000038 000000FA		00000010 00000000 00000014 00000000 00000018 00000000 00002BF0	1802+* 1803+X37 1804+ 1805+ 1806+ 1807+ 1808+ 1809+ 1810+ 1811+ 1812+ 1813+RE37 1814+ 1815	DS LGF VL LGF VL LGF VL VMAH VST BR DC	OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 1 V22, V1037 R11 OF R5 XL16' O0010000000000000000000000000000000000	load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder	ource)
00002C64 00002C6C 00002C74	00000038 000000FA			1818	DC		002F 00000030000002' v4	
00002C80 00002C80		00002C80		1819 1820 1821+ 1822+	VRR_D DS USING	VMAH, 1 OFD * R5	base for test data and test routi	ne
00002C80 00002C84 00002C86	00002CC8 0026 00	0000200		1823+T38 1824+ 1825+	DC DC DC	A(X38) H' 38' X' 00'	address of test routine test number	
00002C87 00002C88 00002C90	01 E5D4C1C8 40404040 00002D0C			1826+ 1827+ 1828+	DC DC DC	HL1' 1' CL8' VMAH' A(RE38+16)	m5 instruction name address of v2 source	
00002C94 00002C98	00002D1C 00002D2C			1829+ 1830+	DC DC	A(RE38+32) A(RE38+48)	address of v3 source address of v4 source	
00002C9C 00002CA0 00002CA8	00000010 00002CFC 00000000 00000000			1831+ 1832+REA38 1833+	DC DC DS	A(16) A(RE38) FD	result length result address gap V1 output	
00002CB0 00002CB8 00002CC0	00000000 00000000 00000000 00000000 000000			1834+V1038 1835+	DS DS	XL16 FD	V1 output gap	
00002CC8 00002CC8	E310 5010 0014		0000010	1836+* 1837+X38 1838+	DS LGF	OF R1, V2ADDR	load v2 source	
	E761 0000 0806 E310 5014 0014 E771 0000 0806 E310 5018 0014		0000000 0000014 0000000 0000018	1839+ 1840+ 1841+ 1842+	VL LGF VL LGF	v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR	use v22 to test decoder load v3 source use v23 to test decoder load v4 source	
00002CE6 00002CEC 00002CF2 00002CF8	E781 0000 0806 E766 7100 8FAB E760 5030 080E 07FB		00000000 00002CB0	1843+ 1844+ 1845+ 1846+	VL	v24, 0(R1) V22, V22, V23, V24, 1 V22, V1038 R11	use v24 to test decoder test instruction (dest is a so save v1 output return	ource)
00002CFC 00002CFC 00002CFC 00002D04	FFFE0009 00190031 0051007A FF57FF1F			1847+RE38 1848+ 1849	DROP DC	OF R5 XL16' FFFE000900190	xl16 expected result 0031 0051007AFF57FF1F' result	

FORDING FORD		0. 7. 0 zvector- e7- 1	1 0					oo npi wow	15: 36: 47	rage	42
0002D10	LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
1900 1900	0002D0C				1850	DC	XL16' FF02030405060	0708 090A0B0CF30EF110'	v2		
1852 DC X116' FP0203040 5060708 090A0B0C 0P0E0F10' V4	0002D1C	01020304 05060708			1851	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	v3		
1853 1854 1855 185	0002D2C	FF020304 05060708			1852	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4		
1002 1002	0002D34	O9OAOBOC ODOEOF10			1853						
1002 1002 1002 1002 1002 1856- 1857-139 125116 1859-											
1002D40 00002D88 1857+T39 DC A(X39) address of test routine 1859+ DC 1860+ DC 186			000091140					hase for test data and	tost mouti	no	
1902 14 0027		00002D88	00002D40							пе	
1902 1002	0002D44										
1902 1902	0002D46				1859+	DC	X' 00'				
1902 1902 1900	0002D47										
1902 1902 1900											
1902 1902											
1865+ DC A(16) result length											
1002D60 00000000 00000000 1867+ DS FD gap V1 output 1868+V1039 DS V1.16 V1 output 1868+V1039 DS V1.16 V1 output V1 o	0002D5C										
1868+V1039 DS XL16 V1 output	0002D60					DC	A(RE39)				
1002D88							FD	gap			
1869+ DS FD gap					1868+V1039	DS	XL16	V1 output			
1870+* 1871+X39					1 960 ±	nc	FN	dan			
002B8 S310 5010 0014 00000010 1872+ LGF R1, V2ADDR load v2 source 002B8 F761 0000 0806 00000000 1873+ VL v22, 0(R1) use v22 to test decoder 002B94 E761 0000 0806 00000000 1875+ VL v23, 0(R1) use v22 to test decoder 002B04 E761 0000 0806 00000000 1875+ VL v23, 0(R1) use v23 to test decoder 002B04 E781 0000 0806 00000000 1875+ VL v24, 0(R1) use v24 to test decoder 002B04 E781 0000 0806 00000000 1877+ VL v24, 0(R1) use v24 to test decoder 002B04 E781 0000 0806 00000000 1878+ VMH V22, V22, V23, V24, V24, 0(R1) use v24 to test decoder use v24 to test decoder v24, 0(R1) use v24		0000000 0000000			1870+*			gap			
002BBE F761 0000 0806 00000000 1873+ VI. v22, 0(R1) use v22 to test decoder 002D94 2310 5014 0014 00000014 1874+ LGF R1, V3ADDR load v3 source 002D84 271 0000 0806 00000000 1875+ VI. v23, 0(R1) use v23 to test decoder 002D86 002D86 000000000 1877+ VI. v24, 0(R1) use v24 to test decoder use v24 to test decoder 002D86 002D86 000000000 1877+ VI. v24, 0(R1) use v24 to test decoder vase v25 to test decoder vase v26 to vase v24 to test decoder vase v26 to vase v24 to test decoder vase v26 to vase v26 to vase v26 to vase v27 to vase v28 to test decoder vase v28 to test decoder vase v28 to test decoder vase v28 to vase v28 to test decoder vase v28 to vase v28 to test decoder vase v28 to vase		F010 7010 0011		00000010				1 1 0			
002D9A E771 0000 0806 00000001 1875+ VL v23, 0(R1) use v23 to test decoder 002DA0 E781 5018 0014 00000018 1876+ LGF R1, V4ADDR load v4 source use v24 to test decoder 002DAC E786 7100 8FAB 1878+ VML v24, 0(R1) v22, v22, v23, v24, 1 test instruction (dest is a source) v34, v35, v35, v35, v35, v35, v35, v35, v35											
1002DA0											
1878											
1879				00000000		VL	v24, 0(R1)	use v24 to test decoder			
1880				000000000		VMAH	V22, V22, V23, V24, 1		st is a so	urce)	
1881+RE39 DC OF xl 16 expected result				000021170							
1882		U/FB									
002BC FFFF0003 000A0015 1883 DC XL16' FFFF0003000A0015 00240037FFB2FF97' result 002DC4 00240037 FFB2FF97 TBS DC XL16' FFF02030405060708 090A0B0CF30EF110' v2 002DDC 090A0B0C F30EF110 F30EF110 v2 002DDC 00010102 02030304 1885 DC XL16' 0001010202030304 040550606070708' v3 002DEC FF020304 05060708 1886 DC XL16' FF02030405060708 090A0B0C0D0E0F10' v4 002DF4 090A0B0C 0D0E0F10 1887 1888 VRR_D VMAH, 1 0FD 002E00 000E00 1890+ USING *, R5 base for test data and test routine 002E00 00002E48 1890+ USING *, R5 base for test routine 002E04 002 1893+ DC H' 40' test number 002E07 01 1894+ DC HL'1' m5 002E08 E5D4C1C8 40404040								Airo expected resurt			
002DCC 002DDC 090A0B0C F30EF110 1884 DC XL16' FF02030405060708 090A0B0CF30EF110' v2 002DDC 00010102 02030304 04050506 06070708 1885 DC XL16' 0001010202030304 0405050606070708' v3 002DEC 002DEC 0000000 0002DF4 090A0B0C 0D0E0F10 1886 DC XL16' FF02030405060708 090A0B0C0D0E0F10' v4 1888 VR_D VMAH, 1 1 002E00 002E00 00002E48 00000E0F1 0002E00 0002E00 0002E00 0002E00 0002E00 00002E48 0002E00 00002E48 000000E0F10' 000000E0F10' 0000000E0F10' 000000E0F10' 000000E0F10' 000000E0F10' 000000E0F10' 0000000E0F10' 000000E0F10' 000000E0F10' 000000E0F10' 000000E0F10' 000000E0F10' 000000E0F10' 000000E0F10' 000000E0F10' 00000E0F10' 000000E0F10' 00000E0F10' 00000E0F10' 00000E0F10' 00000E0F10' 000000E0F10' 00000E0F10' 0000E0F10' 00000E0F10' 0000E0F10' 0000E0F1		FFFF0003 000A0015						0015 00240037FFB2FF97'	resul t		
0002DD4											
1885 DC XL16' 0001010202030304 0405050606070708' v3 v3 v3 v4 v4 v4 v4 v4					1884	DC	XL16' FF02030405060	0708 090A0B0CF30EF110'	v2		
0002DE4 04050506 06070708 05060708					1005	DC .	VI 16' 0001010909090	204 0405050606070708!	9		
1886 DC XL16' FF02030405060708 090A0B0C0D0E0F10' v4 090A0B0C 0D0E0F10 090A0B0C 0D0E0F10 090A0B0C 0D0E0F10 090A0B0C 0D0E0F10 090A0B0C 0D0E0F10 090A0B0C 000E0F10 090A0B0C 090A0B0C0D0E0F10' v4 090A0B0C 0D0E0F10 00FD					1000	DC	XL10 0001010202030	J304 0403030000070708	VS		
1887					1886	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4		
1888 VRR_D VMAH, 1											
1889+ DS OFD 0002E00											
0002E00 00002E00 1890+ USING *, R5 base for test data and test routine address of test routine address of test routine test number 0002E04 0028 1892+ DC H' 40' test number 0002E06 00 1893+ DC X' 00' 0002E07 01 1894+ DC HL1' 1' m5 0002E08 E5D4C1C8 40404040 1895+ DC CL8' VMAH' instruction name 0002E10 00002E8C 1896+ DC A(RE40+16) address of v2 source	MARTA										
0002E00 00002E48 1891+T40 DC A(X40) address of test routine 0002E04 0028 1892+ DC H' 40' test number 0002E06 00 1893+ DC X' 00' 0002E07 01 1894+ DC HL1' 1' m5 0002E08 E5D4C1C8 40404040 1895+ DC CL8' VMAH' instruction name 0002E10 00002E8C 1896+ DC A(RE40+16) address of v2 source			00002500					hase for test data and	tast routi	nο	
0002E04 0028 1892+ DC H' 40' test number 0002E06 00 1893+ DC X' 00' 0002E07 01 1894+ DC HL1' 1' m5 0002E08 E5D4C1C8 40404040 1895+ DC CL8' VMAH' instruction name 0002E10 00002E8C 1896+ DC A(RE40+16) address of v2 source		00002E48	OOOOLEOU							ш	
1893+ DC X' 00' 1894+ DC HL1' 1' m5 1895+ DC CL8' VMAH' instruction name 1895+ DC A(RE40+16) address of v2 source							` '				
0002E08 E5D4C1C8 40404040	0002E06					DC	X' 00'				
0002E10 00002E8C 1896+ DC A(RE40+16) address of v2 source											
	002E10	00002E8C 00002E9C			1890+ 1897+	DC DC		address of v2 source			

test instruction (dest is a source)

VMAH

V22, V22, V23, V24, 2

1947 +

00002F2C

E766 7200 8FAB

ASMA Ver.	0. 7. 0 zvector- e7- 1	l0-multiply	Add				03 Apr 2025 15: 36: 47 Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
0002F32 0002F38	E760 5030 080E 07FB		00002EF0	1948+ 1949+	VST BR	V22, V1041 R11	save v1 output return	
0002F3C	0.12			1950+RE41	DC	0F	xl16 expected result	
0002F3C	00040000 00000000			1951+	DROP	R5	-	
0002F3C 0002F44	00010000 00000000 0000000 00000000			1952	DC	XL16' 000100000000	0000 000000000000000' result	
0002F4C 0002F54	FF000000 00000019			1953	DC	XL16' FF00000000000	0019 00000038000000FA' v2	
002F5C 002F64	FF000000 00000019			1954	DC	XL16' FF00000000000	0019 00000038000000FA' v3	
002F6C	0000000 00000000			1955	DC	XL16' 0000000000000	0000 0000000000000000' v4	
0002F74	0000000 00000000			1956 1957	V/DD N	VMAH, 2		
002F80				1958+	DS	OFD		
002F80		00002F80		1959+	USING	*, R 5	base for test data and test routine	
002F80	00002FC8			1960+T42	DC	A(X42)	address of test routine	
002F84	002A			1961+	DC DC	H' 42'	test number	
002F86 002F87	00 02			1962+ 1963+	DC DC	X' 00' HL1' 2'	m5	
002F88	E5D4C1C8 40404040			1964+	DC	CL8' VMAH'	instruction name	
002F90	0000300C			1965+	DC	A(RE42+16)	address of v2 source	
002F94	0000301C			1966+	DC	A(RE42+32)	address of v3 source	
002F98	0000302C			1967+	DC	A(RE42+48)	address of v4 source	
002F9C 002FA0	00000010 00002FFC			1968+ 1969+REA42	DC DC	A(16) A(RE42)	result length result address	
002FA8	00002110			1970+ 1970+	DS	FD	gap	
002FB0 002FB8	0000000 0000000 0000000 00000000			1971+V1042	DS	XL16	V1 output	
0002FC0	00000000 00000000			1972+	DS	FD	gap	
0002FC8				1973+* 1974+X42	DS	0F		
	E310 5010 0014		0000010		LGF	R1, V2ADDR	load v2 source	
0002FCE	E761 0000 0806		00000000		VL	v22, 0(R1)	use v22 to test decoder	
0002FD4	E310 5014 0014		00000014	1977+	LGF	R1, V3ADDR	load v3 source	
0002FDA	E771 0000 0806		0000000	1978+	VL	v23, 0(R1)	use v23 to test decoder	
0002FE0 0002FE6	E310 5018 0014 E781 0000 0806		00000018 00000000	1979+ 1980+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder	
0002FEC	E766 7200 8FAB		0000000	1980+	V L VMAH	V24, U(K1) V22, V22, V23, V24, 2		
0002FF2	E760 5030 080E		00002FB0	1982+	VST	V22, V1042	save v1 output	
002FF8	07FB			1983+	BR	R11	return	
0002FFC				1984+RE42	DC	0F	xl16 expected result	
0002FFC 0002FFC	0000FFFF 00000000			1985+ 1986	DROP DC	R5	0000 00000000000000000000' result	
0002FFC 0003004	0000000 0000000			1300	ВC	ALIU UUUUFFFUUUU	ooo oooooooooooo resurt	
0003004 000300C 0003014	FF0000FF 00000029 00000038 000000FA			1987	DC	XL16' FF0000FF0000	0029 00000038000000FA' v2	
000301C 0003024	FF000001 00000029 00000038 000000FA			1988	DC	XL16' FF0000010000	0029 00000038000000FA' v3	
000302C	00000001 0000002F			1989	DC	XL16' 00000010000	002F 000000030000002' v4	
0003034	00000003 00000002			1000				
				1990 1991	VRR D	VMAH, 2		
0003040				1992+	DS	OFD		
0003040 0003040	00003088	00003040		1993+ 1994+T43	USI NG DC		base for test data and test routine address of test routine	

		0-multiply					03 Apr 2025 15: 36: 47 Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
0003044	002B			1995+	DC	H' 43'	test number	
0003046	00			1996+	DC	X' 00'		
0003047	02			1997+	DC	HL1' 2'	m5	
0003048	E5D4C1C8 40404040			1998+	DC	CL8' VMAH'	instruction name	
0003050	000030CC			1999+	DC	A(RE43+16)	address of v2 source	
0003054	000030DC			2000+	DC	A(RE43+32)	address of v3 source	
0003058	000030EC			2001+	DC	A(RE43+48)	address of v4 source	
000305C	0000010			2002+	DC		result length	
0003060	000030BC			2003+REA43	DC	A(RE43)	result address	
0003068	00000000 00000000			2004+	DS	FD	gap	
0003070	0000000 00000000			2005+V1043	DS	XL16	gap V1 output	
0003078	0000000 00000000							
0003080	0000000 00000000			2006+	DS	FD	gap	
				2007+*			6 -1	
0003088				2008+X43	DS	OF		
0003088	E310 5010 0014		00000010	2009+	LGF	R1, V2ADDR	load v2 source	
000308E	E761 0000 0806		00000000	2010+	VL		use v22 to test decoder	
0003094	E310 5014 0014		00000014	2011+	LGF	R1, V3ADDR	load v3 source	
000309A	E771 0000 0806		00000000	2012+	VL		use v23 to test decoder	
00030A0	E310 5018 0014		00000018	2013+	ĹĠF	R1, V4ADDR	load v4 source	
00030A6	E781 0000 0806		00000000	2014+	VL		use v24 to test decoder	
00030AC	E766 7200 8FAB		0000000	2015+	VMAH	V22, V22, V23, V24, 2	test instruction (dest is a source)	
00030B2	E760 5030 080E		00003070	2016+	VST	V22, V1043	save v1 output	
00030B8	07FB		00000070	2017+	BR	•	return	
00030BC	0711			2018+RE43	DC		xl16 expected result	
00030BC				2019+ 2019+	DROP	R5	Al lo expected lesure	
00030BC	FFFF0004 00193C6A			2020	DC		BC6A 0051B52BFF5700C5' result	
00030EC	0051B52B FF5700C5			2020	DC	XL10 1111000400130	Jeda 0001D02D110700c0 1esu1e	
00030C4	FF020304 05060708			2021	DC	XI 16' FF02030405060	0708 090A0B0CF30E0F10' v2	
00030D4	090A0B0C F30E0F10			2021	ЪС	ALIO 1102000-100000	7700 000M0B0ClOCLOLIO	
00030DC	01020304 05060708			2022	DC	YI 16' 0102030405060	0708 090A0B0C0D0E0F10' v3	
00030E4	090A0B0C 0D0E0F10			~U~~	ЪС	AL10 0102030403000	7700 USUAUDUCUDUEUFTU VS	
00030EC	FF020304 05060708			2023	DC	YI 16' FF02030405060	0708 090A0B0C0D0E0F10' v4	
	090A0B0C 0D0E0F10			2023	DC	AL10 FF02030403000	7706 USUAUDUCUDUEUFIU V4	
00030F4	USUAUBUC UDUEUFIU			2024				
				2025	VDD D	VMAII 9		
0002100						VMAH, 2		
0003100 0003100		00002100		2026+	DS	0FD * D5	base for test data and test routine	
003100	00003148	00003100		2027+ 2028+T44	USING			
				2028+144 2029+	DC DC	A(X44)	address of test routine test number	
0003104 0003106	002C			2029+ 2030+	DC DC	H' 44' X' 00'	test number	
	00 02				DC		m5	
0003107				2031+	DC DC	HL1'2'	m5	
0003108	E5D4C1C8 40404040			2032+	DC	CL8' VMAH'	instruction name	
0003110	0000318C			2033+	DC	A(RE44+16)	address of v2 source	
0003114	0000319C			2034+	DC	A(RE44+32)	address of v3 source	
0003118	000031AC			2035+	DC	A(RE44+48)	address of v4 source	
000311C	0000010			2036+	DC	A(16)	result length	
0003120	0000317C			2037+REA44	DC	A(RE44)	result address	
0003128	00000000 00000000			2038+	DS	FD	gap V1 output	
0003130	00000000 00000000			2039+V1044	DS	XL16	vi output	
0003138	00000000 00000000			0040	D.C.	ED		
0003140	00000000 00000000			2040+	DS	FD	gap	
0000110				2041+*	D.C.	OF		
0003148	7040 7040 004		0000000	2042+X44	DS	OF	1 1 0	
	ピジエハ たハエハ ハハエオ		00000010	2043+	LGF	R1, V2ADDR	load v2 source	
0003148 000314E	E310 5010 0014 E761 0000 0806		00000000		VL		use v22 to test decoder	

ASMA Ver.	0. 7. 0 zvector- e7- 1	10-multiply	Add				03 Apr 2025	15: 36: 47 Page	46
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
	E310 5014 0014 E771 0000 0806		00000014 00000000	2045+ 2046+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder		
00003160	E310 5018 0014		0000018	2047+	LGF	R1, V4ADDR	load v4 source		
00003166	E781 0000 0806		0000000	2048+	VL	v24, 0(R1)	use v24 to test decoder		
0000316C 00003172	E766 7200 8FAB E760 5030 080E		00003130	2049+ 2050+	VMAH VST	V22, V22, V23, V24, 2		st is a source)	
00003172	07FB		00003130	2051+	BR	V22, V1044 R11	save v1 output return		
0000317C	0.12			2052+RE44	DC	0F	xl16 expected result		
0000317C				2053+	DROP	R5	_	_	
0000317C	FFFFFF01 000A1B2F			2054	DC	XL16' FFFFFF01000A1	B2F 0024558BFFB1F961'	resul t	
00003184 0000318C	0024558B FFB1F961 FF020304 05060708			2055	DC	XL16' FF02030405060	0708 090A0B0CF30E0F10'	v2	
00003194				2000	DC	ALIO II OZOGO IOOOO	7700 GOOMODOCI GOLOI 10	**	
	00010102 02030304			2056	DC	XL16' 0001010202030	0304 0405050606070708'	v3	
000031A4				0057	D.C.	VI 101 FF00000 405004	2200 0001000000000000000000000000000000	4	
000031AC	FF020304 05060708 090A0B0C 0D0E0F10			2057	DC	XL16 FFU2U3U4U5U6U	0708 090A0B0C0D0E0F10'	v4	
00001D4	OUNDOO ODUEUFIU			2058					
				2059		VMAH, 2			
000031C0		00000100		2060+	DS	OFD * DF			
000031C0 000031C0	00003208	000031C0		2061+ 2062+T45	USI NG DC	*, K5 A(X45)	base for test data and address of test routine		
000031C0 000031C4	00003200 002D			2063+	DC	H' 45'	test number		
000031C6	00			2064+	DC	X' 00'			
000031C7	02			2065+	DC	HL1'2'	<u>m5</u>		
000031C8 000031D0	E5D4C1C8 40404040 0000324C			2066+ 2067+	DC DC	CL8' VMAH' A(RE45+16)	instruction name address of v2 source		
000031D0 000031D4	0000324C 0000325C			2068+	DC DC	A(RE45+10) A(RE45+32)	address of v2 source		
000031D8	0000326C			2069+	DC	A(RE45+48)	address of v4 source		
000031DC	00000010			2070+	DC	A(16)	result length		
000031E0 000031E8	0000323C 0000000 00000000			2071+REA45 2072+	DC DS	A(RE45) FD	result address		
000031E8 000031F0	0000000 0000000			2072+ 2073+V1045	DS DS	XL16	gap V1 output		
	0000000 00000000			70.0.1120					
00003200	00000000 00000000			2074+	DS	FD	gap		
00003208				2075+* 2076+X45	DS	OF			
00003208	E310 5010 0014		00000010	2070+A43 2077+	LGF	R1, V2ADDR	load v2 source		
0000320E	E761 0000 0806		00000000	2078+	VL	v22, 0(R1)	use v22 to test decoder		
00003214	E310 5014 0014		00000014	2079+	LGF	R1, V3ADDR	load v3 source		
0000321A 00003220	E771 0000 0806 E310 5018 0014		00000000 0000018	2080+ 2081+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source		
00003220	E781 0000 0806		00000018	2082+	VL	v24, 0(R1)	use v24 to test decoder		
0000322C	E766 7200 8FAB			2083+	VMAH	V22, V22, V23, V24, 2	test instruction (des		
00003232	E760 5030 080E		000031F0	2084+	VST	V22, V1045	save v1 output		
00003238 0000323C	07FB			2085+ 2086+RE45	BR DC	R11 OF	return xl16 expected result		
0000323C				2087+	DROP	R5	ATTO EXPECTED TESUIT		
0000323C	FFFFFFF 00000000			2088	DC		0000 0009131EFFF30110'	result	
00003244	0009131E FFF30110			0000	D.C.	VI 401 PP00000 40F004	0700 000 t 0 D 0 C 0 C 0 C 0 C 1 C 1	0	
0000324C 00003254	FF020304 05060708 090A0B0C F30E0F10			2089	DC	XL16' FF02030405060	0708 090A0B0CF30E0F10'	v2	
00003254 0000325C	00000000 00000001			2090	DC	XL16' 0000000000000	0001 0101010101010102'	v3	
00003264	01010101 01010102								
0000326C	FF020304 05060708			2091	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v4	
00003274	090A0B0C 0D0E0F10								

TOC	0. 7. 0 zvector- e7- 1	1 3					03 Apr 2025 15: 36: 47 Page 48
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00003360	000033BC			2143+REA47	DC	A(RE47)	result address
00003368	0000000 00000000			2144+	DS		
00003370	0000000 00000000			2145+V1047	DS	XL16	gap V1 output
00003378	0000000 00000000						•
00003380	0000000 00000000			2146+	DS	FD	gap
				2147+*			•
00003388				2148+X47	DS	OF	
00003388	E310 5010 0014		00000010	2149+	LGF	R1, V2ADDR	load v2 source
0000338E	E761 0000 0806		00000000	2150+	VL_	v22, O(R1)	use v22 to test decoder
00003394	E310 5014 0014		00000014	2151+	LGF	R1, V3ADDR	load v3 source
0000339A	E771 0000 0806		00000000	2152+	VL	v23, 0(R1)	use v23 to test decoder
000033A0	E310 5018 0014		00000018	2153+	LGF	R1, V4ADDR	load v4 source
000033A6	E781 0000 0806		0000000	2154+	VL	v24, 0(R1)	use v24 to test decoder
000033AC	E766 7000 8FAC		00003370	2155+ 2156+	VNALE	V22, V22, V23, V24, 0 V22, V1047	
000033B2 000033B8	E760 5030 080E 07FB		00003370	2157+	BR	R11	save v1 output return
000033BC	U/FB			2158+RE47	DC DC	OF	xl16 expected result
000033BC				2159+	DROP	R5	Alto expected result
000033BC	FE030001 0000002F			2160	DC		002F 000000300000002' result
000033C4	00000003 00000002			2100	DC	ALIO ILUGUOTOTO	Tesuit
000033CC	FF0000FF 00000029			2161	DC	XL16' FF0000FF00000	0029 00000038000000FA' v2
000033D4	00000038 000000FA						
000033DC	FF000001 00000029			2162	DC	XL16' FF00000100000	0029 00000038000000FA' v3
000033E4	00000038 000000FA						
000033EC	00020001 0000002F			2163	DC	XL16' 0002000100000	002F 000000300000002' v4
000033F4	00000003 00000002						
				2164	TAND D	VARIE O	
00000400				2165		VMALE, 0	
00003400							
00003400		00003400		2166+ 2167+	DS UST NG	OFD * D 5	hase for test data and test routine
	00003448	00003400		2167+	USING	*, R 5	base for test data and test routine
00003400	00003448 0030	00003400		2167+ 2168+T48	USI NG DC	*, R5 A(X48)	address of test routine
00003400 00003404	0030	00003400		2167+ 2168+T48 2169+	USING DC DC	*, R5 A(X48) H' 48'	
00003400 00003404 00003406		00003400		2167+ 2168+T48 2169+ 2170+	USI NG DC	*, R5 A(X48) H' 48' X' 00'	address of test routine
00003400 00003404 00003406 00003407	0030 00	00003400		2167+ 2168+T48 2169+	USING DC DC DC	*, R5 A(X48) H' 48'	address of test routine test number
00003400 00003404 00003406 00003407 00003408	0030 00 00	00003400		2167+ 2168+T48 2169+ 2170+ 2171+	USING DC DC DC DC	*, R5 A(X48) H' 48' X' 00' HL1' 0'	address of test routine test number m5
00003400 00003404 00003406 00003407 00003410 00003414	0030 00 00 E5D4C1D3 C5404040 0000348C 0000349C	00003400		2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+	USING DC DC DC DC DC DC DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32)	address of test routine test number m5 instruction name address of v2 source address of v3 source
00003400 00003404 00003406 00003407 00003410 00003414 00003418	0030 00 00 E5D4C1D3 C5404040 0000348C 0000349C 000034AC	00003400		2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+	USING DC DC DC DC DC DC DC DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source
00003400 00003404 00003406 00003407 00003410 00003414 00003418 0000341C	0030 00 00 E5D4C1D3 C5404040 0000348C 0000349C 000034AC 00000010	00003400		2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+	USING DC DC DC DC DC DC DC DC DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length
00003400 00003404 00003406 00003407 00003410 00003414 00003418 0000341C 00003420	0030 00 00 E5D4C1D3 C5404040 0000348C 0000349C 000034AC 00000010 0000347C	00003400		2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+ 2177+REA48	USING DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16) A(RE48)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address
00003400 00003404 00003406 00003407 00003410 00003414 00003416 00003420 00003428	0030 00 00 E5D4C1D3 C5404040 0000348C 0000349C 000034AC 00000010 0000347C 00000000 00000000	00003400		2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+ 2177+REA48 2178+	USING DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16) A(RE48)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address
00003400 00003404 00003406 00003407 00003410 00003414 00003418 0000341C 00003420 00003420	0030 00 00 E5D4C1D3 C5404040 0000348C 0000349C 000034AC 00000010 0000347C 00000000 00000000 00000000 00000000	00003400		2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+ 2177+REA48	USING DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16) A(RE48)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length
00003400 00003404 00003406 00003407 00003410 00003414 00003416 00003420 00003420 00003430 00003438	0030 00 00 E5D4C1D3 C5404040 0000348C 0000349C 000034AC 0000010 0000347C 00000000 00000000 00000000 00000000 00000000	00003400		2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+ 2177+REA48 2178+ 2179+V1048	USING DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16) A(RE48) FD XL16	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output
00003400 00003404 00003406 00003407 00003410 00003414 00003416 00003420 00003420 00003430 00003438	0030 00 00 E5D4C1D3 C5404040 0000348C 0000349C 000034AC 00000010 0000347C 00000000 00000000 00000000 00000000	00003400		2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+ 2177+REA48 2178+ 2179+V1048	USING DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16) A(RE48)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address
00003400 00003404 00003406 00003407 00003410 00003414 00003416 00003420 00003420 00003430 00003430	0030 00 00 E5D4C1D3 C5404040 0000348C 0000349C 000034AC 0000010 0000347C 00000000 00000000 00000000 00000000 00000000	00003400		2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+ 2177+REA48 2178+ 2179+V1048 2180+ 2180+ 2181+*	USI NG DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16) A(RE48) FD XL16 FD	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output
00003400 00003404 00003406 00003407 00003410 00003414 00003416 00003420 00003420 00003430 00003430 00003440	0030 00 00 E5D4C1D3 C5404040 0000348C 000034AC 00000010 0000347C 00000000 00000000 00000000 00000000 00000000	00003400	0000010	2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+ 2177+REA48 2178+ 2179+V1048 2180+ 2181+* 2182+X48	USING DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16) A(RE48) FD XL16 FD	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output
00003400 00003404 00003406 00003407 00003410 00003414 00003416 00003420 00003420 00003430 00003430 00003448 00003448	0030 00 00 E5D4C1D3 C5404040 0000348C 000034AC 00000010 0000347C 00000000 00000000 00000000 00000000 00000000	00003400	00000010 00000000	2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+ 2177+REA48 2178+ 2179+V1048 2180+ 2181+* 2182+X48 2183+	USING DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16) A(RE48) FD XL16 FD OF R1, V2ADDR	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source
00003400 00003404 00003406 00003407 00003410 00003414 00003416 00003420 00003420 00003430 00003430 00003448 00003448	0030 00 00 E5D4C1D3 C5404040 0000348C 000034AC 00000010 0000347C 00000000 00000000 00000000 00000000 00000000	00003400	00000010 00000000 00000014	2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+ 2177+REA48 2178+ 2179+V1048 2180+ 2181+* 2182+X48 2183+ 2184+	USING DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16) A(RE48) FD XL16 FD	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output
00003400 00003404 00003406 00003407 00003408 00003410 00003414 00003418 00003420 00003420 00003430 00003430 00003448 00003448 00003448 00003448	0030 00 00 E5D4C1D3 C5404040 0000348C 0000349C 000034AC 00000010 0000347C 00000000 00000000 00000000 00000000 00000000	00003400	00000000	2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+ 2177+REA48 2178+ 2179+V1048 2180+ 2181+* 2182+X48 2183+ 2184+ 2185+	USING DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16) A(RE48) FD XL16 FD OF R1, V2ADDR v22, O(R1)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder
00003400 00003404 00003406 00003407 00003410 00003414 00003418 0000341C 00003420 00003428 00003430 00003438 00003448 00003448 00003448 00003448 00003448	0030 00 00 E5D4C1D3 C5404040 0000348C 0000349C 000034AC 0000010 0000347C 00000000 00000000 00000000 00000000 000000	00003400	00000000 0000014	2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+ 2177+REA48 2178+ 2179+V1048 2180+ 2181+* 2182+X48 2183+ 2184+ 2185+ 2186+	USING DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16) A(RE48) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source
00003400 00003404 00003406 00003407 00003418 00003414 00003416 00003420 00003420 00003430 00003430 00003448 00003448 00003448 00003446 0000345A 00003466	0030 00 00 E5D4C1D3 C5404040 0000348C 0000349C 000034AC 00000010 0000347C 00000000 00000000 00000000 00000000 000000	00003400	00000000 00000014 00000000	2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+ 2177+REA48 2178+ 2180+ 2181+* 2182+X48 2183+ 2184+ 2185+ 2186+ 2187+ 2188+	USI NG DC LC DC LC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16) A(RE48) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder
00003400 00003404 00003406 00003407 00003418 00003414 00003416 00003420 00003420 00003430 00003430 00003448 00003448 00003448 00003446 00003466 00003466	0030 00 00 E5D4C1D3 C5404040 0000348C 0000349C 000034AC 00000010 0000347C 00000000 00000000 00000000 00000000 000000	00003400	0000000 0000014 0000000 0000018 00000000	2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+ 2177+REA48 2178+ 2180+ 2181+* 2182+X48 2183+ 2183+ 2184+ 2185+ 2186+ 2187+ 2188+ 2189+	USING DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16) A(RE48) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, O	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source)
00003410 00003414 00003418 0000341C 00003420 00003428 00003430 00003438 00003440 00003448 0000344E 00003454 0000345A 00003466 0000346C 00003472	0030 00 00 E5D4C1D3 C5404040 0000348C 0000349C 000034AC 0000010 0000347C 00000000 00000000 00000000 00000000 000000	00003400	0000000 0000014 0000000 0000018	2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+ 2177+REA48 2178+ 2179+V1048 2180+ 2181+* 2182+X48 2183+ 2184+ 2185+ 2186+ 2187+ 2188+ 2189+ 2190+	USING DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16) A(RE48) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, O V22, V1048	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source) save v1 output
00003400 00003404 00003406 00003407 00003418 00003414 00003416 00003420 00003420 00003430 00003438 00003448 00003448 00003448 00003454 00003466 00003466	0030 00 00 E5D4C1D3 C5404040 0000348C 0000349C 000034AC 00000010 0000347C 00000000 00000000 00000000 00000000 000000	00003400	0000000 0000014 0000000 0000018 00000000	2167+ 2168+T48 2169+ 2170+ 2171+ 2172+ 2173+ 2174+ 2175+ 2176+ 2177+REA48 2178+ 2180+ 2181+* 2182+X48 2183+ 2183+ 2184+ 2185+ 2186+ 2187+ 2188+ 2189+	USING DC	*, R5 A(X48) H' 48' X' 00' HL1' 0' CL8' VMALE' A(RE48+16) A(RE48+32) A(RE48+48) A(16) A(RE48) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, O	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source)

DC

HL1'0'

m5

2239+

00

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

use v22 to test decoder

use v23 to test decoder

load v3 source

VL

LGF

VL

0000368E

00003694

0000369A

E761 0000 0806

E310 5014 0014

E771 0000 0806

00000000

0000014

00000000

2287+

2288+

2289+

LOC	OBJECT CODE	ADDR1	ADDR2	STMI			_	-
	E310 5018 0014 E781 0000 0806		00000018 00000000	2290+ 2291+	LGF VL	R1, V4ADDR v24, 0(R1)	load v4 source use v24 to test decoder	
000036AC 000036B2 000036B8	E766 7100 8FAC E760 5030 080E 07FB		00003670	2292+ 2293+ 2294+	VMALE VST BR	V22, V22, V23, V24, 1 V22, V1051 R11	test instruction (de save v1 output return	st is a source)
000036BC 000036BC	0.12			2295+RE51 2296+	DC DROP	OF R5	xl16 expected result	
000036BC	FE010000 00000000			2297	DC		0000 00000000000000000	resul t
000036CC	00000000 00000000 FF000000 00000019 00000038 000000FA			2298	DC	XL16' FF00000000000	0019 00000038000000FA'	v2
000036DC	FF000000 00000019 00000038 000000FA			2299	DC	XL16' FF00000000000	0019 00000038000000FA'	v3
000036EC	0000000 00000000 00000000			2300	DC	XL16' 0000000000000	0000 00000000000000000	v4
000030F4	0000000 0000000			2301 2302		VMALE, 1		
00003700 00003700		00003700		2303+ 2304+	DS USING	0FD * R5	base for test data and	test routine
00003700		00000700		2305+T52	DC	A(X52)	address of test routine	
$00003704 \\ 00003706$				2306+ 2307+	DC DC	H' 52' X' 00'	test number	
00003707	01			2308+	DC	HL1' 1'	m5	
00003708 00003710	E5D4C1D3 C5404040			2309+ 2310+	DC DC	CL8' VMALE' A(RE52+16)	instruction name address of v2 source	
00003714	0000379C			2311+	DC	A(RE52+32)	address of v3 source	
00003718 0000371C				2312+ 2313+	DC DC	A(RE52+48) A(16)	address of v4 source result length	
00003710				2314+REA52	DC DC	A(RE52)	result address	
	00000000 00000000 0000000 00000000			2315+	DS DS	FD XL16	gap V1 output	
	0000000 0000000			2316+V1052	DЗ	ALIO	V1 output	
	00000000 00000000			2317+ 2318+*	DS	FD	gap	
00003748 00003748	E310 5010 0014		00000010	2319+X52 2320+	DS LGF	OF R1, V2ADDR	load v2 source	
0000374E	E761 0000 0806		00000000	2321+	VL	v22, 0(R1)	use v22 to test decoder	
	E310 5014 0014 E771 0000 0806		00000014 00000000	2322+	LGF	R1, V3ADDR	load v3 source	
	E310 5018 0014		0000000	2323+ 2324+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source	
00003766	E781 0000 0806		0000000	2325+	VL	v24, 0(R1)	use v24 to test decoder	
	E766 7100 8FAC E760 5030 080E		00003730	2326+ 2327+	VMALE VST	V22, V22, V23, V24, 1		st is a source)
	07FB		00003730	2328+	BR	V22, V1052 R11	save v1 output return	
0000377C				2329+RE52	DC	OF	xl16 expected result	
0000377C 0000377C	FE030001 0000002F			2330+ 2331	DROP DC	R5	002F 0000000300000002'	resul t
00003776	00000003 0000002F			ωJJI	DC	VEIA LEASAAAIAAAA	UUAT UUUUUUUUUU	1 esui t
0000378C	FF0000FF 00000029 00000038 000000FA			2332	DC	XL16' FF0000FF00000	0029 00000038000000FA'	v2
0000379C	FF000001 00000029			2333	DC	XL16' FF00000100000	0029 00000038000000FA'	v3
000037AC	00000038 000000FA 00020001 0000002F 00000003 00000002			2334	DC	XL16' 0002000100000	002F 0000000300000002'	v4
00003/ D 4	00000000			2335 2336	VRR_D	VMALE, 1		

	U. /. U zvector-e/-	1 3		CITY III			03 Apr 2025 15: 36: 47 Page	52
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00003700		00002760		2337+	DS	OFD * DE	has for test data and test neutine	
000037C0 000037C0	00003808	000037C0		2338+ 2339+T53	USI NG DC		base for test data and test routine address of test routine	
000037C0 000037C4	0035			2340+	DC DC	A(X53) H' 53'	test number	
000037C4	00			2341+	DC	X' 00'	test number	
000037C7	01			2342+	DC	HL1' 1'	m5	
000037C8	E5D4C1D3 C5404040			2343+	DC	CL8' VMALE'	instruction name	
000037D0	0000384C			2344+	DC	A(RE53+16)	address of v2 source	
000037D4	0000385C			2345+	DC	A(RE53+32)	address of v3 source	
000037D8	0000386C			2346+	DC	A(RE53+48)	address of v4 source	
000037DC	0000010			2347+	DC	A(16)	result length	
000037E0	0000383C			2348+REA53	DC	A(RE53)	result address	
000037E8	00000000 00000000			2349+	DS	FD	gap V1 output	
000037F0	00000000 00000000			2350+V1053	DS	XL16	VI output	
000037F8	00000000 00000000			9951.	DC	ED	don	
00003800	00000000 00000000			2351+ 2352+*	DS	FD	gap	
00003808				2353+X53	DS	0F		
00003808	E310 5010 0014		00000010	2354+	LGF	R1, V2ADDR	load v2 source	
000380E	E761 0000 0806		00000010	2355+	VL	v22, O(R1)	use v22 to test decoder	
00003814	E310 5014 0014		00000014	2356+	ĹĠF	R1, V3ADDR	load v3 source	
0000381A	E771 0000 0806		00000000	2357+	VL	v23, 0(R1)	use v23 to test decoder	
0003820	E310 5018 0014		0000018	2358+	LGF	R1, V4ÀDDR	load v4 source	
00003826	E781 0000 0806		00000000	2359+	VL	v24, 0(R1)	use v24 to test decoder	
0000382C	E766 7100 8FAC			2360+	VMALE	V22, V22, V23, V24, 1		
00003832	E760 5030 080E		000037F0	2361+	VST	V22, V1053	save v1 output	
00003838	07FB			2362+	BR	R11	return	
0000383C 0000383C				2363+RE53	DC DROP	OF R5	xl16 expected result	
0000383C	FD06FF08 051F432C			2364+ 2365	DC		432C 095BBF700DB87BD4' result	
00003834	095BBF70 0DB87BD4			2000	ЪС	ALIO POOPPOSOSIF	432C U33DDF7UUDDO7DD4 TESUIC	
0000384C	FF020304 05060708			2366	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v2	
00003854	090A0B0C 0D0E0F10			2000			V. 00 000:102002020202	
0000385C	FF020304 05060708			2367	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v3	
00003864	O9OAOBOC ODOEOF1O							
0000386C	FF020304 05060708			2368	DC	XL16' FF0203040506	0708	
00003874	O9OAOBOC ODOEOF1O							
				2369	LIDD D			
0000000				2370		VMALE, 1		
0003880		0000000		2371+ 2372+	DS	OFD * DE	hase for test data and test routing	
00003880	000038C8	00003880		2372+ 2373+T54	USI NG DC	A(X54)	base for test data and test routine address of test routine	
0003884	0036			2374+	DC DC	H' 54'	test number	
0003886	0030			2375+	DC	X' 00'	COSC HUMBOT	
0003887	01			2376+	DC	HL1' 1'	m5	
00003888	E5D4C1D3 C5404040			2377+	DC	CL8' VMALE'	instruction name	
00003890	0000390C			2378+	DC	A(RE54+16)	address of v2 source	
00003894	0000391C			2379+	DC	A(RE54+32)	address of v3 source	
00003898	0000392C			2380+	DC	A(RE54+48)	address of v4 source	
0000389C	00000010			2381+	DC	A(16)	result length	
00038A0	000038FC			2382+REA54	DC	A(RE54)	result address	
000038A8	00000000 00000000			2383+	DS	FD VI 16	gap V1 output	
00038B0	00000000 00000000			2384+V1054	DS	XL16	vi output	
000038B8 000038C0	00000000 00000000 0000000 00000000			2385+	DS	FD	dan	
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				2386+*	שט	10	gap	
				~UUU				

ASMA Ver.	0. 7. 0 zvector- e7- 1	0-multiply	Add				03 Apr 2025	15: 36: 47	Page	53
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000038DA 000038E0	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E310 5018 0014		00000010 00000000 00000014 00000000 00000018	2387+X54 2388+ 2389+ 2390+ 2391+ 2392+	DS LGF VL LGF VL LGF	OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR	load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source			
000038EC	E781 0000 0806 E766 7100 8FAC		00000000	2393+ 2394+		v24, 0(R1) V22, V22, V23, V24, 1			urce)	
000038F2 000038F8 000038FC 000038FC	E760 5030 080E 07FB		000038B0	2395+ 2396+ 2397+RE54	VST BR DC DROP	V22, V1054 R11 OF R5	save v1 output return xl16 expected result			
000038FC 00003904	FD060006 0510221A 092E603E 0D5CBE72			2398+ 2399	DC		221A 092E603E0D5CBE72'	resul t		
0000390C 00003914	FF020304 05060708 090A0B0C 0D0E0F10			2400	DC		0708 090A0B0C0D0E0F10'	$\mathbf{v2}$		
00003924				2401 2402	DC DC		0304 0405050606070708' 0708 090A0B0C0D0E0F10'	v3		
00003924	090A0B0C 0D0E0F10			2402	DC	AL10 FFU2U3U4U3U0	U7U8 U9UAUBUCUDUEUFIU	v4		
00003940				2404 2405+	DS _	VMALE, 1 OFD				
00003940 00003940 00003944	00003988 0037	00003940		2406+ 2407+T55 2408+	USI NG DC DC	A(X55) H' 55'	base for test data and address of test routine test number		ne	
00003946 00003947 00003948	00 01 E5D4C1D3 C5404040			2409+ 2410+ 2411+	DC DC DC	X' 00' HL1' 1' CL8' VMALE'	m5 instruction name			
00003950 00003954 00003958	000039CC 000039DC 000039EC			2412+ 2413+ 2414+	DC DC DC	A(RE55+16) A(RE55+32) A(RE55+48)	address of v2 source address of v3 source address of v4 source			
0000395C 00003960 00003968	00000010 000039BC 00000000 00000000			2415+ 2416+REA55 2417+	DC DC DS	A(16) A(RE55) FD	result length result address gap V1 output			
00003970 00003978 00003980	00000000 00000000 00000000 00000000 000000			2418+V1055 2419+	DS DS	XL16 FD				
00003980				2420+* 2421+X55	DS	0F	gap			
00003988 0000398E	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	2422+ 2423+ 2424+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source			
0000399A 000039A0 000039A6	E771 0000 0806 E310 5018 0014 E781 0000 0806		00000000 00000018 00000000	2425+ 2426+ 2427+	VL LGF VL	v23, 0(R1) R1, V4ADDR v24, 0(R1)	use v23 to test decoder load v4 source use v24 to test decoder			
000039AC 000039B2 000039B8 000039BC	E766 7100 8FAC E760 5030 080E 07FB		00003970	2428+ 2429+ 2430+ 2431+RE55	VST BR	V22, V22, V23, V24, 1 V22, V1055 R11 OF	save v1 output return	st is a so	urce)	
000039BC 000039BC 000039C4	FD050104 05060708 09131E16 0D1B2A1E			2431+RE55 2432+ 2433	DC DROP DC	R5	xl16 expected result 0708 09131E160D1B2A1E'	result		
	FF020304 05060708 090A0B0C 0D0E0F10			2434	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2		
	FF000000 00000001			2435	DC	XL16' FF00000000000	0001 0101010101010102'	$\mathbf{v3}$		

ASWA Ver.	0. 7. 0 zvector- e7- 1	10-multiply	Add				03 Apr 2025 15: 36: 47 Page 55
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003AE0	00003B3C			2485+REA57	DC	A(RE57)	result address
00003AE8	0000000 00000000			2486+	DS	FĎ	
00003AF0	0000000 00000000			2487+V1057	DS	XL16	gap V1 output
00003AF8	0000000 00000000						•
00003B00	00000000 00000000			2488+	DS	FD	gap
00000000				2489+*	D.C.	0.77	
00003B08	E210 5010 0014		00000010	2490+X57	DS	OF	110
00003B08 00003B0E	E310 5010 0014 E761 0000 0806		00000010 00000000	2491+ 2492+	LGF	R1, V2ADDR	load v2 source use v22 to test decoder
00003B0E	E310 5014 0014		0000000	2492+ 2493+	VL LGF	v22, 0(R1) R1, V3ADDR	load v3 source
00003B1A	E771 0000 0806		00000014	2494+	VL	v23, 0(R1)	use v23 to test decoder
00003B20	E310 5018 0014		00000018	2495+	LGF	R1, V4ADDR	load v4 source
00003B26	E781 0000 0806		00000000	2496+	VL	v24, 0(R1)	use v24 to test decoder
00003B2C	E766 7200 8FAC			2497+	VMALE	V22, V22, V23, V24, 2	
00003B32	E760 5030 080E		00003AF0	2498+	VST	V22, V1057	save v1 output
00003B38	07FB			2499+	BR	R11	return
00003B3C				2500+RE57	DC	OF Dr	xl16 expected result
00003B3C 00003B3C	FE030100 0000012E			2501+	DROP DC	R5	012E 000000300000C42' result
00003B3C	00000003 00000C42			2502	DC	ALIO FEUSUTUUUUUU	UIZE UUUUUUSUUUUC4Z PESUIT
00003B4C	FF0000FF 00000029			2503	DC	XI.16' FF0000FF0000	0029 00000038000000FA' v2
00003B54	00000038 000000FA			2000	DC	ALIO II OOOOII OOOO	0020 000000000001/1 V2
00003B5C	FF000001 00000029			2504	DC	XL16' FF00000100000	0029 00000038000000FA' v3
00003B64	00000038 000000FA						
00003B6C	00020001 0000002F			2505	DC	XL16' 0002000100000	002F 000000300000002' v4
00003B74	00000003 00000002						
				2506			
				2506 2507	VRR D	VMAIF 2	
00003B80				2507		VMALE, 2 OFD	
00003B80 00003B80		00003B80			VRR_D DS USING	OFD	base for test data and test routine
00003B80 00003B80	00003BC8	00003B80		2507 2508+ 2509+ 2510+T58	DS USING DC	0FD *, R5 A(X58)	address of test routine
00003B80 00003B80 00003B84	003A	00003B80		2507 2508+ 2509+ 2510+T58 2511+	DS USING DC DC	OFD *, R5 A(X58) H' 58'	
00003B80 00003B80 00003B84 00003B86	003A 00	00003B80		2507 2508+ 2509+ 2510+T58 2511+ 2512+	DS USING DC DC DC	OFD *, R5 A(X58) H' 58' X' 00'	address of test routine test number
00003B80 00003B80 00003B84 00003B86 00003B87	003A 00 02	00003B80		2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+	DS USING DC DC DC DC	OFD *, R5 A(X58) H' 58' X' 00' HL1' 2'	address of test routine test number m5
00003B80 00003B80 00003B84 00003B86 00003B87 00003B88	003A 00 02 E5D4C1D3 C5404040	00003В80		2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+	DS USING DC DC DC DC DC DC	0FD *, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE'	address of test routine test number m5 instruction name
00003B80 00003B80 00003B84 00003B86 00003B87	003A 00 02 E5D4C1D3 C5404040 00003C0C	00003B80		2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+	DS USING DC DC DC DC DC DC DC	0FD *, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16)	address of test routine test number m5
00003B80 00003B84 00003B86 00003B87 00003B88 00003B90 00003B94 00003B98	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C	00003B80		2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+	DS USING DC DC DC DC DC DC DC DC DC	0FD *, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source
00003B80 00003B84 00003B86 00003B87 00003B88 00003B90 00003B94 00003B98	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C 00000010	00003B80		2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+ 2518+	DS USING DC	0FD *, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48) A(16)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length
00003B80 00003B84 00003B86 00003B87 00003B88 00003B90 00003B94 00003B98 00003B9C	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C 00000010 00003BFC	00003B80		2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+ 2518+ 2519+REA58	DS USING DC	0FD *, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48) A(16) A(RE58)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address
00003B80 00003B84 00003B86 00003B87 00003B88 00003B90 00003B94 00003B9C 00003BA0 00003BA8	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C 00000010 00003BFC 00000000 00000000	00003B80		2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+ 2518+ 2519+REA58 2520+	DS USING DC	0FD *, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48) A(16) A(RE58) FD	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address
00003B80 00003B84 00003B86 00003B87 00003B88 00003B90 00003B94 00003B98 00003B9C 00003BA0 00003BA0	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C 00000010 00003BFC 00000000 00000000 00000000 00000000	00003B80		2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+ 2518+ 2519+REA58	DS USING DC	0FD *, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48) A(16) A(RE58)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length
00003B80 00003B84 00003B86 00003B87 00003B88 00003B90 00003B94 00003B9C 00003BA0 00003BA8 00003BB0 00003BB0	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C 00000010 00003BFC 00000000 00000000 00000000 00000000 00000000	00003B80		2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+ 2518+ 2519+REA58 2520+ 2521+V1058	DS USING DC	*, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48) A(16) A(RE58) FD XL16	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output
00003B80 00003B84 00003B86 00003B87 00003B88 00003B90 00003B94 00003B98 00003B9C 00003BA0 00003BA0	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C 00000010 00003BFC 00000000 00000000 00000000 00000000	00003B80		2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+ 2518+ 2519+REA58 2520+	DS USING DC	*, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48) A(16) A(RE58) FD XL16 FD	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address
00003B80 00003B84 00003B84 00003B86 00003B87 00003B90 00003B94 00003B98 00003B9C 00003BA0 00003BA0 00003BB0 00003BB0 00003BC0	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C 00000010 00003BFC 00000000 00000000 00000000 00000000 00000000	00003B80		2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+ 2518+ 2519+REA58 2520+ 2521+V1058 2522+ 2523+* 2524+X58	DS USING DC	0FD *, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48) A(16) A(RE58) FD XL16 FD OF	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap
00003B80 00003B84 00003B84 00003B86 00003B87 00003B90 00003B94 00003B9C 00003BA0 00003BA0 00003BB0 00003BB0 00003BC0	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C 00000010 00003BFC 00000000 00000000 00000000 00000000 00000000	00003B80	00000010	2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+ 2518+ 2519+REA58 2520+ 2521+V1058 2522+ 2523+* 2524+X58 2525+	DS USING DC	0FD *, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source
00003B80 00003B84 00003B86 00003B87 00003B88 00003B90 00003B94 00003B9C 00003B9C 00003BA0 00003BA0 00003BB0 00003BB0 00003BC0	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C 00000010 00003BFC 00000000 00000000 00000000 00000000 00000000	00003B80	00000000	2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+ 2518+ 2519+REA58 2520+ 2521+V1058 2522+ 2523+* 2524+X58 2525+ 2526+	DS USING DC	0FD *, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR v22, O(R1)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder
00003B80 00003B84 00003B86 00003B87 00003B90 00003B94 00003B98 00003B9C 00003BA0 00003BA0 00003BB0 00003BB0 00003BC0	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C 00000010 00003BFC 00000000 00000000 00000000 00000000 00000000	00003B80	00000000 0000014	2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+ 2518+ 2519+REA58 2520+ 2521+V1058 2522+ 2523+* 2524+X58 2526+ 2527+	DS USING DC	*, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source
00003B80 00003B84 00003B84 00003B86 00003B87 00003B90 00003B94 00003B98 00003B9C 00003BA0 00003BB0 00003BB0 00003BC0 00003BC8 00003BC8 00003BCE 00003BD4 00003BDA	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C 00000010 00003BFC 00000000 00000000 00000000 00000000 00000000	00003B80	00000000 00000014 00000000	2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+ 2518+ 2519+REA58 2520+ 2521+V1058 2522+ 2523+* 2524+X58 2525+ 2526+ 2527+ 2528+	DS USING DC	ofd *, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder
00003B80 00003B84 00003B86 00003B87 00003B90 00003B94 00003B98 00003B9C 00003BA0 00003BA0 00003BB0 00003BB0 00003BC0	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C 00000010 00003BFC 00000000 00000000 00000000 00000000 000000	00003B80	00000000 0000014	2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+ 2518+ 2519+REA58 2520+ 2521+V1058 2522+ 2523+* 2524+X58 2526+ 2527+	DS USING DC	*, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source
00003B80 00003B84 00003B86 00003B87 00003B88 00003B90 00003B94 00003B9C 00003BA0 00003BA0 00003BB0 00003BB0 00003BC0 00003BC8 00003BC8 00003BC8 00003BC8 00003BC8 00003BC6 00003BDA 00003BE0 00003BE0	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C 00000010 00003BFC 00000000 00000000 00000000 00000000 000000	00003B80	0000000 0000014 0000000 0000018 00000000	2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+ 2518+ 2519+REA58 2520+ 2521+V1058 2522+ 2523+* 2524+X58 2525+ 2526+ 2527+ 2528+ 2529+ 2530+ 2531+	DS USING DC	0FD *, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 2	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder
00003B80 00003B84 00003B86 00003B87 00003B88 00003B90 00003B94 00003B9C 00003B9C 00003BA0 00003BA0 00003BB0 00003BC0 00003BC8 00003BC8 00003BCE 00003BCE 00003BCE 00003BCE 00003BCE 00003BCE 00003BCO	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C 00000010 00003BFC 00000000 00000000 00000000 00000000 000000	00003B80	0000000 0000014 0000000 0000018	2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+ 2518+ 2519+REA58 2520+ 2521+V1058 2522+ 2523+* 2524+X58 2525+ 2526+ 2527+ 2528+ 2529+ 2531+ 2532+	DS USING DC	0FD *, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48) A(16) A(RE58) FD XL16 FD 0F R1, V2ADDR v22, 0(R1) R1, V3ADDR v23, 0(R1) R1, V4ADDR v24, 0(R1) V22, V22, V23, V24, 2 V22, V1058	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source) save v1 output
00003B80 00003B84 00003B86 00003B87 00003B88 00003B90 00003B94 00003B9C 00003BA0 00003BA0 00003BB0 00003BB0 00003BC0 00003BC8 00003BC8 00003BC8 00003BC8 00003BC8 00003BC6 00003BDA 00003BE0 00003BE0	003A 00 02 E5D4C1D3 C5404040 00003C0C 00003C1C 00003C2C 00000010 00003BFC 00000000 00000000 00000000 00000000 000000	00003B80	0000000 0000014 0000000 0000018 00000000	2507 2508+ 2509+ 2510+T58 2511+ 2512+ 2513+ 2514+ 2515+ 2516+ 2517+ 2518+ 2519+REA58 2520+ 2521+V1058 2522+ 2523+* 2524+X58 2525+ 2526+ 2527+ 2528+ 2529+ 2530+ 2531+	DS USING DC	0FD *, R5 A(X58) H' 58' X' 00' HL1' 2' CL8' VMALE' A(RE58+16) A(RE58+32) A(RE58+48) A(16) A(RE58) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 2	address of test routine test number m5 instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder test instruction (dest is a source)

DC

DC

DC

H' 60'

X' 00'

HL1'2'

test number

m5

2579+

2580+

2581 +

00003D04

00003D06

00003D07

003C

00

ASMA Ver.	0. 7. 0 zvector-e7-1	0- mul ti pl y	Add				03 Apr 2025 15: 36: 47 Page 57
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00003D08 00003D10	E5D4C1D3 C5404040 00003D8C			2582+ 2583+	DC DC	CL8' VMALE' A(RE60+16)	instruction name address of v2 source
00003D14	00003D9C			2584+	DC	A(RE60+32)	address of v3 source
00003D18 00003D1C	00003DAC 00000010			2585+ 2586+	DC DC	A(RE60+48) A(16)	address of v4 source result length
00003D1C	0000010 00003D7C			2587+REA60	DC	A(RE60)	result address
00003D28	00000000 00000000			2588+	DS	FD	gap V1 output
00003D30 00003D38	00000000 00000000 0000000 00000000			2589+V1060	DS	XL16	V1 output
00003D30 00003D40	00000000 00000000			2590+ 2591+*	DS	FD	gap
00003D48	E010 7010 0014		00000010	2592+X60	DS	OF	1 - 1 -0
00003D48 00003D4E	E310 5010 0014 E761 0000 0806		00000010 00000000	2593+ 2594+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
00003D54	E310 5014 0014		00000014	2595+	ĹĠF	R1, V3ADDR	load v3 source
00003D5A	E771 0000 0806		0000000	2596+	VL	v23, 0(R1)	use v23 to test decoder
00003D60 00003D66	E310 5018 0014 E781 0000 0806		00000018 00000000	2597+ 2598+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder
00003D6C	E766 7200 8FAC		0000000	2599+		V21, U(R1) V22, V22, V23, V24, 2	
00003D72	E760 5030 080E		00003D30	2600+	VST	V22, V1060	save v1 output
00003D78 00003D7C	07FB			2601+ 2602+ R E60	BR DC	R11 0F	return xl16 expected result
00003D7C				2603+	DROP	R5	•
00003D7C	FD050405 01060708			2604	DC	XL16' FD0504050106	0708 09131E2A372F261C' result
00003D84 00003D8C	09131E2A 372F261C FF020304 05060708			2605	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10' v2
00003D94 00003D9C	090A0B0C 0D0E0F10 FF000000 00000001			2606	DC		0001 0101010101010102' v3
00003DA4	01010101 01010102						
00003DAC 00003DB4	FF020304 05060708 090A0B0C 0D0E0F10			2607	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10' v4
				2608 2609 *			
					- Ve	ctor Multiply and	Add Logi cal Odd
				2612 * Byte			
00003DC0				2613 2614+	VRR_D DS	VMALO, O OFD	
00003DC0		00003DC0		2615+	USING		base for test data and test routine
00003DC0	00003E08			2616+T61	DC	A(X61)	address of test routine
00003DC4 00003DC6	003D 00			2617+ 2618+	DC DC	H' 61' X' 00'	test number
00003DC7	00			2619+	DC	HL1' 0'	mб
00003DC8	E5D4C1D3 D6404040			2620+	DC	CL8' VMALO'	instruction name
00003DD0 00003DD4	00003E4C 00003E5C			2621+ 2622+	DC DC	A(RE61+16) A(RE61+32)	address of v2 source address of v3 source
00003DD8	00003E6C			2623+	DC	A(RE61+48)	address of v4 source
00003DDC 00003DE0	00000010 00003E3C			2624+ 2625+REA61	DC DC	A(16) A(RE61)	result length result address
00003DE0	0000000 00000000			2626+	DS DS	FD	
00003DF0	0000000 00000000			2627+V1061	DS	XL16	gap V1 output
00003DF8 00003E00	00000000 00000000 0000000 00000000			2628+	DS	FD	gan
OUUUEUU				2629+*	<i>D</i> .5		gap
00003E08 00003E08	E310 5010 0014		00000010	2630+X61 2631+	DS LGF	OF R1, V2ADDR	load v2 source

ASMA Ver.	0. 7. 0 zv	ector- e7- 1	0-multiply	Add				03 Apr 2025	15: 36: 47	Page	58
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI						
00003E0E	E761 0000			00000000	2632+	VL		use v22 to test decoder			
00003E14	E310 5014			00000014	2633+	LGF		load v3 source			
00003E1A	E771 0000			0000000	2634+	VL LCE		use v23 to test decoder			
00003E20 00003E26	E310 5018 E781 0000			00000018 00000000	2635+ 2636+	LGF VL	,	load v4 source use v24 to test decoder			
00003E2C	E766 7000			0000000	2637+		V22, V22, V23, V24, 0	test instruction (des	st is a sou	rce)	
00003E32	E760 5030			00003DF0	2638+	VST	V22, V1061	save v1 output		100)	
00003E38	07FB				2639+	BR	R11	return			
00003E3C					2640+RE61	DC	OF	xl16 expected result			
00003E3C	0000000	00000071			2641+	DROP	R5	0001 000000000000000000000000000000000			
00003E3C	00000000				2642	DC	XL16, 00000000000000	0271 00000C400000F424'	result		
00003E44 00003E4C	00000C40 (FF000000 (2643	DC	VI 16' FEOOOOOOOOO	0019 00000038000000FA'	$\mathbf{v2}$		
00003E4C					2013	ЪС	ALIO TTOUUUUUUU	015 00000030000001A	V ≈		
00003E5C					2644	DC	XL16' FF00000000000	019 00000038000000FA'	v3		
00003E64	00000038	00000FA									
00003E6C	00000000				2645	DC	XL16' 00000000000000	000 00000000000000000	$\mathbf{v4}$		
00003E74	00000000	00000000			0040						
					2646 2647	V/DD N	VMALO, O				
00003E80					2648+	DS	OFD				
00003E80			00003E80		2649+	USING		base for test data and	test routin	e	
00003E80	00003EC8		00000200		2650+T62	DC		address of test routine			
00003E84	003E				2651+	DC	H' 62'	test number			
00003E86	00				2652+	DC	X' 00'	_			
00003E87	00 E5D4C1D0	DC 40 40 40			2653+	DC		m5			
00003E88 00003E90	E5D4C1D3 1 00003F0C	D64U4U4U			2654+ 2655+	DC DC		instruction name address of v2 source			
00003E90 00003E94	00003F0C 00003F1C				2656+	DC DC		address of v3 source			
00003E98	00003F2C				2657+	DC		address of v4 source			
00003E9C	00000010				2658+	DC		result length			
00003EA0	00003EFC				2659+REA62	DC		result address			
00003EA8	00000000				2660+	DS	FD	gap V1 output			
00003EB0	00000000				2661+V1062	DS	XL16	VI output			
00003EB8 00003EC0	00000000				2662+	DS	FD	dan			
OOOOSECO		0000000			2663+*	טט	T.D	gap			
00003EC8					2664+X62	DS	0F				
00003EC8	E310 5010			0000010	2665+	LGF	R1, V2ADDR	load v2 source			
00003ECE	E761 0000			00000000	2666+	VL		use v22 to test decoder			
00003ED4	E310 5014			00000014	2667+	LGF	,	load v3 source			
00003EDA 00003EE0	E771 0000 E310 5018			00000000 00000018	2668+ 2669+	VL LGF		use v23 to test decoder load v4 source			
00003EE0	E310 3018 E781 0000			00000018	2670+	VL		use v24 to test decoder			
00003EE0	E766 7000			3000000	2671+		V24, U(R1) V22, V22, V23, V24, 0			rce)	
00003EF2	E760 5030			00003EB0	2672+	VST	V22, V1062	save v1 output		/	
00003EF8	07FB				2673+	BR	R11	return			
00003EFC					2674+RE62	DC		xl16 expected result			
00003EFC	00020100	00000660			2675+ 2676	DROP	R5	ACCO DODOCASOODEASE	magul +		
00003EFC 00003F04	00020100 00000C43				2676	DC	VIIO OOOYOIOOOOO	06C0 00000C430000F426'	resul t		
00003F0C	FF0000FF				2677	DC	XL16' FF0000FF00000	0029 00000038000000FA'	$\mathbf{v2}$		
00003F14	00000038				~ ~··	2.0			•		
00003F1C	FF000001	00000029			2678	DC	XL16' FF00000100000	0029 00000038000000FA'	v3		
00003F24	00000038	00000FA			0070			000E 000000000000000000000000000000000			

DC

XL16' 000200010000002F 0000000300000002'

2679

00003F2C 00020001 0000002F

	0. 7. 0 zvector- e7-1	1 0		CITI III			03 Apr 2025 15: 36: 47 Page 60
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00004038	00000000 00000000						
0004040	00000000 00000000			2730+	DS	FD	gap
004040				2731+*	DC	OF	
0004048 0004048	E310 5010 0014		00000010	2732+X64 2733+	DS LGF	OF R1, V2ADDR	load v2 source
004048 00404E	E761 0000 0806		00000010	2734+	VL	v22, 0(R1)	use v22 to test decoder
004054	E310 5014 0014		00000014	2735+	LGF	R1, V3ADDR	load v3 source
00405A	E771 0000 0806		00000000	2736+	VL	v23, 0(R1)	use v23 to test decoder
0004060	E310 5018 0014		00000018	2737+	LGF	R1, V4ADDR	load v4 source
0004066	E781 0000 0806		0000000	2738+	VL	v24, 0(R1)	use v24 to test decoder
000406C 0004072	E766 7000 8FAD E760 5030 080E		00004030	2739+ 2740+	VMALU	V22, V22, V23, V24, 0 V22, V1064	
0004072	07FB		00004030	2740+ 2741+	BR	R11	save v1 output return
000407C	0112			2742+RE64	DC	0F	xl16 expected result
00407C				2743+	DROP	R5	F 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1
000407C	FF04030C 05180728			2744	DC	XL16' FF04030C05180	0728 093C0B540D700F90' result
0004084	093C0B54 0D700F90			0747	D.C.	VI 101 FF00000 40700	0700 0004000000000000000000000000000000
000408C 0004094	FF020304 05060708 090A0B0C 0D0E0F10			2745	DC	XL16 FF02030405060	0708 090A0B0C0D0E0F10' v2
0004094 000409C	FF010102 02030304			2746	DC	XI.16' FF01010202030	0304 0405050606070708' v3
00040A4	04050506 06070708			2710	DC	ALIO II OI OI OZOZOO	0001 010000000000000000000000000000000
00040AC	FF020304 05060708			2747	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10' v4
00040B4	O9OAOBOC ODOEOF1O						
				2748	wan n	VIMATO O	
0040C0				2749 2750+	VKK_D DS	VMALO, O OFD	
0040C0		000040C0		2751+	USING		base for test data and test routine
00040C0	00004108			2752+T65	DC	A(X65)	address of test routine
0040C4	0041			2753+	DC	H' 65'	test number
00040C6	00			2754+	DC	X' 00'	P
00040C7 00040C8	00 E5D4C1D3 D6404040			2755+ 2756+	DC DC	HL1'0' CL8'VMAL0'	m5 instruction name
0040C8	0000414C			2757+	DC	A(RE65+16)	address of v2 source
0040D4	0000415C			2758+	DC	A(RE65+32)	address of v3 source
00040D8	0000416C			2759+	DC	A(RE65+48)	address of v4 source
00040DC	00000010			2760+	DC	A(16)	result length
0040E0	0000413C			2761+REA65	DC	A(RE65)	result address
0040E8 0040F0	00000000 00000000 0000000 00000000			2762+ 2763+V1065	DS DS	FD XL16	gap V1 output
0040F8	0000000 0000000			2703+V1003	טט	ALIU	vi oucpuc
0004100	0000000 00000000			2764+	DS	FD	gap
				2765+*			•
0004108	F010 7010 0011		00000010	2766+X65	DS	OF	
0004108 000410E	E310 5010 0014		00000010 00000000	2767+	LGF	R1, V2ADDR	load v2 source
000410E 0004114	E761 0000 0806 E310 5014 0014		0000000	2768+ 2769+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source
004114 000411A	E771 0000 0806		00000014		VL	v23, 0(R1)	use v23 to test decoder
0004120	E310 5018 0014		00000018	2771+	ĹĠF	R1, V4ADDR	load v4 source
0004126	E781 0000 0806		00000000	2772+	VL	v24, 0(R1)	use v24 to test decoder
000412C	E766 7000 8FAD		00004070	2773+		V22, V22, V23, V24, 0	
0004132	E760 5030 080E		000040F0	2774+	VST PD	V22, V1065	save v1 output
0004138 000413C	07FB			2775+ 2776+ RE 65	BR DC	R11 OF	return xl16 expected result
000413C				2770+ REO 3	DROP	R5	Allo expected result
000413C	FF020304 05060710			2778	DC		0710 09140B180D1C0F30' result
	001/0R18 0D1C0F30						=

00004144 09140B18 0D1C0F30

	0. 7. 0 zvector- e7- 1	1 0		CONTRACT			03 Apr 2025	15: 36: 47	Page	61
LOC	OBJECT CODE	ADDR1	ADDR2	STMI	D.C.	W 401 TT00000 40 F000				
000414C 0004154	FF020304 05060708 090A0B0C 0D0E0F10			2779	DC	XL16' FF02030405060	708 090A0B0C0D0E0F10'	v2		
	FF000000 00000001 01010101 01010102			2780	DC	XL16' FF00000000000	001 0101010101010102'	v3		
000416C	FF020304 05060708			2781	DC	XL16' FF02030405060	708 090A0B0C0D0E0F10'	v4		
0004174	O9OAOBOC ODOEOF10			2782 2783 * Hal fwo	rd					
0004180				2784 2785+	VRR_D DS	VMALO, 1 OFD				
0004180		00004180		2786 +	USING	*, R5	base for test data and	test routi	ne	
0004180	000041C8			2787+T66	DC		address of test routine			
0004184 0004186	0042 00			2788+ 2789+	DC DC	H' 66' X' 00'	test number			
0004187	01			2790+	DC	HL1' 1'	m5			
0004188	E5D4C1D3 D6404040			2791+	DC		instruction name			
0004190 0004194	0000420C 0000421C			2792+ 2793+	DC DC		address of v2 source address of v3 source			
0004194	0000421C 0000422C			2794+	DC DC		address of v4 source			
000419C	0000010			2795+	DC	A(16)	result length			
00041A0	000041FC			2796+REA66	DC	` '	result address			
00041A8 00041B0	00000000 00000000 0000000 00000000			2797+ 2798+V1066	DS DS	FD XL16	gap V1 output			
00041B0 00041B8	0000000 0000000			2730+V1000	טט	ALIU	vi output			
00041C0	00000000 00000000			2799+ 2800+*	DS		gap			
00041C8 00041C8	E310 5010 0014		00000010	2801+X66 2802+	DS LGF	OF R1, V2ADDR	load v2 source			
00041C8 00041CE	E761 0000 0806		00000010	2803+	LGF VL		use v22 to test decoder			
00041D4	E310 5014 0014		00000014	2804+	LGF		load v3 source			
00041DA	E771 0000 0806		00000000	2805+	VL		use v23 to test decoder			
00041E0	E310 5018 0014		00000018	2806+	LGF VL		load v4 source			
	E781 0000 0806 E766 7100 8FAD		00000000	2807+ 2808+			use v24 to test decoder test instruction (de	st is a so	urce)	
00041F2	E760 5030 080E		000041B0	2809+	VST	V22, V1066	save v1 output	3c 15 a 50		
00041F8	07FB			2810+	BR		return			
00041FC				2811+RE66	DC		xl16 expected result			
00041FC 00041FC	00000000 00000271			2812+ 2813	DROP DC	R5 XL16' 00000000000000	271 00000C400000F424'	resul t		
0004204	00000C40 0000F424									
000420C	FF000000 00000019			2814	DC	XL16' FF000000000000	019 00000038000000FA'	v2		
0004214 000421C	00000038 000000FA FF000000 00000019			2815	DC	VI 16' FFAAAAAAAAAA	019 00000038000000FA'	v3		
0004210	00000038 000000FA			2013	DC	VIIO LLOOOOOOOOO	019 00000038000000FA	VS		
000422C	00000000 00000000 00000000 00000000			2816	DC	XL16' 00000000000000	000 00000000000000000	v4		
				2817						
0004040				2818		VMALO, 1				
0004240 0004240		00004240		2819+ 2820+	DS USING	OFD * R5	base for test data and	test routi	no.	
0004240	00004288	UUUU424U		2821+T67	DC		address of test routine		ii.C	
0004244	0043			2822+	DC	H' 67'	test number			
0004040	00			2823+	DC	X' 00'				
0004246				0004	D.C	TTT 4 1 4 1	_			
0004247	01 E5D4C1D3 D6404040			2824+ 2825+	DC DC		m5 instruction name			

VL

v24, 0(R1)

VMALO V22, V22, V23, V24, 1

use v24 to test decoder

test instruction (dest is a source)

00004366

0000436C

E781 0000 0806

E766 7100 8FAD

0000000

2875+

2876 +

DS

OFD

A(X70)

base for test data and test routine

address of test routine

USING *, R5

2921+

2922+

2923+T70

00004480

00004480

00004480

00004480

000044C8

ADDR1

ADDR2

00000010

0000000

00000014

00000000

00000018

00000000

000044B0

STM

2924+

2925+

2926+

2927+

2928+

2929+

2930+

2931+

2933+

2935+

2938+

2939+

2940+

2941+

2942+

2943+

2944+

2945+

2946+

2948+

2949

2950

2951

2952

2971+*

00000010

2947+RE70

2936+*

2937+X70

2932+REA70

2934+V1070

DC

DC

DC

DC

DC

DC

DC

DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

LGF

VL

VST

BR

DC

DC

DC

DC

DROP

H' 70'

X' 00'

HL1' 1'

A(16)

FD

FD

0F

R11

0F

R5

XL16

A(RE70)

CL8' VMALO'

A(RE70+16)

A(RE70+32)

A(RE70+48)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

R1, V4ADDR

v24, 0(R1)

V22, V1070

VMALO V22, V22, V23, V24, 1

mб

gap

return

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd

OBJECT CODE

E5D4C1D3 D6404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E310 5018 0014

E781 0000 0806

E766 7100 8FAD

E760 5030 080E

FF020304 05060E10

09152218 0D1D3D30

090A0B0C 0D0E0F10

O9OAOBOC ODOEOF10

E5D4C1D3 D6404040

0000000 00000000

0000000 00000000

0000000 00000000 0000000 00000000

E310 5010 0014

07FB

0000450C FF020304 05060708

0000451C FF000000 00000001

00004524 01010101 01010102 0000452C FF020304 05060708

00004588

000045CC

000045DC

000045EC

00000010

000045BC

0047

00

02

0046

0000450C

0000451C

0000452C

0000010

000044FC

00

01

L₀C

00004484

00004486

00004487

00004488

00004490

00004494

00004498

0000449C

000044A0

000044A8

000044B0

000044B8 000044C0

000044C8

000044C8

000044CE

000044D4

000044DA

000044E0

000044E6

000044EC

000044F2

000044F8

000044FC

000044FC

000044FC

00004504

00004514

00004534

00004540

00004540

00004540

00004544

00004546

00004547

00004550

00004554

00004558

0000455C

00004560

00004568

00004570

00004578

00004580

00004588

00004588

00004548

2954 * Word 2955 VRR_D VMALO, 2 2956+ DS **OFD** USING *, R5 2957+

2958+T71 DC A(X71)H' 71' 2959+ DC X' 00' 2960+ DC 2961+ DC HL1'2' DC

2962+ CL8' VMALO' 2963+ DC A(RE71+16)DC A(RE71+32)2964+ DC 2965+ A(RE71+48)2966+ DC A(16) 2967+REA71 DC A(RE71)

2968+ DS FD 2969+V1071 DS **XL16** 2970+ DS

FD

gap

mб

2972+X71 DS 0F **LGF** R1, V2ADDR 2973+

load v2 source

instruction name

result length

result address

gap V1 output

address of v2 source

address of v3 source

address of v4 source

000046AC 00020001 0000002F

ASMA Ver.	0. 7. 0 zvector-e7-1	0-multiply	Add				03 Apr 2025 1	15: 36: 47 Page	65
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
0000458E 00004594	E761 0000 0806 E310 5014 0014		00000000 00000014	2974+ 2975+	VL LGF	R1, V3ÀDDR	use v22 to test decoder load v3 source		
000459A	E771 0000 0806		00000000	2976+	VL		use v23 to test decoder		
00045A0	E310 5018 0014		00000018	2977+	LGF	R1, V4ADDR	load v4 source		
00045A6 00045AC	E781 0000 0806 E766 7200 8FAD		0000000	2978+ 2979+	VL	v24, 0(R1) V22, V22, V23, V24, 2	use v24 to test decoder test instruction (dest	tic a cource)	
00045AC 00045B2	E760 7200 8FAD E760 5030 080E		00004570	2980+	VNALO	V22, V22, V23, V24, 2 V22, V1071	save v1 output	t 15 a source)	
00045B8	07FB		00001070	2981+	BR		return		
00045BC				2982+RE71	DC	OF	xl16 expected result		
00045BC				2983+	DROP	R5	-	•	
00045BC	00000000 00000271			2984	DC	XL16' 00000000000000	0271 000000000000F424' 1	result	
00045C4 00045CC	00000000 0000F424 FF000000 00000019			2985	DC	VI 16' FE0000000000	0019 00000038000000FA' v	v2	
00045CC 00045D4	00000038 000000FA			LJOJ	DC	ALIO FF00000000000	0019 00000038000000FA V	V &	
00045DC	FF000000 00000019			2986	DC	XL16' FF00000000000	0019 00000038000000FA' v	v3	
00045E4	00000038 000000FA				-				
00045EC	00000000 00000000			2987	DC	XL16' 00000000000000	0000 00000000000000000 v	v 4	
00045F4	00000000 00000000			0000					
				2988 2989	VDD D	VIMATO 9			
0004600				2990+	DS	VMALO, 2 OFD			
0004600		00004600		2991+	USING		base for test data and te	est routine	
0004600	00004648	00001000		2992+T72	DC	A(X72)	address of test routine	ose rouerne	
0004604	0048			2993+	DC	H' 72'	test number		
0004606	00			2994+	DC	X' 00'	_		
0004607	02 E5D4C1D2 DC404040			2995+	DC	HL1'2'	m5		
0004608 0004610	E5D4C1D3 D6404040 0000468C			2996+ 2997+	DC DC	CL8' VMALO' A(RE72+16)	instruction name address of v2 source		
0004614	0000469C			2998+	DC DC	A(RE72+10) A(RE72+32)	address of v3 source		
0004618	000046AC			2999+	DC	A(RE72+48)	address of v4 source		
000461C	00000010			3000+	DC	A(16)	result length		
0004620	0000467C			3001+REA72	DC	A(RE72)	result address		
0004628	00000000 00000000			3002+	DS	FD	gap V1 output		
0004630	00000000 00000000			3003+V1072	DS	XL16	VI output		
0004638 0004640	00000000 00000000 0000000 00000000			3004+	DS	FD	gap		
0004040	0000000 00000000			3005+*	DS	10	8 _c h		
0004648				3006+X72	DS	OF			
0004648	E310 5010 0014		0000010	3007+	LGF	R1, V2ADDR	load v2 source		
000464E	E761 0000 0806		00000000	3008+	VL		use v22 to test decoder		
0004654 000465A	E310 5014 0014 E771 0000 0806		00000014	3009+	LGF	R1, V3ADDR v23, O(R1)	load v3 source		
000465A 0004660	E310 5018 0014		00000000 0000018	3010+ 3011+	VL LGF		use v23 to test decoder load v4 source		
0004666	E781 0000 0806		00000018	3012+	VL		use v24 to test decoder		
000466C	E766 7200 8FAD			3013+		V22, V22, V23, V24, 2		t is a source)	
0004672	E760 5030 080E		00004630	3014+	VST	V22, V1072	save v1 output	•	
0004678	07FB			3015+	BR		return		
000467C				3016+RE72	DC		xl16 expected result		
000467C 000467C	00020001 000006C0			3017+ 3018	DROP DC	R5	06C0 000000030000F426' 1	resul t	
0004676	00000003 0000F426			3010	DC	ALIU UUU&UUUIUUUU	7000 000000000000000000000000000000000	CSUI C	
000468C	FF0000FF 00000029			3019	DC	XL16' FF0000FF00000	0029 00000038000000FA' v	v 2	
0004694	00000038 000000FA								
000469C				3020	DC	XL16' FF00000100000	0029 00000038000000FA' v	v3	
000046A4	00000038 000000FA			0001	D.C.	W 401 00000010000	2005 2000000000000000000000000000000000		

DC

XL16' 000200010000002F 0000000300000002'

DS

3071+V1074

XL16

ASMA Ver. 0.7.0 zvector-e7-10-multiplyAdd

000047B0

ASMA Ver.	0. 7. 0 zvector-e7-1	0- mul ti pl y	Add				03 Apr 2025 15: 36: 47 Page	67
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
000047B8	0000000 00000000							
000047B0	0000000 00000000			3072+	DS	FD	gap	
				3073+*			8 1	
000047C8				3074+X74	DS_	OF		
000047C8	E310 5010 0014		00000010	3075+		R1, V2ADDR	load v2 source	
000047CE 000047D4	E761 0000 0806		00000000 0000014	3076+ 3077+	VL LGF	v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source	
000047DA	E310 5014 0014 E771 0000 0806		00000014	3077+ 3078+	VL	v23, 0(R1)	use v23 to test decoder	
000047BA	E310 5018 0014		00000000	3079+	LGF	R1, V4ADDR	load v4 source	
000047E6	E781 0000 0806		00000000	3080+	VL	v24, 0(R1)	use v24 to test decoder	
000047EC	E766 7200 8FAD			3081+		V22, V22, V23, V24, 2		
000047F2	E760 5030 080E		000047B0	3082+	VST	V22, V1074	save v1 output	
000047F8	07FB			3083+	BR	R11	return	
000047FC 000047FC				3084+RE74 3085+	DC DROP	OF R5	xl16 expected result	
000047FC	FF0C1E33 504B3B28			3086	DC		3B28 0958BB24A157F790' result	
00004804	0958BB24 A157F790			0000	DC	ALIO II COILOGO IDO	Jan Goodan Milovi voo i esui e	
0000480C	FF020304 05060708			3087	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10' v2	
00004814	O9OAOBOC ODOEOF10							
0000481C	FF010102 02030304			3088	DC	XL16' FF01010202030	0304 0405050606070708' v3	
00004824 0000482C	04050506 06070708 FF020304 05060708			3089	DC	VI 16' FE02020405060	0708 090A0B0C0D0E0F10' v4	
00004826	090A0B0C 0D0E0F10			3009	DC	AL10 FF02030403000	0706 U9UAUBUCUDUEUFIU V4	
00001001	OUTION OF CHARLES			3090				
				3091	VRR_D	VMALO, 2		
00004840				3092+	DS	OFD		
00004840	00004000	00004840		3093+	USING		base for test data and test routine	
00004840 00004844	00004888 004B			3094+T75 3095+	DC DC	A(X75) H' 75'	address of test routine test number	
00004844	00			3096+		X' 00'	test number	
00004847	02			3097+	DC	HL1' 2'	m5	
00004848	E5D4C1D3 D6404040			3098+	DC	CL8' VMALO'	instruction name	
00004850	000048CC			3099+	DC	A(RE75+16)	address of v2 source	
00004854	000048DC			3100+	DC	A(RE75+32)	address of v3 source	
00004858 0000485C	000048EC 00000010			3101+ 3102+	DC DC	A(RE75+48) A(16)	address of v4 source result length	
00004850	0000010 000048BC			3102+ 3103+REA75	DC	A(RE75)	result address	
00004868	00000000 00000000			3104+	DS	FD		
00004870	0000000 00000000			3105+V1075	DS	XL16	gap V1 output	
00004878	00000000 00000000			0100	D.C.	TID		
00004880	00000000 00000000			3106+ 3107+*	DS	FD	gap	
00004888				3107+* 3108+X75	DS	0F		
00004888	E310 5010 0014		00000010	3109+	LGF	R1, V2ADDR	load v2 source	
0000488E	E761 0000 0806		00000000	3110+	VL	v22, 0(R1)	use v22 to test decoder	
00004894	E310 5014 0014		0000014	3111+	LGF	R1, V3ADDR	load v3 source	
0000489A	E771 0000 0806		00000000	3112+	VL	v23, 0(R1)	use v23 to test decoder	
000048A0 000048A6	E310 5018 0014 E781 0000 0806		00000018 00000000	3113+ 3114+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder	
000048AC	E766 7200 8FAD		00000000	3114+ 3115+		V24, U(R1) V22, V22, V23, V24, 2		
000048AC	E760 7200 GFAD E760 5030 080E		00004870	3116+	VIALU	V22, V1075	save v1 output	
000048B8	07FB			3117+	BR	R11	return	
000048BC				3118+RE75	DC	0F	xl16 expected result	
000048BC	EEOOOOA OACCOEAC			3119+	DROP	R5	DE10_0017909054409D901	
000048BC 000048C4	FF020304 0A0C0E10 09172636 54493D30			3120	DC	ALIO FFUZU3U4UAUCU	DE10 0917263654493D30' result	
00004004	UJ172UJU J443JJJU							

ASMA Ver.	0.7.0 zvector-e7-1	0-multiply	Add				03 Apr 2025	15: 36: 47	Page	68
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000048CC 000048D4	FF020304 05060708 090A0B0C 0D0E0F10			3121	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v 2		
	FF000000 00000001 01010101 01010102			3122	DC	XL16' FF00000000000	0001 0101010101010102'	v3		
000048EC	FF020304 05060708 090A0B0C 0D0E0F10			3123	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v4		
00004014	OSONOBOC ODOEOF10			3124 3125 *						
				3126 * VMAE		tor Multiply and A				
				3127 * 3128 * Byte						
00004900				3129 3130+	VRR_D DS	VMAE, O OFD				
00004900	00004040	00004900		3131+	USING	*, R5	base for test data and		ne	
00004900 00004904	00004948 004C			3132+T76 3133+	DC DC	A(X76) H' 76'	address of test routine test number			
00004906	00			3134+	DC	X' 00'				
00004907 00004908	E5D4C1C5 40404040			3135+ 3136+	DC DC	HL1'0' CL8'VMAE'	m5 instruction name			
00004910 00004914				3137+ 3138+	DC DC	A(RE76+16) A(RE76+32)	address of v2 source address of v3 source			
00004918	000049AC			3139+	DC	A(RE76+48)	address of v4 source			
0000491C 00004920				3140+ 3141+REA76	DC DC	A(16) A(RE76)	result length result address			
00004928	00000000 00000000			3142+	DS	FD	gap			
00004930 00004938				3143+V1076	DS	XL16	V1 output			
00004940	00000000 00000000			3144+ 3145+*	DS	FD	gap			
00004948	E310 5010 0014		00000010	3146+X76 3147+	DS LGF	OF R1, V2ADDR	load v2 source			
0000494E	E761 0000 0806		00000000	3148+	VL	v22, 0(R1)	use v22 to test decoder			
00004954 0000495A	E310 5014 0014 E771 0000 0806		$00000014 \\ 00000000$	3149+ 3150+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
00004960 00004966	E310 5018 0014 E781 0000 0806		00000018 00000000	3151+ 3152+	LGF VL	R1, V4ADDR	load v4 source use v24 to test decoder			
0000496C	E766 7000 8FAE			3153+	VMAE	v24, 0(R1) V22, V22, V23, V24, 0	test instruction (de		ırce)	
00004972 00004978	E760 5030 080E 07FB		00004930	3154+ 3155+	VST BR	V22, V1076 R11	save v1 output return			
0000497C 0000497C				3156+RE76 3157+	DC DROP	0F R5	xl16 expected result			
0000497C	00010000 00000000			3158	DC		0000 00000000000000000'	resul t		
00004984 0000498C	00000000 00000000 FF000000 00000019			3159	DC	XL16' FF0000000000	0019 00000038000000FA'	v2		
00004994 0000499C	00000038 000000FA FF000000 00000019			3160	DC	XL16' FF0000000000	0019 00000038000000FA'	v3		
000049A4 000049AC 000049B4	00000038 000000FA 00000000 00000000 00000000 00000000			3161	DC	XL16' 000000000000	0000 00000000000000000	v4		
300010DT				3162	UDP P	VALUE O				
000049C0				3163 3164+	DS _	VMAE, O OFD				
000049C0 000049C0	00004A08	000049C0		3165+ 3166+T77	USI NG DC	*, R5 A(X77)	base for test data and address of test routine		ie	
000049C0 000049C4 000049C6	004D			3167+ 3168+	DC DC	H' 77' X' 00'	test number			

v23, 0(R1)

use v23 to test decoder

3218+

00000000

00004ADA E771 0000 0806

VRR_D VMAE, O

DS

FD

gap

3315 +

0000000 00000000

00004D00

ASMA Ver.	0. 7. 0 zved	ctor- e7- 10	0-multiply/	Add				03 Apr 2025	5: 36: 47	Page	72
LOC	OBJECT (CODE	ADDR1	ADDR2	STMI						
00004D08					3316+* 3317+X81	DS	OF				
00004D08	E310 5010 (0014		00000010	3318+	LGF	R1, V2ADDR	load v2 source			
00004D0E	E761 0000 (00000000	3319+	VL		use v22 to test decoder			
00004D14	E310 5014 (00000014	3320+	LGF	R1, V3ADDR	load v3 source			
00004D1A	E771 0000 (00000000	3321+	VL	v23, 0(R1)	use v23 to test decoder			
00004D20	E310 5018 (0000018	3322+	LGF	R1, V4ADDR	load v4 source			
00004D26	E781 0000 (00000000	3323+	VL		use v24 to test decoder			
00004D2C	E766 7100 8			000046E0	3324+	VMAE	V22, V22, V23, V24, 1	test instruction (dest	is a sou	rce)	
00004D32 00004D38	E760 5030 (07FB	USUE		00004CF0	3325+ 3326+	VST BR	V22, V1081 R11	save v1 output return			
00004D38	UITD				3327+RE81	DC		xl 16 expected result			
00004D3C					3328+	DROP	R5	Airo expected resure			
00004D3C	00010000 00	0000000			3329	DC		000 00000000000000000000000000000000000	resul t		
00004D44	00000000 00										
00004D4C	FF000000 00				3330	DC	XL16' FF000000000000	0019 00000038000000FA' v	72		
00004D54	00000038 00				0004	D.C.	W 401 FF00000000000	040 000000000000 0			
00004D5C	FF000000 00				3331	DC	XL16' FF00000000000	0019 00000038000000FA'	/3		
00004D64 00004D6C	00000038 00				3332	DC	VI 16' 0000000000000	000 00000000000000000000000000000000000	4		
00004D6C 00004D74	00000000 00				JJJ2	DC	AL10 00000000000000000000000000000000000	000 00000000000000000000000000000000000	/ 4		
00004D74	00000000	000000			3333						
					3334	VRR D	VMAE, 1				
00004D80					3335+	DS _	OFD				
00004D80			00004D80		3336+	USING		base for test data and te	est routin	ı e	
00004D80	00004DC8				3337+T82	DC	A(X82)	address of test routine			
00004D84 00004D86	0052 00				3338+ 3339+	DC DC	H' 82' X' 00'	test number			
00004D80 00004D87	01				3340+	DC DC		m5			
00004D87	E5D4C1C5 40	0404040			3341+	DC		instruction name			
00004D90	00004E0C				3342+	DC	A(RE82+16)	address of v2 source			
00004D94	00004E1C				3343+	DC	A(RE82+32)	address of v3 source			
00004D98	00004E2C				3344+	DC	A(RE82+48)	address of v4 source			
00004D9C	00000010				3345+	DC		result length			
00004DA0 00004DA8	00004DFC 00000000 00	000000			3346+REA82 3347+	DC DS	A(RE82) FD	result address			
00004DA8	00000000 00				3348+V1082	DS DS	XL16	gap V1 output			
00004DB8	00000000 00				0010111002	DO	ALIO	VI oucput			
00004DC0	00000000 00				3349+	DS	FD	gap			
					3350+*	.	o=				
00004DC8	E010 7010 1	0014		00000010	3351+X82	DS	OF	1 - 1 - 0 -			
00004DC8 00004DCE	E310 5010 (E761 0000 (00000010 00000000	3352+ 3353+	LGF		load v2 source			
00004DCE 00004DD4	E310 5014 (00000000	3354+	VL LGF	v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00004DD4 00004DDA	E771 0000 (00000014	3355+	VL		use v23 to test decoder			
00004DE0	E310 5018 (00000000	3356+	LGF	R1, V4ADDR	load v4 source			
00004DE6	E781 0000 (0806		00000000	3357+	VL	v24, 0(R1)	use v24 to test decoder			
00004DEC	E766 7100 8			00001777	3358+		V22, V22, V23, V24, 1	test instruction (desi	is a sou	rce)	
00004DF2	E760 5030 (U80E		00004DB0	3359+	VST	V22, V1082	save v1 output			
00004DF8	07FB				3360+	BR		return			
00004DFC 00004DFC					3361+RE82 3362+	DC DROP	OF R5	xl16 expected result			
00004DFC	00030001 00	000002F			3363	DC		002F 0000000300000002' 1	result		
00004E04	00000001 00					2.0			Jour C		
00004E0C	FF0000FF 00	0000029			3364	DC	XL16' FF0000FF00000	0029 00000038000000FA' v	72		
00004E14	00000038 00	0000FA									

	0. 7. 0 zvector- e7-1	1 0					03 Apr 2025	15: 36: 47	Page	73
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00004E1C 00004E24	FF000001 00000029 00000038 000000FA			3365	DC	XL16' FF0000010000	0029 00000038000000FA'	v3		
00004E2C 00004E34	00020001 0000002F 00000003 00000002			3366	DC	XL16' 000200010000	002F 0000000300000002'	v4		
0004E34	00000003 00000002			3367						
				3368		VMAE, 1				
0004E40		00004740		3369+	DS	OFD				
0004E40	00004E00	00004E40		3370+	USING		base for test data and	test routi	ne	
0004E40 0004E44	00004E88 0053			3371+T83 3372+	DC DC	A(X83) H' 83'	address of test routine test number			
0004E44 0004E46	0033			3373+	DC DC	X' 00'	test number			
0004E47	01			3374+	DC	HL1' 1'	m5			
0004E48	E5D4C1C5 40404040			3375+	DC	CL8' VMAE'	instruction name			
0004E50	00004ECC			3376+	DC	A(RE83+16)	address of v2 source			
0004E54	00004EDC			3377+	DC	A(RE83+32)	address of v3 source			
00004E58	00004EEC			3378+	DC	A(RE83+48)	address of v4 source			
00004E5C	0000010			3379+	DC	A(16)	result length			
0004E60	00004EBC			3380+REA83 3381+	DC	A(RE83) FD	result address			
00004E68 00004E70	00000000 00000000 0000000 00000000			3382+V1083	DS DS	XL16	gap V1 output			
0004E70	0000000 0000000			3302+11003	אמ	ALIO	vi oucpuc			
0004E76	0000000 0000000			3383+ 3384+*	DS	FD	gap			
0004E88				3385+X83	DS	0F				
0004E88	E310 5010 0014		00000010	3386+	LGF	R1, V2ADDR	load v2 source			
0004E8E	E761 0000 0806		00000000	3387+	VL	v22, 0(R1)	use v22 to test decoder			
0004E94	E310 5014 0014		0000014	3388+	LGF	R1, V3ADDR	load v3 source			
0004E9A	E771 0000 0806		00000000	3389+	VL	v23, 0(R1)	use v23 to test decoder			
0004EA0	E310 5018 0014		00000018	3390+	LGF	R1, V4ADDR	load v4 source			
0004EA6	E781 0000 0806		0000000	3391+	VL	v24, 0(R1)	use v24 to test decoder	. .		
0004EAC	E766 7100 8FAE		00004E70	3392+		V22, V22, V23, V24, 1		st is a so	urce)	
0004EB2 0004EB8	E760 5030 080E 07FB		00004E70	3393+ 3394+	VST BR	V22, V1083 R11	save v1 output return			
0004EBC	U/IB			3395+RE83	DC DC	OF	xl16 expected result			
0004EBC				3396+		R5	Al lo expected lesuit			
0004EBC	FF02FF08 051F432C			3397	DC		432C 095BBF700DB87BD4'	resul t		
0004EC4	095BBF70 0DB87BD4				20	1210 11021100011	1020 000221 000220 22 1	105410		
0004ECC	FF020304 05060708			3398	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v2		
0004ED4	O9OAOBOC ODOEOF10									
0004EDC	FF020304 05060708			3399	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	$\mathbf{v3}$		
00004EE4	090A0B0C 0D0E0F10			0.400	D.C.	WI 101 FF00000 10700	0700 000100000000000000			
0004EEC 0004EF4	FF020304 05060708 090A0B0C 0D0E0F10			3400	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v4		
				3401	-	VID OF T				
00004500				3402		VMAE, 1				
0004F00		00004500		3403+	DS	OFD * DE	hasa fan tast Jata - 1		•••	
0004F00 0004F00	00004F48	00004F00		3404+ 3405+T84	USI NG DC	^, K5 A(X84)	base for test data and address of test routine	lest routi	пе	
0004F04	00004F48 0054			3405+184 3406+	DC DC	H' 84'	test number			
0004F04	0034			3407+	DC	X' 00'				
0004F07	01			3408+	DC	HL1' 1'	m5			
0004F08	E5D4C1C5 40404040			3409+	DC	CL8' VMAE'	instruction name			
00004F10	00004F8C			3410+	DC	A(RE84+16)	address of v2 source			
0004F14	00004F9C			3411+	DC	A(RE84+32)	address of v3 source			
0004F18	00004FAC			3412+	DC	A(RE84+48)	address of v4 source			
0004F1C	0000010			3413+	DC	A(16)	result length			

09131E16 0D1B2A1E

FF020304 05060708

090A0B0C 0D0E0F10 FF000000 00000001

01010101 01010102

FF020304 05060708

090A0B0C 0D0E0F10

E5D4C1C5 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E310 5018 0014

E781 0000 0806

E766 7200 8FAE

E760 5030 080E

00005080

0000503C FF030104 05060708

000050C8

0000510C

0000511C

0000512C

00000010

000050FC

0056

00

02

00005044

0000504C

00005054

0000505C

00005064

0000506C

00005074

00005080

00005080

00005080

00005084

00005086

00005087

00005088

00005090

00005094

00005098

0000509C

000050A0

000050A8

000050B0 000050B8

000050C0

000050C8

000050C8

000050CE

000050D4

000050DA

000050E0

000050E6

000050EC

000050F2

ADDR2 **STM**

> 3464+ DROP 3465 3466 DC

XL16' FF02030405060708 090A0B0C0D0E0F10'

XL16' FF000000000000001 0101010101010102'

XL16' FF02030405060708 090A0B0C0D0E0F10'

DC

3469 3470 * Word

3467

3468

VRR D VMAE, 2 3471 3472 +DS **OFD**

DC

USING *, R5 3473 +base for test data and test routine A(X86) 3474+T86 address of test routine DC DC 3475+ H' 86' test number

3476+ DC X' 00'

HL1'2' 3477+ DC

m5 CL8' VMAE' 3478+ DC instruction name DC 3479+ A(RE86+16)address of v2 source 3480+ DC A(RE86+32)address of v3 source 3481+ DC A(RE86+48) address of v4 source

3482+ DC A(16) result length 3483+REA86 A(RE86) DC result address 3484+

DS FD gap V1 output 3485+V1086 DS **XL16**

3486+ DS FD gap 3487+*

3488+X86 DS 0F **LGF** R1, V2ADDR 3489+ load v2 source 3490+ VL v22, 0(R1)

3491+ LGF R1, V3ADDR load v3 source

3492+ v23, 0(R1)use v23 to test decoder VL 3493+ LGF R1, V4ADDR

VL v24, 0(R1)use v24 to test decoder

3494+ 00000000 3495+ **VMAE** V22, V22, V23, V24, 2 test instruction (dest is a source)

000050B0 3496+ **VST** V22, V1086 save v1 output R11 return 3497+ BR

000050F8 07FB DC 0F 000050FC 3498+RE86 xl16 expected result **R5**

000050FC 3499 +**DROP** 000050FC 00010000 00000000 3500 DC 00005104 00000000 00000C40

0000510C FF000000 00000019 3501 DC XL16' FF00000000000019 00000038000000FA' 00000038 000000FA 00005114

0000511C FF000000 00000019 3502 DC XL16' FF00000000000019 00000038000000FA'

00005124 00000038 000000FA 3503 DC 0000512C 0000000 00000000 XL16' 000000000000000 00000000000000000'

0000000 00000000 00005134 3504 3505 VRR_D VMAE, 2

00000010

0000000

00000014

0000000

0000018

00005140 3506+ DS **OFD** 00005140 00005140 USING *, R5 3507 +base for test data and test routine

00005140 00005188 3508+T87 DC A(X87)address of test routine 00005144 0057 3509+ DC H' 87' test number DC X' 00' 3510 +00005146 00

v23, 0(R1)

use v23 to test decoder

3560 +

00000000

0000525A E771 0000 0806

 $\mathbf{v4}$

DC

VRR_D VMAE, 2

XL16' FF02030405060708 090A0B0C0D0E0F10'

3605

3606 3607

FF020304 05060708

090A0B0C 0D0E0F10

0000536C

nd test routine ine
i ne
i ne
der
(dest is a source)
' result
i csui c
' v2
₩ 22
' v3
VO
' v 4
Y -
_
nd test routine
i ne
a

DROP

DC

3707+

3708

0000557C

0000557C

00020000 000006C0

R5

XL16' 00020000000006C0 00000C4300000026'

result

			Add				03 Apr 2025	10.00.1.	1 ugc	
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
005584	00000C43 00000026			2722	D .C	W 4 01 PP0000PP0000				
00558C 005594	FF0000FF 00000029 00000038 000000FA			3709	DC	XL16' FF0000FF00000	0029 00000038000000FA'	v2		
0559C	FF000001 00000029			3710	DC	XL16' FF00000100000	0029 00000038000000FA'	$\mathbf{v3}$		
055A4	00000038 000000FA			0.10	20	11210 110000010000	7020 0000000000000111	•		
0055AC 0055B4	00020001 0000002F 00000003 00000002			3711	DC	XL16' 0002000100000	002F 0000000300000002'	v4		
ооорт	00000003 00000002			3712						
				3713		VMA0, 0				
055C0		00007760		3714+	DS	OFD				
055C0	00007000	000055C0		3715+	USING		base for test data and	test routi	ne	
055C0	00005608			3716+T93	DC	A(X93)	address of test routine			
055C4 055C6	005D 00			3717+ 3718+	DC DC	H' 93' X' 00'	test number			
0055C7	00			3719+	DC	HL1' 0'	m5			
0055C8	E5D4C1D6 40404040			3720+	DC	CL8' VMAO'	instruction name			
055D0	0000564C			3721+	DC	A(RE93+16)	address of v2 source			
0055D4	0000565C			3722+	DC	A(RE93+32)	address of v3 source			
0055D8	0000566C			3723+	DC	A(RE93+48)	address of v4 source			
0055DC	00000010			3724+	DC	A(16)	result length			
0055E0	0000563C			3725+REA93	DC	A(RE93)	result address			
055E8	00000000 00000000			3726+	DS	FD VI 16	gap V1 output			
0055F0 0055F8	00000000 00000000 0000000 00000000			3727+V1093	DS	XL16	VI output			
05600	0000000 0000000			3728+	DS	FD	gap			
005608				3729+* 3730+X93	DS	0F				
05608	E310 5010 0014		0000010	3730+A93 3731+	LGF	R1, V2ADDR	load v2 source			
0560E	E761 0000 0806		00000010	3731+ 3732+	VL	v22, O(R1)	use v22 to test decoder			
005614	E310 5014 0014		00000014	3733+	LGF	R1, V3ADDR	load v3 source			
00561A	E771 0000 0806		00000000	3734+	VL	v23, 0(R1)	use v23 to test decoder			
05620	E310 5018 0014		0000018		LGF	R1, V4ADDR	load v4 source			
05626	E781 0000 0806		0000000		VL	v24, 0(R1)	use v24 to test decoder			
00562C	E766 7000 8FAF		00002250	3737+			test instruction (des	st is a so	urce)	
05632	E760 5030 080E		000055F0		VST	V22, V1093	save v1 output			
)05638)0563C	07FB			3739+ 3740+ RE 93	BR DC	R11 0F	return xl16 expected result			
0563C				3740+ RE93 3741+	DROP	R5	ATTO EXPECTED TESUIT			
00563C	FF060314 052A0748			3742	DC		0748 096E0B9C0DD21010'	resul t		
05644	096E0B9C 0DD21010				- -					
00564C	FF020304 05060708			3743	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2		
005654	O9OAOBOC ODOEOF10									
00565C	FF020304 05060708			3744	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v3		
005664	090A0B0C 0D0E0F10			0745	D.C.	VI 101 EE00000 405004	700 000100000000000000	4		
0566C 05674	FF020304 05060708 090A0B0C 0D0E0F10			3745	DC	AL16 FFUZU3U4U5U60	0708 090A0B0C0D0E0F10'	v4		
				3746						
				3747		VMAO, O				
05680		00005000		3748+	DS	OFD	hans Carrie to 1			
005680	00005609	00005680		3749+	USING		base for test data and		ne	
05680	000056C8			3750+T94 3751+	DC DC	A(X94) H' 94'	address of test routine			
)05684)05686	005E 00			3751+ 3752+	DC DC	N' 94' X' 00'	test number			
	00			3753+	DC	HL1' 0'	m5			
1056X/	~ ~									
005687 005688	E5D4C1D6 40404040			3754+	DC	CL8' VMAO'	instruction name			

VMAO

V22, V22, V23, V24, 0

test instruction (dest is a source)

3805 +

E766 7000 8FAF

000057AC

result

resul t

v2

v3

v4

base for test data and test routine

v2

 $\mathbf{v3}$

 $\mathbf{v4}$

3851+

3852 +

000058C0

OFD

USING *, R5

000058C0

000058C0

ASWA ver.	0. /. 0 zvector-e/-1	o-mui ti pi y	Ada				03 Apr 2025	15: 36: 47	Page	83
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000058C0 000058C4	00005908 0061			3853+T97 3854+	DC DC	A(X97) H' 97'	address of test routine test number			
000058C6 000058C7	00 01			3855+ 3856+	DC DC	X' 00' HL1' 1'	m5			
000058C8	E5D4C1D6 40404040			3857+	DC	CL8' VMAO'	instruction name			
000058D0 000058D4	0000594C 0000595C			3858+ 3859+	DC DC	A(RE97+16) A(RE97+32)	address of v2 source address of v3 source			
000058D8	0000596C			3860+	DC	A(RE97+48)	address of v4 source			
000058DC 000058E0	00000010 0000593C			3861+ 3862+REA97	DC DC	A(16) A(RE97)	result length result address			
000058E8	0000000 0000000			3863+	DS	FD	gap V1 output			
000058F0 000058F8	0000000 00000000 0000000 00000000			3864+V1097	DS	XL16	vi output			
00005900	00000000 00000000			3865+	DS	FD	gap			
00005908				3866+* 3867+X97	DS	0F				
00005908	E310 5010 0014		00000010	3868+	LGF	R1, V2ADDR	load v2 source			
0000590E 00005914	E761 0000 0806 E310 5014 0014		00000000 0000014	3869+ 3870+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
0000591A	E771 0000 0806		00000000	3871+	VL	v23, 0(R1)	use v23 to test decoder			
00005920 00005926	E310 5018 0014 E781 0000 0806		00000018 00000000	3872+ 3873+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder			
0000592C	E766 7100 8FAF		000058F0	3874+ 3875+	VMA0	V22, V22, V23, V24, 1	test instruction (dest	t is a so	urce)	
00005932 00005938	E760 5030 080E 07FB		000036F0	3876+	VST BR	V22, V1097 R11	save v1 output return			
0000593C 0000593C				3877+RE97 3878+	DC DROP	OF R5	xl16 expected result			
0000593C	00020100 000006C0			3879	DC DC		06C0 00000C430000F426' 1	resul t		
00005944 0000594C	00000C43 0000F426 FF0000FF 00000029			3880	DC	YI 16' FEODODEFOOO	0029 00000038000000FA'	v2		
00005954	00000038 000000FA									
0000595C 00005964	FF000001 00000029 00000038 000000FA			3881	DC	XL16' FF00000100000	0029 00000038000000FA'	v3		
0000596C	00020001 0000002F 00000003 00000002			3882	DC	XL16' 0002000100000	002F 0000000300000002'	v4		
				3883 3884	VRR D	VMA0, 1				
00005980		00007000		3885+	DS	OFD				
00005980 00005980	000059C8	00005980		3886+ 3887+T98	USI NG DC	*, R5 A(X98)	base for test data and to address of test routine	est routi	ne	
00005984	0062			3888+	DC	H'98'	test number			
00005986 00005987	00 01			3889+ 3890+	DC DC	X' 00' HL1' 1'	m5			
00005988	E5D4C1D6 40404040			3891+	DC	CL8' VMAO'	instruction name			
$00005990 \\ 00005994$	00005A0C 00005A1C			3892+ 3893+	DC DC	A(RE98+16) A(RE98+32)	address of v2 source address of v3 source			
00005998	00005A2C			3894+	DC	A(RE98+48)	address of v4 source			
0000599C 000059A0	00000010 000059FC			3895+ 3896+REA98	DC DC	A(16) A(RE98)	result length result address			
000059A8 000059B0	0000000 0000000			3897+ 3898+V1098	DS DS	FD XL16	gap V1 output			
000059B8	00000000 00000000 0000000 00000000						vi oucput			
000059C0	00000000 00000000			3899+ 3900+*	DS	FD	gap			
000059C8				3901+X98	DS	OF				
000059C8	E310 5010 0014		00000010	3902+	LGF	R1, V2ADDR	load v2 source			

DC

DC

XL16' FF01010202030304 0405050606070708'

XL16' FF02030405060708 090A0B0C0D0E0F10'

v3

v4

3949

3950

00005ADC

00005AE4

00005AEC

FF010102 02030304

04050506 06070708

FF020304 05060708

A(RE101)

FD

result address

gap

DC

DS

3999+REA101

4000+

00005BE0

00005BE8

00005C3C

DROP

4049+

4050

00005CFC

00005CFC

00020001 000006C0

R5

XL16' 00020001000006C0 000000030000F426'

result

T 0.0	OR IEGE CORE	A DDD4	ADDDO							
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
005D04	00000003 0000F426			4074	D.C.	W 401 EE0000EE0000		•		
005D0C 005D14	FF0000FF 00000029			4051	DC	XL16' FF0000FF00000	0029 00000038000000FA'	v2		
005D14 005D1C	00000038 000000FA FF000001 00000029			4052	DC	XI 16' FF000010000	0029 00000038000000FA'	v 3		
05D1C 05D24	00000038 000000ES			4002	ЪС	ALIO Production	0029 00000030000001A	VJ		
05D2C	00020001 0000002F			4053	DC	XL16' 0002000100000	002F 0000000300000002'	v4		
05D34	00000003 00000002									
				4054	MDD D	171 M O O				
05D40				4055 4056+	VKK_D DS	VMAO, 2 OFD				
05D40 05D40		00005D40		4057+	USING		base for test data and	test routi	ne	
05D40	00005D88	00000D10		4058+T103	DC	A(X103)	address of test routine		110	
05D44	0067			4059+	DC	H' 103'	test number			
05D46	00			4060+	DC	X' 00'				
005D47	02			4061+	DC	HL1'2'	m5			
005D48	E5D4C1D6 40404040			4062+ 4063+	DC DC	CL8' VMAO'	instruction name address of v2 source			
05D50 05D54	00005DCC 00005DDC			4064+	DC DC	A(RE103+16) A(RE103+32)	address of v2 source address of v3 source			
05D54 05D58	00005DEC			4065+	DC	A(RE103+32) A(RE103+48)	address of v4 source			
005D5C	00000010			4066+	DC	A(16)	result length			
005D60	00005DBC			4067+REA103	DC	A(RE103)	result address			
05D68	00000000 00000000			4068+	DS	FD	gap V1 output			
05D70	00000000 00000000			4069+V10103	DS	XL16	VI output			
05D78 05D80	00000000 00000000 0000000 00000000			4070+	DS	FD	gan			
оороо	00000000 00000000			4071+*	DO	1 D	gap			
005D88				4072+X103	DS	OF				
005D88	E310 5010 0014		00000010	4073+	LGF	R1, V2ADDR	load v2 source			
005D8E	E761 0000 0806		0000000	4074+	VL	v22, 0(R1)	use v22 to test decoder			
005D94 005D9A	E310 5014 0014 E771 0000 0806		00000014 00000000	4075+ 4076+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
05D9A 05DA0	E310 5018 0014		0000000	4077+	LGF	R1, V4ADDR	load v4 source			
05DA6	E781 0000 0806		00000010	4078+	VL	v24, 0(R1)	use v24 to test decoder			
005DAC	E766 7200 8FAF			4079+			test instruction (de	st is a so	urce)	
005DB2	E760 5030 080E		00005D70		VST	V22, V10103	save v1 output			
005DB8	07FB			4081+	BR	R11	return			
005DBC 005DBC				4082+RE103 4083+	DC DROP	OF R5	xl16 expected result			
OSDBC OSDBC	FF1B3F6E A9977748			4084	DROP		7748 09B4795953B0F010'	resul t		
05DC4	09B47959 53B0F010							- Court		
05DCC	FF020304 05060708			4085	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2		
005DD4	O9OAOBOC ODOEOF10			4000	D.C.	WI 401 DD00000 40 F000	200 000 to Do Cop 27274 21	0		
005DDC	FF020304 05060708			4086	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v3		
)05DE4)05DEC	090A0B0C 0D0E0F10 FF020304 05060708			4087	DC	XI 16' FF02030405060	0708 090A0B0C0D0E0F10'	v4		
	090A0B0C 0D0E0F10			100 7	DC	ALIU IIVAUJUHUJUU	COONTROL OF THE CONTROL OF THE CONTR	∀ T		
·				4088						
				4089		VMA0, 2				
05E00		00005500		4090+	DS	OFD	have Cont to 1			
05E00 05E00	00005E48	00005E00		4091+	USING		base for test data and address of test routine		ne	
05E00 05E04	00005E48 0068			4092+T104 4093+	DC DC	A(X104) H' 104'	test number			
05E04	0000			4094+	DC	X' 00'				
05E07	02			4095+	DC	HL1' 2'	тб			
005E08	E5D4C1D6 40404040			4096+	DC	CL8' VMAO'	instruction name			
005E10	00005E8C			4097+	DC	A(RE104+16)	address of v2 source			

VL

VMAO

v24, 0(R1)

V22, V22, V23, V24, 2

use v24 to test decoder

test instruction (dest is a source)

00005F26

00005F2C

E781 0000 0806

E766 7200 8FAF

0000000

4146+

4147 +

		- 10- mul ti ply	, , , , , , , , , , , , , , , , , , , ,					00 11 p 1 20	025 15: 36: 47	ruge	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
00600C	00002A40			4200+	DC	A(T35)					
006010	00002B00			4201+	DC	A(T36)					
006014	00002BC0			4202+	DC	A(T37)					
006018	00002C80			4203+	DC	A(T38)					
00601C	00002D40			4204 +	DC	A(T39)					
006020	00002E00			4205 +	DC	A(T40)					
006024	00002EC0			4206 +	DC	A(T41)					
006028	00002F80			4207 +	DC	A(T42)					
00602C	00003040			4208 +	DC	A(T43)					
006030	00003100			4209 +	DC	A(T44)					
006034	000031C0			4210 +	DC	A(T45)					
006038	00003280			4211+	DC	A(T46)					
00603C	00003340			4212+	DC	A(T47)					
006040	00003400			4213+	DC	A(T48)					
006044	000034C0			4214 +	DC	A(T49)					
006048	00003580			4215 +	DC	A(T50)					
00604C	00003640			4216 +	DC	A(T51)					
006050	00003700			4217+	DC	A(T52)					
006054	000037C0			4218 +	DC	A(T53)					
006058	00003880			4219+	DC	A(T54)					
00605C	00003940			4220 +	DC	A(T55)					
006060	00003A00			4221+	DC	A(T56)					
006064	00003AC0			4222+	DC	A(T57)					
006068	00003B80			4223+	DC	A(T58)					
00606C	00003C40			4224+	DC	A(T59)					
006070	00003D00			4225+	DC	A(T60)					
006074	00003DC0			4226+	DC	A(T61)					
006078	00003E80			4227+	DC	A(T62)					
00607C	00003F40			4228+	DC	A(T63)					
006080	00004000			4229+	DC	A(T64)					
006084	000040C0			4230+	DC	A(T65)					
006088	00004180			4231+	DC	A(T66)					
00608C	00004240			4232+	DC	A(T67)					
006090	00004300			4233+	DC	A(T68)					
006094	000043C0			4234+	DC	A(T69)					
006098	00004480			4235+	DC	A(T70)					
00609C	00004540			4236+	DC	A(T71)					
0060A0	00004600			4237+	DC	A(T72)					
0060A4	000046C0			4238+	DC DC	A(T73)					
0060A8	00004780			4239+	DC DC	A(T74)					
0060AC	00004840			4240+	DC DC	A(T75)					
0060B0	00004900			4241+ 4242+	DC DC	A(T76)					
0060B4	000049C0			4242+ 4242+	DC DC	A(T77)					
0060B8	00004A80			4243+ 4244+	DC DC	A(T78)					
0060BC 0060C0	00004B40			4244+ 4245+	DC DC	A(T79) A(T80)					
0060CU 0060C4	00004C00			4245+ 4246+	DC DC	A(180) A(T81)					
0060C4	00004CC0 00004D80			4240+ 4247+	DC DC	A(181) A(T82)					
0060CS	00004D80 00004E40			4247+ 4248+	DC DC	A(182) A(T83)					
0060D0	00004E40 00004F00			4248+ 4249+	DC DC	A(183) A(T84)					
0060D4	00004F00 00004FC0			4249+ 4250+	DC DC	A(184) A(T85)					
0060D4 0060D8	00004FC0			4250+ 4251+	DC DC	A(183) A(T86)					
0060DC	00005080			4251+ 4252+	DC DC	A(180) A(T87)					
0060E0	00005140			4252+ 4253+	DC DC	A(187) A(T88)					
0060E0 0060E4	00005200 000052C0			4254+	DC DC	A(188) A(T89)					
	1717111111414111			コんしオー	שע	A(100)					

	0. 7. 0 zvector- e7							03 Apr	2020 10	 - 480	93
LOC	OBJECT CODE	ADDR1	ADDR2	STMI							
		00000016	00000001	4325 V22	EQU	22					
		00000017 00000018	00000001 00000001	4326 V23 4327 V24	EQU EQU	23 24					
		00000019	00000001	4327 V24 4328 V25	EQU	22 23 24 25 26 27 28 29					
		0000001A 0000001B	00000001 00000001	4329 V26 4330 V27	EQU EQU	26 27					
		0000001C	00000001	4331 V28	EQU	28					
		0000001D 0000001E	00000001	4332 V29 4333 V30	EQU	30					
		000001F	0000001	4334 V31 4335	EQU	31					
				4336	END						

ASMA Ver. 0.7.0	zvector	- e7- 10- mul t	i pl yAdd									03 Apr	2025	15: 36:	47 Pa	age	95
SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	REFERENC	ES											
SYMBUL	ITPE	VALUE	LENGIH	DEFN	1842 18 1911 19 2009 20 2078 20 2151 21 2220 22 2290 22 2359 23 2457 24 2526 25 2595 25 2668 26 2737 27 2807 28 2904 29 2974 29 3043 30 3112 31 3185 31	43 187 41 194 10 201 79 208 52 215 21 222 91 232 88 238 58 245 27 252 96 259 69 267 38 276 36 283 05 290 75 297 44 304 13 311 86 321	2 1943 1 2012 0 2081 3 2154 2 2251 0 2321 9 2460 9 2460 8 2529 7 2598 0 2699 7 2768 7 2838 6 2907 6 2977 5 3046 4 3147 5 3216	1874 1944 2013 2082 2183 2252 2322 2391 2461 2530 2631 2700 2769 2839 2908 2978 3075 3148 3217	1875 1945 2014 2115 2184 2253 2323 2392 2462 2559 2632 2701 2770 2840 2909 3007 3076 3149 3218 3287	1876 1946 2043 2116 2185 2254 2324 2393 2491 2560 2633 2702 2771 2841 2938 3008 3077 3150 3219 3288	1877 1975 2044 2117 2186 2255 2325 2422 2561 2634 2703 2772 2870 2939 3009 3078 3151 3220 3318	1906 1976 2045 2118 2187 2256 2354 2423 2493 2562 2635 2704 2802 2871 2940 3010 3079 3152 3249 3319	1907 1977 2046 2119 2188 2286 2355 2424 2494 2563 2636 2733 2803 2872 2941 3011 3080 3181 3250 3320	1908 1978 2047 2120 2217 2287 2356 2425 2495 2564 2665 2734 2804 2873 2942 3012 3109 3182 3251	1909 1979 2048 2149 2218 2288 2357 2426 2496 2593 2666 2735 2805 2874 2943 3041 3110 3183 3252 3322	1910 1980 2077 2150 2219 2289 2358 2427 2525 2594 2667 2736 2875 2973 3042 3111 3184 3253	
R10	U	0000000A	1	4292	3352 33 3421 34 3491 34 3560 35 3629 36 3702 37 3799 38 3869 38 3938 39 4008 40 4077 40 4146 162 1	30 366 31 373 00 380 70 387 39 394 09 401 78 410	4 3355 3 3424 3 3494 2 3591 3 3664 2 3733 1 3802 1 3872 0 3941 0 4039 7 4108	3286 3356 3425 3523 3592 3665 3734 3803 3873 3970 4040 4109	3357 3454 3524 3593 3666 3735 3804 3902 3971 4041 4110	3386 3455 3525 3594 3667 3736 3834 3903 3972 4042 4111	3387 3456 3526 3595 3668 3765 3835 3904 3973 4043 4112	3388 3457 3527 3596 3697 3766 3836 3905 3974 4044 4141	3389 3458 3528 3625 3698 3767 3837 3906 3975 4073 4142	3321 3390 3459 3557 3626 3699 3768 3838 3907 4005 4074 4143	3391 3489 3558 3627 3700 3769 3839 3936 4006 4075 4144	3323 3420 3490 3559 3628 3701 3770 3868 3937 4007 4076 4145	
R11 R12 R13	U U U	0000000B 0000000C 0000000D	1	4293 4294 4295	951 9 1398 14 1846 18 2294 23 2741 27 3189 32 3633 36 4081 41	75 281 23 325 71 370	9 1053 7 1501 4 1949 2 2396 0 2844 7 3291 5 3739	643 1091 1535 1983 2430 2878 3326 3773	677 1125 1569 2017 2465 2912 3360 3807	711 1159 1607 2051 2499 2946 3394 3842	746 1193 1641 2085 2533 2981 3428 3876	780 1227 1675 2123 2567 3015 3462 3910	814 1262 1709 2157 2601 3049 3497 3944	848 1296 1743 2191 2639 3083 3531 3978	882 1330 1778 2225 2673 3117 3565 4013	917 1364 1812 2259 2707 3155 3599 4047	
R14 R15 R2 R3 R4 R5	U U U U U	000000B 0000000E 00000002 00000003 00000004 00000005	1 1 1 1 1 1	4296 4297 4284 4285 4286 4287	208 2 323 3 219 2 687 7	70 29 73 27 29 33 20 22 13 72 27 95	4 281 4 335 3 271 2 748	282 296 756	290 551 782	293 577 790	294 585 816	311 611 824	313 619 850	319 645 858	320 653 884	321 679 893	
					1135 11 1366 13		9 1195 0 1409	987 1203 1435 1651	995 1229 1443 1677	1021 1238 1469 1685	1029 1264 1477 1711	1055 1272 1503 1719	1067 1298 1511 1745	1093 1306 1537 1754	1101 1332 1545 1780	1127 1340 1571 1788	

ASMA Ver. 0.7.0	zvector	- e7- 10- mul t	i pl yAdd										03 Apr	2025	15: 36:	47 Pa	age	96
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					1814	1822	1848	1856	1882	1890	1916	1925	1951	1959	1985	1993	2019	
					2027	2053	2061	2087	2099	2125	2133	2159	2167	2193	2201	2227	2235	
					2261 2475	2270 2501	2296 2509	2304 2535	2330 2543	2338 2569	2364 2577	2372 2603	2398 2615	2406 2641	2432 2649	2441 2675	2467 2683	
					2709	2717	2743	2751	2777	2786	2812	2820	2846	2854	2880	2888	2914	
					2922	2948	2957	2983	2991	3017	3025	3051	3059	3085	3093	3119	3131	
					3157	3165	3191	3199	3225	3233	3259	3267	3293	3302	3328	3336	3362	
					3370 3601	3396 3609	3404 3635	3430 3647	3438 3673	3464 3681	3473 3707	3499 3715	3507 3741	3533 3749	3541 3775	3567 3783	3575 3809	
					3818	3844	3852	3878	3886	3912	3920	3946	3954	3980	3989	4015	4023	
D 0	•	0000000		4000	4049	4057	4083	4091	4117	4125	4151							
R6 R7	U	00000006 00000007	1 1	4288 4289														
R8	Ü	00000007	1	4290	160	164	165	166	168									
R9	Ū	00000009	1	4291	161	168	169	171										
RE1	F	0000113C	4	576	557	558	559	561										
RE10 RE100	r F	000017FC 00005B7C	4	883 3979	864 3960	865 3961	866 3962	868 3964										
RE100 RE101	F	00005B7C	4	4014	3995	3996	3997	3999										
RE102	F	00005CFC	4	4048	4029	4030	4031	4033										
RE103	F	00005DBC	4	4082	4063	4064	4065	4067										
RE104 RE105	r F	00005E7C 00005F3C	4 4	4116 4150	4097 4131	4098 4132	4099 4133	4101 4135										
RE11	F	0000313C	4	918	899	900	901	903										
RE12	<u>F</u>	0000197C	4	952	933	934	935	937										
RE13	F	00001AEC	4	986	967	968	969	971										
RE14 RE15	r F	00001AFC 00001BBC	4 4	1020 1054	1001 1035	1002 1036	1003 1037	1005 1039										
RE16	F	00001BBC	4	1092	1073	1074	1075	1077										
RE17	<u>F</u>	00001D3C	4	1126	1107	1108	1109	1111										
RE18	F	00001DFC	4	1160	1141	1142	1143	1145										
RE19 RE2	F	00001EBC 000011FC	4	1194 610	1175 591	1176 592	1177 593	1179 595										
RE20	F	0000111C	4	1228	1209	1210	1211	1213										
RE21	<u>F</u>	0000203C	4	1263	1244	1245	1246	1248										
RE22	F	000020FC	4	1297	1278	1279	1280	1282										
RE23 RE24	r F	000021BC 0000227C	4 4	1331 1365	1312 1346	1313 1347	1314 1348	1316 1350										
RE25	F	0000227C	4	1399	1380	1381	1382	1384										
RE26	<u>F</u>	000023FC	4	1434	1415	1416	1417	1419										
RE27 RE28	F	000024BC	4	1468 1502	1449	1450 1484	1451	1453										
RE29	r F	0000257C 0000263C	4	1502	1483 1517	1484 1518	1485 1519	1487 1521										
RE3	F	000012BC	4	644	625	626	627	629										
RE30	F	000026FC	4	1570	1551	1552	1553	1555										
RE31 RE32	F D	000027BC 0000287C	4	1608 1642	1589 1623	1590 1624	1591 1625	1593 1627										
resz RE33	F	0000287C	4	1676	1657	1658	1659	1661										
RE34	F	000029FC	$\dot{4}$	1710	1691	1692	1693	1695										
RE35	F	00002ABC	4	1744	1725	1726	1727	1729										
RE36 RE37	F E	00002B7C 00002C3C	4 4	1779 1813	1760 1794	1761 1795	1762 1796	1764 1798										
RE38	r F	00002C3C 00002CFC	4	1813	1794 1828	1793 1829	1830	1832										
RE39	F	00002DBC	4	1881	1862	1863	1864	1866										
RE4	F	0000137C	4	678	659	660	661	663										
RE40	F	00002E7C	4	1915	1896	1897	1898	1900										

ASMA Ver. 0.7.0	zvector	- e7- 10- mul t	i pl yAdd						03 Apr	2025	15: 36: 47	Page	97
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES								
RE41	F	00002F3C	4	1950	1931 1932	1933	1935						
RE42	F	00002FFC	$\overline{4}$		1965 1966	1967	1969						
RE43	F	000030BC	$ar{4}$	2018	1999 2000	2001	2003						
RE44	$\overline{\mathbf{F}}$	0000317C	$ar{4}$	2052	2033 2034	2035	2037						
RE45	F	0000323C	4	2086	2067 2068	2069	2071						
RE46	F	000032FC	4	2124	2105 2106	2107	2109						
RE47	F	000033BC	4	2158	2139 2140	2141	2143						
RE48	F	0000347C	4	2192	2173 2174	2175	2177						
RE49	F	0000353C	4	2226	2207 2208	2209	2211						
RE5	<u>F</u>	0000143C	4	712	693 694	695	697						
RE50	<u>F</u>	000035FC	4	2260	2241 2242	2243	2245						
RE51	F	000036BC	4	2295	2276 2277	2278	2280						
RE52	F	0000377C	4	2329	2310 2311	2312	2314						
RE53	r F	0000383C	4	2363	2344 2345	2346	2348						
RE54	F	000038FC	4	2397	2378 2379	2380	2382						
RE55	r T	000039BC	4	2431	2412 2413	2414	2416						
RE56 RE57	r F	00003A7C	4	2466 2500	2447 2448 2481 2482	2449 2483	2451 2485						
RE58	r E	00003B3C 00003BFC	4 4	2534	2515 2516	2463 2517	2465 2519						
RE59	E F	00003BFC	4	2568	2549 2550	2551	2553						
RE6	F	00003CBC	4	747	728 729	730	732						
RE60	F	00003D7C	4	2602	2583 2584	2585	2587						
RE61	F	00003E3C	4	2640	2621 2622	2623	2625						
RE62	F	00003EFC	4	2674	2655 2656	2657	2659						
RE63	F	00003FBC	$\overline{4}$	2708	2689 2690	2691	2693						
RE64	F	0000407C	$ar{4}$	2742	2723 2724	2725	2727						
RE65	F	0000413C	4	2776	2757 2758	2759	2761						
RE66	F	000041FC	4	2811	2792 2793	2794	2796						
RE67	F	000042BC	4	2845	2826 2827	2828	2830						
RE68	<u>F</u>	0000437C	4	2879	2860 2861	2862	2864						
RE69	<u>F</u>	0000443C	4	2913	2894 2895	2896	2898						
RE7	F	000015BC	4	781	762 763	764	766						
RE70	F	000044FC	4		2928 2929	2930	2932						
RE71	F	000045BC	4	2982	2963 2964	2965	2967						
RE72	F F	0000467C	4	3016	2997 2998	2999	3001						
RE73 RE74	r E	0000473C	4	3050 3084	3031 3032 3065 3066	3033	3035						
RE75	r E	000047FC 000048BC	4 4	3118	3099 3100	3067 3101	3069 3103						
RE76	F	000048BC 0000497C	4	3156	3137 3138	3139	3141						
RE77	F	0000437C 00004A3C	4	3190	3171 3172	3173	3175						
RE78	F	00004A5C 00004AFC	4	3224	3205 3206	3207	3209						
RE79	F	00004AFC	4	3258	3239 3240	3241	3243						
RE8	F	00001BBC	$\dot{4}$	815	796 797	798	800						
RE80	F	00004C7C	$\overline{4}$	3292	3273 3274	3275	3277						
RE81	F	00004D3C	4	3327	3308 3309	3310	3312						
RE82	${f F}$	00004DFC	4	3361	3342 3343	3344	3346						
RE83	F	00004EBC	4	3395	3376 3377	3378	3380						
RE84	F	00004F7C	4	3429	3410 3411	3412	3414						
RE85	<u>F</u>	0000503C	4	3463	3444 3445	3446	3448						
RE86	<u>F</u>	000050FC	4	3498	3479 3480	3481	3483						
RE87	<u>F</u>	000051BC	4	3532	3513 3514	3515	3517						
RE88	F	0000527C	4	3566	3547 3548	3549	3551						
RE89	F	0000533C	4	3600	3581 3582	3583	3585						
RE9	F	0000173C	4	849	830 831	832	834						
RE90	F	000053FC	4	3634	3615 3616	3617	3619						
RE91	F	000054BC	4	3672	3653 3654	3655	3657						

SYMBOL 44 45 46 47 48 49 5 5 6 5 6 6 6 7	A A A A A A A	VALUE 00003100 000031C0 00003280 00003340 000034C0 000013C0 00003580 00003640	LENGTH 4 4 4 4 4 4 4 4 4 4	2028 2062 2100 2134 2168 2202	REFERENCES 4209 4210 4211 4212 4213		
45 46 47 48 49 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	A A A A A A A	000031C0 00003280 00003340 000034C0 000013C0 00003580	4 4 4 4 4	2062 2100 2134 2168 2202	4210 4211 4212		
46 47 48 49 5 50 51 52 53 54 55 56	A A A A A A	00003280 00003340 00003400 000034C0 000013C0 00003580	4 4 4 4	2100 2134 2168 2202	4211 4212		
17 18 19 5 50 51 52 53 54 55 56	A A A A A	00003340 00003400 000034C0 000013C0 00003580	4 4 4 4	2134 2168 2202	4212		
18 19 50 51 52 53 54 55 66	A A A A A	00003400 000034C0 000013C0 00003580	4 4 4	2168 2202			
9 0 1 2 3 4 5 6 7	A A A A	000034C0 000013C0 00003580	4 4	2202	4213		
0 1 2 3 4 5 6 7	A A A	000013C0 00003580	4				
0 1 2 3 4 5 6 7	A A A	00003580	_		4214		
1 2 3 4 5 6 7	A A			688 2236	4170 4215		
2 3 4 5 6 7	A	00003040	4	2271	4216		
3 4 5 6 7		00003700	4	2305	4217		
4 5 6 7		000037C0	4	2339	4218		
5 6 7		00003880	4	2373	4219		
6 7		00003940	$\bar{4}$	2407	4220		
57	A	00003A00	4	2442	4221		
		00003AC0	4	2476	4222		
8		00003B80	4	2510	4223		
9		00003C40	4	2544	4224		
		00001480	4	723	4171		
30		00003D00	4	2578	4225		
1		00003DC0 00003E80	4	2616	4226		
2 3		00003E80 00003F40	4 4	2650 2684	4227 4228		
4		00003140	4	2718	4229		
5		00004000 000040C0	4	2752	4230		
6		00004180	$\dot{4}$	2787	4231		
7		00004240	$\bar{4}$	2821	4232		
8		00004300	4	2855	4233		
9		000043C0	4	2889	4234		
		00001540	4	757	4172		
0		00004480	4	2923	4235		
1		00004540	4	2958	4236		
2	A	00004600	4	2992	4237		
3	A	000046C0	4	3026	4238		
4 5		00004780 00004840	4	3060 3094	4239 4240		
6		00004840	4	3132	4241		
7		00004900 000049C0	4	3166	4242		
8		000043C0 00004A80	4	3200	4243		
9		00004B40	4	3234	4244		
}		00001600	$ar{4}$	791	4173		
0		00004C00	4	3268	4245		
1		00004CC0	4	3303	4246		
2		00004D80	4	3337	4247		
3		00004E40	4	3371	4248		
4		00004F00	4	3405	4249		
5 6		00004FC0 00005080	4	3439 3474	4250 4251		
0 7		00005140	4	3508	4251 4252		
8		00005140	4	3542	4252		
9		000052C0	4	3576	4254		
		000032C0	4	825	4174		
0		00005380	4	3610	4255		
1		00005440	4	3648	4256		
2	A	00005500	4	3682	4257		
3 4		000055C0 00005680	4 4	3716 3750	4258 4259		

CVADAT	THE PERSON	T/AT TIT	I EMORIE	DESTRICT	DEFEDENCES	
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES	
035	X	00002A70	16	1731	1742	
036	X	00002B30	16	1766	1777	
037	X	00002BF0	16	1800	1811	
038	X	00002CB0	16	1834	1845	
039	X	00002D70	16	1868	1879	
04	X	00001330	16	665	676	
040	X	00002E30	16	1902	1913	
041	X	00002EF0	16	1937	1948	
042	X	00002FB0	16	1971	1982	
043	X	00003070	16	2005	2016	
044	X	00003070	16	2039	2050	
045	X	00003150 000031F0	16	2073	2084	
046	X	000031F0 000032B0	16	2111	2122	
047		00003250	16	2145	2156	
048	X			2179		
	X	00003430	16 16	2213	2190 2224	
049 05	X	000034F0	16	699	2224	
	X	000013F0	16		710	
050	X	000035B0	16	2247	2258	
051	X	00003670	16	2282	2293	
052	X	00003730	16	2316	2327	
053	X	000037F0	16	2350	2361	
054	X	000038B0	16	2384	2395	
055	X	00003970	16	2418	2429	
056	X	00003A30	16	2453	2464	
057	X	00003AF0	16	2487	2498	
058	X	00003BB0	16	2521	2532	
059	X	00003C70	16	2555	2566	
06	X	000014B0	16	734	745	
060	X	00003D30	16	2589	2600	
061	X	00003DF0	16	2627	2638	
062	X	00003EB0	16	2661	2672	
063	X	00003F70	16	2695	2706	
064	X	00004030	16	2729	2740	
065	X	000040F0	16	2763	2774	
066	X	000041B0	16	2798	2809	
067	X	00004270	16	2832	2843	
068	X	00004330	16	2866	2877	
069	X	000043F0	16	2900	2911	
07	X	00001570	16	768	779	
070	X	000044B0	16	2934	2945	
071	\mathbf{X}	00004570	16	2969	2980	
072	X	00004630	16	3003	3014	
073	X	000046F0	16	3037	3048	
074	X	000047B0	16	3071	3082	
075	X	00004870	16	3105	3116	
076	X	00004930	16	3143	3154	
077	X	000049F0	16	3177	3188	
078	X	00004310 00004AB0	16	3211	3222	
079	X	00004AB0	16	3245	3256	
08	X	00004570	16	802	813	
080	X	00001630 00004C30	16	3279	3290	
081	X	00004C50 00004CF0	16	3314	3325	
082	X	00004CF0 00004DB0	16	3348	3359	
083			16	3382	3393	
084	X X	00004E70 00004F30	16	3416	3393 3427	
UA4	X	UUUUU4F.SU	I D	.34 I D	3/1.6 /	

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
.086	X	000050B0	16	3485	3496													
.087	X	00005170	16	3519	3530													
.088	X	00005230	16	3553	3564													
.089	X	000052F0	16	3587	3598													
.09	X	000016F0	16	836	847													
.090	X	000053B0	16	3621	3632													
091	X	00005470	16	3659	3670													
092	X	00005530	16	3693	3704													
093	X	000055F0	16	3727	3738													
094	X	000056B0	16	3761	3772													
.095	X	00005770	16	3795	3806													
096	X	00005830	16	3830	3841													
.097	X	000058F0	16	3864	3875													
098	X	000059B0	16	3898	3909													
.099	X	00005A70	16	3932	3943													
OUTPUT	X	0000030	16	438	233													
	U	00000002	1	4305														
20	U	00000014	1	4323														
1	U	00000015	1	4324	F 00	F. 77.0	F ~ 4	000	007	000	000	0.44	0.40	070	0~~	070	70 f	
2	U	0000016	1	4325	568	573	574	602	607	608	636	641	642	670	675	676	704	
					709	710	739	744	745	773	778	779	807	812	813	841	846	
					847	875	880	881	910	915	916	944	949	950	978	983	984	
					1012	1017	1018	1046	1051	1052	1084	1089	1090	1118	1123	1124	1152	
					1157 1295	1158 1323	1186 1328	1191 1329	1192 1357	1220 1362	1225 1363	1226 1391	1255 1396	1260 1397	1261 1426	1289 1431	1294 1432	
					1293 1460	1323	1466	1329	1499	1502	1503	1533	1534	1562	1567	1568	1600	
					1605	1606	1634	1639	1640	1668	1673	1674	1702	1707	1708	1736	1741	
					1742	1771	1034 1776	1777	1805	1810	1811	1839	1844	1845	1873	1878	1879	
					1907	1912	1913	1942	1947	1948	1976	1981	1982	2010	2015	2016	2044	
					2049	2050	2078	2083	2084	2116	2121	2122	2150	2155	2156	2184	2189	
					2190	2218	2223	2224	2252	2257	2258	2287	2292	2293	2321	2326	2327	
					2355	2360	2361	2389	2394	2395	2423	2428	2429	2458	2463	2464	2492	
					2497	2498	2526	2531	2532	2560	2565	2566	2594	2599	2600	2632	2637	
					2638	2666	2671	2672	2700	2705	2706	2734	2739	2740	2768	2773	2774	
					2803	2808	2809	2837	2842	2843	2871	2876	2877	2905	2910	2911	2939	
					2944	2945	2974	2979	2980	3008	3013	3014	3042	3047	3048	3076	3081	
					3082	3110	3115	3116	3148	3153	3154	3182	3187	3188	3216	3221	3222	
					3250	3255	3256	3284	3289	3290	3319	3324	3325	3353	3358	3359	3387	
					3392	3393	3421	3426	3427	3455	3460	3461	3490	3495	3496	3524	3529	
					3530	3558	3563	3564	3592	3597	3598	3626	3631	3632	3664	3669	3670	
					3698	3703	3704	3732	3737	3738	3766	3771	3772	3800	3805	3806	3835	
					3840	3841	3869	3874	3875	3903	3908	3909	3937	3942	3943	3971	3976	
					3977	4006	4011	4012	4040	4045	4046	4074	4079	4080	4108	4113	4114	
					4142	4147	4148											
3	U	0000017	1	4326	570	573	604	607	638	641	672	675	706	709	741	744	775	
					778	809	812	843	846	877	880	912	915	946	949	980	983	
					1014	1017	1048	1051	1086	1089	1120	1123	1154	1157	1188	1191	1222	
					1225	1257	1260	1291	1294	1325	1328	1359	1362	1393	1396	1428	1431	
					1462	1465	1496	1499	1530	1533	1564	1567	1602	1605	1636	1639	1670	
					1673	1704	1707	1738	1741	1773	1776	1807	1810	1841	1844	1875	1878	
					1909	1912	1944	1947	1978	1981	2012	2015	2046	2049	2080	2083	2118	
					2121	2152	2155	2186	2189	2220	2223	2254	2257	2289	2292	2323	2326	
					2357	2360	2391	2394	2425	2428	2460	2463	2494	2497	2528	2531	2562	
					2565	2596	2599	2634	2637	2668	2671	2702	2705	2736	2739	2770	2773	
					2805	2808	2839	2842	2873	2876	2907	2910	2941	2944	2976	2979	3010	

ASMA '	Ver. 0.7.0	zvector	- e7- 10- mul t	i pl yAdd										03 Apr	2025	15: 36:	47 Pa	ge 1	105
\$	SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
						3252	3255	3286	3289	3321	3324	3355	3358	3389	3392	3423	3426	3457	
						3460	3492	3495	3526	3529	3560	3563	3594	3597	3628	3631	3666	3669	
						3700 3908	3703 3939	3734 3942	$\begin{array}{c} 3737 \\ 3973 \end{array}$	3768 3976	3771 4008	3802 4011	3805 4042	3837 4045	3840 4076	3871 4079	3874 4110	3905 4113	
						4144	4147												
V24		U	00000018		1 4327	572 778	573 811	606 812	607 845	640 846	641 879	674 880	675 914	708 915	709 948	743 949	744 982	777 983	
						1016	1017	1050	1051	1088	1089	1122	1123	1156	1157	1190	1191	1224	
						1225	1259	1260	1293	1294	1327	1328	1361	1362	1395	1396	1430	1431	
						1464 1673	1465 1706	1498 1707	1499 1740	1532 1741	1533 1775	1566 1776	1567 1809	1604 1810	1605 1843	1638 1844	1639 1877	1672 1878	
						1911	1912	1946	1947	1980	1981	2014	2015	2048	2049	2082	2083	2120	
						2121	2154	2155	2188	2189	2222	2223	2256	2257	2291	2292	2325	2326	
						2359 2565	2360 2598	2393 2599	2394 2636	2427 2637	2428 2670	2462 2671	2463 2704	2496 2705	2497 2738	2530 2739	2531 2772	2564 2773	
						2807	2808	2841	2842	2875	2876	2909	2910	2943	2944	2978	2979	3012	
						3013	3046	3047	3080	3081	3114	3115	3152	3153	3186	3187	3220	3221	
						3254 3460	3255 3494	3288 3495	3289 3528	3323 3529	3324 3562	3357 3563	3358 3596	3391 3597	3392 3630	3425 3631	3426 3668	3459 3669	
						3702	3703	3736	3737	3770	3771	3804	3805	3839	3840	3873	3874	3907	
						3908	3941	3942	3975	3976	4010	4011	4044	4045	4078	4079	4112	4113	
V25		U	00000019		1 4328	4146	4147												
V26		U	000001A		1 4329														
V27 V28		U U	0000001B		1 4330 1 4331														
v20 V29		U	0000001C 0000001D		1 4331														
V2ADD	R	A	0000010		4 432	567	601	635	669	703	738	772	806	840	874	909	943	977	
						1011 1459	1045 1493	1083 1527	1117 1561	1151 1599	1185 1633	1219 1667	1254 1701	1288 1735	1322 1770	1356 1804	1390 1838	1425 1872	
						1906	1941	1975	2009	2043	2077	2115	2149	2183	2217	2251	2286	2320	
						2354	2388	2422	2457	2491	2525	2559	2593	2631	2665	2699	2733	2767	
						2802 3249	2836 3283	2870 3318	2904 3352	2938 3386	2973 3420	3007 3454	3041 3489	3075 3523	3109 3557	3147 3591	3181 3625	3215 3663	
						3697	3731	3765	3799	3834	3868	3902	3936	3970	4005	4039	4073	4107	
T/O		**	0000000		4 4000	4141													
V3 V30		U U	00000003 0000001E		1 4306 1 4333														
V31		Ü	0000001E		1 4334														
V3ADD	R	A	0000014		4 433	569	603	637	671	705	740	774	808	842	876	911	945	979	
						1013 1461	1047 1495	1085 1529	1119 1563	1153 1601	1187 1635	1221 1669	1256 1703	1290 1737	1324 1772	1358 1806	1392 1840	1427 1874	
						1908	1943	1977	2011	2045	2079	2117	2151	2185	2219	2253	2288	2322	
						2356	2390	2424	2459	2493	2527	2561	2595	2633	2667	2701	2735	2769	
						2804 3251	2838 3285	2872 3320	2906 3354	2940 3388	2975 3422	3009 3456	3043 3491	3077 3525	3111 3559	3149 3593	3183 3627	3217 3665	
						3699	3733	3767	3801	3836	3870	3904	3938	3972	4007	4041	4075	4109	
V4		U	0000004		1 4307	4143													
v4 V4ADD	R	A	0000004		1 4307 4 434	571	605	639	673	707	742	776	810	844	878	913	947	981	
						1015	1049	1087	1121	1155	1189	1223	1258	1292	1326	1360	1394	1429	
						1463 1910	1497 1945	1531 1979	1565 2013	1603 2047	1637 2081	1671 2119	1705 2153	1739 2187	1774 2221	1808 2255	1842 2290	1876 2324	
						2358	2392	2426	2461	2495	2529	2563	2597	2635	2669	2703	2737	2771	
						2806 3253	2840 3287	2874 3322	2908 3356	2942 3390	2977 3424	3011 3458	3045	3079 3527	3113 3561	3151 3595	3185 3629	3219	
													3493					3667	

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
					3701	3735	3769	3803	3838	3872	3906	3940	3974	4009	4043	4077	4111
	-,			1000	4145												
Š	U	00000005	1 1	4308													
3	U	00000006	1	4309													
7 3	U U	00000007 00000008	1	4310 4311													
,)	Ü	00000000	1	4312													
0001	Ŭ	00000000 000002A8	1	196	184	197											
	F	00001108	4	566	552	10.											
.0	F	000017C8	4	873	859												
00	F	00005B48	4	3969	3955												
.01	F	00005C08	4	4004	3990												
.02	<u>F</u>	00005CC8	4	4038	4024												
.03	F	00005D88	4	4072	4058												
04	F	00005E48	4	4106	4092												
05	F	00005F08	4	4140	4126												
1 2	F F	00001888 00001948	4	908 942	894 928												
	F	00001948 00001A08	4	942 976	962												
4	F	00001A08	4	1010	996												
5	F	00001R60	4	1044	1030												
6	F	00001E33	$\overline{4}$	1082	1068												
7	F	00001D08	4	1116	1102												
.8	F	00001DC8	4	1150	1136												
.9	F	00001E88	4	1184	1170												
	<u>F</u>	000011C8	4	600	586												
20	F	00001F48	4	1218	1204												
21	F	00002008	4	1253	1239												
22	F	000020C8	4	1287	1273												
23 24	F F	00002188 00002248	4	1321 1355	1307 1341												
25	F	00002248	4	1333	1375												
26	F	00002308 000023C8	4	1424	1410												
7	F	00002368	$\dot{4}$	1458	1444												
8	$ar{\mathbf{F}}$	00002548	$ar{4}$	1492	1478												
29	F	00002608	4	1526	1512												
	F	00001288	4	634	620												
80	<u>F</u>	000026C8	4	1560	1546												
81	F	00002788	4	1598	1584												
32	F	00002848	4	1632	1618												
33	F	00002908	4	1666	1652												
84 85	F F	000029C8 00002A88	4	1700 1734	1686 1720												
8 6	F	00002A88	4	1734	1755												
7	F	00002B48	4	1803	1789												
8	F	00002CC8	$\hat{4}$	1837	1823												
9	F	00002D88	$\overline{4}$	1871	1857												
	F	00001348	$\overline{4}$	668	654												
0	F	00002E48	4	1905	1891												
1	<u>F</u>	00002F08	4	1940	1926												
2	\mathbf{F}	00002FC8	4	1974	1960												
13	F	00003088	4	2008	1994												
14	F	00003148	4	2042	2028												
5	F	00003208	4	2076	2062												
4 6 4 7	F F	000032C8	4 4	2114 2148	2100 2134												

		- e7- 10- mul t	- •			03 Apr 2025 15: 36: 47	Page	10
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERENCES			
48	F	00003448	4	2182	2168			
4 9	F	00003508	4	2216	2202			
5 50	F F	00001408 000035C8	4 4	702 2250	688 2236			
50 51	F	00003688	4	2285	2271			
52	F	00003748	4	2319	2305			
53	F	00003808	4	2353	2339			
54	F	000038C8	4	2387	2373			
55	F	00003988	4	2421	2407			
56 57	F F	00003A48 00003B08	4 4	2456 2490	2442 2476			
58	F	00003BC8	4	2524	2510			
59	F	00003E8	4	2558	2544			
6	F	000014C8	$ar{4}$	737	723			
60	<u>F</u>	00003D48	4	2592	2578			
61	F	00003E08	4	2630	2616			
62	F	00003EC8	4	2664 2698	2650			
63 64	F F	00003F88 00004048	4 4	2732	2684 2718			
65	F	00004048	4	2766	2752			
66	F	000041C8	4	2801	2787			
67	F	00004288	4	2835	2821			
68	F	00004348	4	2869	2855			
69	F	00004408	4	2903	2889			
7 70	F F	00001588 000044C8	4 4	771 2937	757 2923			
70 71	F	00004468	4	2972	2958			
72	F	00004568	4	3006	2992			
73	$ar{\mathbf{F}}$	00004708	$\overline{4}$	3040	3026			
74	F	000047C8	4	3074	3060			
75	F	00004888	4	3108	3094			
76	F	00004948	4	3146	3132			
77 78	F F	00004A08 00004AC8	4 4	3180 3214	3166 3200			
79	F	00004AC8	4	3248	3234			
8	F	00001648	$\overline{4}$	805	791			
80	F	00004C48	$\bar{4}$	3282	3268			
81	<u>F</u>	00004D08	4	3317	3303			
82	F	00004DC8	4	3351	3337			
83 84	F F	00004E88 00004F48	4 4	3385 3419	3371 3405			
85	F	00005008	4	3419	3439			
8 6	F	000050C8	4	3488	3474			
87	F	00005188	$\tilde{4}$	3522	3508			
88	F	00005248	4	3556	3542			
89	F	00005308	4	3590	3576			
9	F	00001708	4	839 3624	825 2610			
90 91	F F	000053C8 00005488	4	3624 3662	3610 3648			
92	F	00005488	4	3696	3682			
93	F	00005608	4	3730	3716			
94	F	000056C8	$ar{4}$	3764	3750			
95	F	00005788	4	3798	3784			
96	F	00005848	4	3833	3819			
97 9 8	F F	00005908 000059C8	4 4	3867 3901	3853 3887			

SYMBOL TYPE VALUE LENGTH DEFN REFERENCES 999 F 0000528 4 3935 3921 C0001 U 000002D0 1 210 202 VETIST J 00000000 24888 123 126 128 132 136 387 124 ACETIESTS) A 00000498 4 365 216 ALZ(L'MSGMSG) R 00000432 2 3688 315 F 841 F 00000491 4 364 201 H 0' H 00000440 2 367 310	
0001 U 000002D0 1 210 202 E7TST J 00000000 24888 123 126 128 132 136 387 124 (E7TESTS) A 00000498 4 365 216 L2(L' MSGMSG) R 000004A2 2 368 315	
64' F 000004594 4 364 201 0' H 000004A0 2 367 310	

ACRO	DEFN	REFEREN	CES		pl yAdd									•		15: 36: 47	J	
CHECK TABLE	76 506	183 4164																
R_D	457	549 1133 1717 2302 2886 3471	583 1167 1752 2336 2920 3505	617 1201 1786 2370 2955 3539	651 1236 1820 2404 2989 3573	685 1270 1854 2439 3023 3607	720 1304 1888 2473 3057 3645	754 1338 1923 2507 3091 3679	788 1372 1957 2541 3129 3713	822 1407 1991 2575 3163 3747	856 1441 2025 2613 3197 3781	891 1475 2059 2647 3231 3816	925 1509 2097 2681 3265 3850	959 1543 2131 2715 3300 3884	993 1581 2165 2749 3334 3918	1027 1615 2199 2784 3368 3952	1065 1649 2233 2818 3402 3987	1099 1683 2268 2852 3436 4021
		4055	4089	4123														

