
SMA Ver.	0. 7. 0 zvector- e7-	99-perform	ance	21 May 2025 10: 13: 13 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMI
				2 ******************
				3 * A * Tweeten E7 instruction perfermence tests for 64 instructions
				4 * Zvector E7 instruction performance tests for 64 instructions 5 *
				6 * James Wekel May 2025 7 ************************************
				8 9 ************************************
				10 *
				11 * Example Hercules Testcase: 12 *
				13 * *Testcase zvector-e7-99-performance 14 *
				15 * #
				$16\ ^*\ \#\ $ This ONLY tests the performance of the Zvector instructions. $17\ ^*\ \#$
				18 st # The default is to NOT run performance tests. To enable
				20 * # below and swap the runtest commands.
				21 * # 22 * # The default test is 30,000,000 iterations of the zvector
				23 * # instruction. The iteration count can be modified at address 504. 24 * # For example, "r 504=01312D00" would set the
				25 * # iteraction count to 20,000,000.
				26 * # 27 * # Tests: 64 E7 zvector instructions
				28 * # 29 * # Output:
				30 * # For each test, a console line will the generated with timing
				31 * # results, as follows: 32 * #
				33 * # Test # 001: 30,000,000 iterations of "VLREPB V1,0(R5)" 34 * # took 503,528 mi croseconds
				35 * # Test # 002: 30,000,000 iterations of "VESL V1, V2, 3, 0"
				36 * # took 145, 584 mi croseconds 37 * # Test # 003: 30, 000, 000 i terations of "VERLL V1, V2, 3, 0"
				38 * # took 163, 143 mi croseconds 39 * # Test # 004: 30, 000, 000 i terations of "VESRL V1, V2, 3, 0"
				40 * # took 138, 747 mi croseconds
				41 * # Test # 005: 30,000,000 iterations of "VESRA V1, V2, 3, 0" 42 * # took 153, 151 mi croseconds
				$oxed{43}$ * # $oxed{44}$ * #
				45 * # Note:
				46 * # this test requires diagnose 'F14' for OS microsecond timing. 47 * #
				48 * mainsize 2 49 * numcpu 1
				50 * sysclear
				51 * archlvl z/Arch 52 * diag8cmd enable # (needed for messages to Hercules console)
				53 * 54 * loadcore "\$(testpath)/zvector-e7-99-performance.core" 0x0
				55 *
				56 * #r 500=ff # (enable timing tests) 57 * #r 504=01312D00 # (20,000,000 iteration count for test)



SMA Ver.	0. 7. 0 zvector- e7-	99-perform	ance			21 May 2025 10:13:13 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI		
				66 *****		***************
				67 * 68 *	FCHEC	K Macro - Is a Facility Bit set?
				69 *		e facility bit is NOT set, an message is issued and
				70 * 71 *	the t	est is skipped.
				72 * 73 *	Fchec	k uses R0, R1 and R2
				74 * eg.	FCHEC	K 134, 'vector-packed-decimal'
				75 ****** 76	********* MACRO	****************
				77		K &BITNO, &NOTSETMSG
				78 . * 79 . *		&BITNO: facility bit number to check &NOTSETMSG: 'facility name'
				80		&FBBYTE Facility bit in Byte
				81 82	LCLA	&FBBIT Facility bit within Byte
				83		&L(8)
				84 &L(1) 85	SetA	128, 64, 32, 16, 8, 4, 2, 1 bit positions within byte
				86 &FBBYT		&BITNO/8
				87 &FBBIT 88 .*		&L((&BITNO-(&FBBYTE*8))+1) 0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'
				89		
				90 91 *	В	X&SYSNDX Fcheck data area
				92 *		skip messgae
				93 SKT&SY 94	SNDX DC DC	C' Skipping tests: ' C&NOTSETMSG
				95	DC	C' (bit &BITNO) is not installed.'
				96 SKL&SY 97 *	SNDX EQU	*-SKT&SYSNDX facility bits
				98	DS	FD gap
				99 FB&SYS 100	SNDX DS DS	4FD
				101 *	DЗ	FD gap
				102 X&SYSN		
				103 104	LA STFLE	RO, ((X&SYSNDX-FB&SYSNDX)/8)-1 FB&SYSNDX get facility bits
				105		
				106 107		RO, RO RO, FB&SYSNDX+&FBBYTE get fbit byte
				108	N	RO, =F' &FBBIT' is bit set?
				109 110 *	BNZ	XC&SYSNDX
				111 * faci	lity bit	not set, issue message and exit
				112 * 113	LA	RO, SKL&SYSNDX message length
				114	LA	R1, SKT&SYSNDX message address
				115 116	BAL	R2, MSG
				117	В	ЕОЈ
				118 XC&SYS 119	SNDX EQU MEND	*

SMA Ver.	0. 7. 0 zvector- e7-	99-performa	nce				21 May 2025 10:13:13 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				121 ******** 122 *	****** Low co	oro DCMk	*********
0000000		00000000 00000000	0000280F	124 ZVE7TST 125	START		**************************************
		00000140	00000000	126 127 SVOLDPSW	EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW
0000000 00001A0	00000001 80000000	00000000	000001A0	129 130	ORG DC	ZVE7TST+X' 1A0' X' 0000000180000000'	z/Architecure RESTART PSW
00001A8	00000000 00000200			131	DC	AD(BEGIN)	
00001B0 00001D0 00001D8	00020001 80000000 0000000 0000DEAD	000001B0	000001D0	133 134 PGCK 135	ORG DC DC	ZVE7TST+X' 1D0' X' 0002000180000000' AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW
00001E0		000001E0	00000200	137	ORG	ZVE7TST+X' 200'	Start of actual test program

ASMA Ver. 0.7.0 zvector-e7-99-performance

ASMA Ver.	0. 7. 0 zvector- e7- 9	99- performa	nce				21 May 2025 10:13:13 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				184 * Is z/A 185 ****** 186 187	rchi te ***** FCHEC	cture vector facility ins ************************************	*********
0000022E	47F0 80B0		000002B0	188+ 189+* 190+*	В	X0001	Fcheck data area skip messgae
00000232 00000246 00000264	40404040 E2928997 A961C199 838889A3 404D8289 A340F1F2	0000004F	0000001	191+SKT0001 192+ 193+	DC DC DC	C' Skipping tests: 'C'z/Architecture vector C' (bit 129) is not inst	facility' talled.'
00000280 00000288	00000000 00000000 00000000 00000000	000004E	0000001	194+SKL0001 195+* 196+ 197+FB0001	EQU DS DS	*- SKT0001 FD 4FD	facility bits gap
00000288 000002A8	0000000 0000000	000002B0	00000001	198+ 199+* 200+X0001	DS DS EQU	FD *	gap
000002B0 000002B4	4100 0004 B2B0 8088	00000200	00000004 00000288	201+ 202+	LA STFLE		get facility bits
000002B8 000002BC 000002C0	B982 0000 4300 8098 5400 8788		00000298 00000988	203+ 204+ 205+	XGR I C N	RO, RO RO, FB0001+16 RO, =F' 64'	get fbit byte is bit set?
000002C4	4770 80D8		000002D8		BNZ ty bit	xC0001 not set, issue message a	and exit
000002C8 000002CC	4100 004E 4110 8032		0000004E 00000232	209+* 210+ 211+	LA LA	RO, SKL0001 R1, SKT0001	message length message address
000002D0 000002D4	4520 8698 47F0 8760	000002D8	00000898 00000960 00000001	212+ 213+ 214+XC0001	BAL B EQU	R2, MSG EOJ *	_

ADDR2

STMT

216	******************
217	* Is z/Architecture vector-enhancements facility 1 installed (bit 135) ************************************
218	********************
219	

				217 * Is z/A	rchi te	cture vector-enhancement	s facility 1 installed (bit 135)
				218 ******	****	*******	************
				219			
0.0000000	17T0 0100		0000000	220	FCHEC	K 135, 'vector-enhancemen	ts facility 1'
000002D8	47F0 8160		00000360	221+	В	X0002	T 1 1 1 .
				222+*			Fcheck data area
OOOOOODC	40404040 F2022007			223+*	DC	C' Skipping tests: '	skip messgae
000002DC 000002F0	40404040 E2928997 A58583A3 96996085			224+SKT0002 225+	DC DC		acility 1
000002F0	404D8289 A340F1F3			226+	DC DC	C' vector-enhancements f C' (bit 135) is not ins	actificy i talled '
0000030E	404D0203 A340F1F3	000004E	0000001	227+SKL0002	EQU	*- SKT0002	carreu.
		OOOOOIL	00000001	228+*	140	SHIOOOL	facility bits
00000330	0000000 00000000			229+	DS	FD	gap
00000338	00000000 00000000			230+FB0002	DS	4FD	0· I
00000358	0000000 00000000			231+	DS	FD	gap
				232+*			
		00000360	0000001	233+X0002	EQU	*	
00000360	4100 0004		0000004	234+	LA	R0, $((X0002-FB0002)/8)-1$	
00000364	B2B0 8138		00000338	235+			get facility bits
00000368	B982 0000		00000040	236+	XGR	RO, RO	
0000036C	4300 8148		00000348	237+	IC	RO, FB0002+16	get fbit byte
00000370	5400 878C		0000098C	238+	N	R0, =F' 1'	is bit set?
00000374	4770 8188		00000388	239+ 240+*	BNZ	XC0002	
					tv hit	not set, issue message	and ovit
				242+*	ty bit	not set, issue nessage	and exit
00000378	4100 004E		000004E	243+	LA	RO, SKL0002	message length
0000037C	4110 80DC		000002DC	244+	LA	R1, SKT0002	message address
00000380	4520 8698		00000898	245+	BAL	R2, MSG	
00000384	47F0 8760		00000960	246+	В	EOJ	
		00000388	0000001	247+XC0002	EQU	*	
					-		

ASMA Ver.	0. 7. 0 zvector-e7-9	9- performa	nce				21 May 2025 10:13:13 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				

				252 253	FCHEC	K 148, 'vector-enhancemen		
00000388	47F0 8210		00000410	254+ 255+* 256+*	В	X0003	Fcheck data area skip messgae	
0000038C 000003A0 000003BE	40404040 E2928997 A58583A3 96996085 404D8289 A340F1F4	0000004E	0000001	257+SKT0003 258+ 259+ 260+SKL0003	DC DC DC EQU	C' Skipping tests: 'C' vector-enhancements ff C' (bit 148) is not ins *-SKT0003	Facility 2'	
000003E0 000003E8 00000408	00000000 00000000 00000000 00000000 000000			261+* 262+ 263+FB0003 264+	DS DS DS	FD 4FD FD	facility bits gap	
		00000410	00000001	265+* 266+X0003	EQU	*	gap	
00000410 00000414 00000418	4100 0004 B2B0 81E8 B982 0000		00000004 000003E8	267+ 268+ 269+	LÁ STFLE XGR	RO, ((X0003-FB0003)/8)-1 FB0003 RO, RO	get facility bits	
0000041C 00000420	4300 81FA 5400 8790		000003FA 00000990	270+ 271+	I C N	RO, FB0003+18 RO, =F' 8'	get fbit byte is bit set?	
00000424	4770 8238		00000438	272+ 273+* 274+* facili	BNZ ty bit	XC0003 not set, issue message	and exit	
00000428 0000042C 00000430	4100 004E 4110 818C 4520 8698		000004E 0000038C 00000898	275+* 276+ 277+ 278+	LA LA BAL	RO, SKL0003 R1, SKT0003 R2, MSG	message length message address	
00000434	47F0 8760	00000438	00000960 00000001	279+ 280+XC0003	B EQU	EOJ *		

			_	
) :	13:	13	Page	10

ASMA Ver.	0. 7. 0 zvector- e7- 9	99-performa	nce				21 May 2025 10:13:13 Page 10
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				316 *			
				317 **	Run t	the performance t	ests
000004E0				318 *		-	
000004E0 000004E0	45E0 8528		00000728	319 DOTEST 320	DS BAL	0F R14, TEST91	Time instructions (speed test)
				321		, , , , , , , , , , , , , , , , , , , ,	*********
				322 ******* 323 *	Test	t for normal or u	nexpected test completion
				324 ******	*****	******	***********
000004E4	95FF 8400		00000600	325 326	CLI	TIMEOPT, X' FF'	Was this a timing run?
000004E8	4770 8760		00000960	327	BNE	EOJ	No, timing run; just go end normally
000004EC	5810 8794		00000994	328 329	L	R1, =A(TTBLNUM)	Get number of tests
000004F0	5811 0000		00000000	330	Ĺ	R1, O(R1)	
000004F4	5820 840C		0000060C	331 332	L	R2, TESTING	
000004F8	1912			333	CR	R1, R2	Did we end on last performance test?
000004FA	4770 8778		00000978	334 335	BNE	FAILTEST	No?! Then FAIL the test!
000004FE	47F0 8760		00000960	336	В	ЕОЈ	Yes, then normal completion!
				338 ******	*****	******	*********
				339 *	Fi xed	l test storage lo	
				340 ******	· · · · · · · · ·	* * * * * * * * * * * * * * * * * * * *	**********
00000500		00000700	0000000	0.40	ODG	DEGLE VI 4001	
00000502		00000502	00000600	342 343	ORG	BEGI N+X' 400'	
00000600	00			344 TIMEOPT	DC	X' 00'	Set to non-zero to run timing tests
00000601 00000604				345 346 ITERCNT	DC DC	X' 00' F' 3000000'	gap intstruction test iterations
				347 *			
00000608 0000060C	00000000 0000000			348 FAILED 349 TESTING	DC DC	F' 0' F' 0'	some test failed? current test number
				350	_		
00000610	0000000 0000000			352	DS	OD AFLOL	
00000610 00000620	00000000 00000000 0000000			353 SAVE3T5 354 SAVER2	DC DC	4F' 0' F' 0'	
00000624	00000000			355 SAVER5	DC	F' 0'	
				356			
00000000		00000000	00000700	0.50	ODG	* WI 1001	
00000628		00000628	00000728	358	ORG	*+X' 100'	

Issue Hercules Diagnose X'F14'

Issue Hercules Diagnose X' F14'

ASMA Ver. 0.7.0 zvector-e7-99-performance

ADDR1

0000072C

0000000

0000076E

ADDR2

00000998

00000001

0000000

0000004

0000060C

0000014

0000000

00000018

0000000

000001C

0000000

000009A8

0000001

0000076E

000009B0

STM

361 *

363

365

366 367 368

369 370

372

373

374

375

376

377 378

379

380 381 *

383

384

385

386

387

388

389

390

391 392 393

394

395

396

397

398

399

401

402

403

404

400 OHLOOP

382 *

362 ******

364 TEST91

371 NEXTE7

360 **********

TEST91

0F

R12, =A(E7TESTS)

Next, time the tests...

R5, 0(0, R12)

R5, R5

RO, TNUM

RO, TESTING

R1, V2ADDR

R1, V3ADDR

R1, V4ADDR

v4, 0(R1)

Time the overhead...

v3, 0(R1)

v2, 0(R1)

R14

USING E7TEST, R5

DS

L

EQU

LTR

BZR

LH

ST

LGF

VL

LGF

VL

LGF

VL

L

OBJECT CODE

58C0 8798

5850 C000

4800 5004

5000 840C

E721 0000 0006

E310 87A8 0024

E310 87B0 0024

E310 87A0 0024

83120F14

0000077C E310 87A8 0009

1255

078E

0000073C E310 5014 0014

00000748 E310 5018 0014

0000074E E731 0000 0006

00000754 E310 501C 0014

0000075A E741 0000 0006

0000076E 4670 856E

L_OC

00000728

00000728

0000072C

00000730

00000732

00000734

00000734

00000738

00000742

00000768

00000772

00000776

00000782

L R7, I TERCNT DC

EQU

BCT

DC

X' 83', X' 12', X' 0F14' **STG** R1, MSBEGCLK

R7, OHLOOP

X' 83', X' 12', X' 0F14' **STG** R1, MSENDCLK

R1, MSBEGCLK

405 000009A8 406 000009A0 **407**

SG STG

R1, MSOVER

ASMA Ver. 0.7.0 zvector-e7-99-performance

SMA ver.	0. 7. 0 zvector- e7- 9	9- perform	ance			21 May 2025 10:13:13 Page	1.
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				524 ******* 525 * 526 ******	**************************************	**************************************	
0000950	00020001 80000000			528 EOJPSW	DC OD' O' , X' 0002	2000180000000', AD(0)	
0000960	B2B2 8750		00000950	530 E0J	LPSWE EOJPSW	Normal completion	
0000968	00020001 80000000			532 FAILPSW	DC OD' O' , X' 0002	2000180000000', AD(X'BAD')	
0000978	B2B2 8768		00000968	534 FAILTEST	LPSWE FAILPSW	Abnormal termination	

ASMA Ver.	0. 7. 0 zvector- e7- 9	9- performa	nce					21 May 2025 10:13:13 Page	16
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				537	*	Worki	ng Storage	************	
0000097С	00000000			540 541	CTLRO	DS	F	CRO	
00000980 00000980 00000988 0000098C	FFFFFFF FFFFFFF 00000040 00000001			543 544 545 546		LTORG	, =D' - 1' =F' 64' =F' 1'	Literals pool	
00000990 00000994 00000998 0000099C	00000008 00002808 00002700 0000			547 548 549 550			=F' 8' =A(TTBLNUM) =A(E7TESTS) =H' 0'		
0000099Е	005F	00000400 00001000	00000001 00000001		PAGE	EQU EQU	=AL2(L' MSGMSG) 1024 (4*K)	One KB Size of one page	
		00004000 00008000 00010000 00100000	00000001 00000001 00000001 00000001	555 556 557 558	K32 K64	EQU EQU EQU	(16*K) (32*K) (64*K) (K*K)	16 KB 32 KB 64 KB 1 MB	
000009A0 000009A8	00000000 00000000 0000000 00000000			562	MSOVER MSBEGCLK		D' O' D' O'	MS Overhead MS Begin MS End	
000009B0 000009B8 000009C0 000009D0	00000000 00000000 00000000 00000000 000000			564 565	MSENDCLK MSDUR MSAAA	DC DC DC DC	D' 0' D' 0' D' 0' , 8X' AA' PL8' 0'	MS End MS Duration (diff) gap MS packed	
000009D8 000009E0 000009E3	40E385A2 A3407B40 A7A7A7 7A40				PRTLI NE PRTNUM	DC DC DC	C' Test # ' C' xxx' C': '	•	
	F9F96BF9 F9F96BF9 4089A385 9981A389 40404040 40404040 40A39696 9240			571 572	PRTITR PRTCMT	DC DC DC DC	C' 99, 999, 999' C' iterations of CL24' ' C' took '	·	
00000A1C	F9F9F96B F9F9F96B	000005C	0000001	575 576	PRTMS PRTLNG *	DC DC EQU	C' 999, 999, 999' C' mi croseconds' *- PRTLINE		
00000A34 00000A48	40212020 20202020			580			for message line XL16' 402120202020 0D	0202020202020202020'	
00000A48 00000A4C	7E7E7E6E 40404040 40404040 4C7E7E7E			583	PTNUM	DC DC DC	C' ===>' CL16' ' C' <==='		
00000A60 00000A78 00000A78	40202020 20202020 7E7E7E6E				EDITITER	DC DS DC	XL18' 402020202020 OD C' ===>'	02020206B2020206B202120'	

ASMA Ver.	0. 7. 0 zvector- e7-	99-performa	nce			21 May 2025 10:13:13 Page	18
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				605 *	F7TFST DSFCT	**************************************	
00000000 00000004 00000006 00000000C 00000010 00000014 00000018 0000001C	00000000 0000 0000 0000 0000000 0000000			608 E7TEST 609 TSUB 610 TNUM 611 612 LCMF 613 CMFADDR 614 INADDR 615 V2ADDR 616 V3ADDR 616 V3ADDR 617 V4ADDR 618 619 620 * 621 * 622 * 623 *	DSECT , DC A(0) DC H' 00' DC H' 00' DC A(0) DC A(0) DC A(0) DC A(0) DC A(0) DC A(0) The second of th		
00000AEC		00000000	0000280F				

ASMA Ver.	0. 7. 0 zvector-e7-9	9- performa	nce				21 May 2025 10: 13: 13 Page 21
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				698 ******	*****	*******	*********
				699 * 700 ******	Perfor	rmance tests	********
				701	PRINT	DATA	
00000AF0	00000000 00000000			702 703 *	DS	FD	
				704 *	PTEST	comment	
				705 * 706 *		followed by	instruction to test performance
				707 *		16 byte V2 sou	rce
				708 * 709 *		16 byte V3 sou 16 byte V4 sou	rce rce
				710		J T T	
				711 * 712 * E705 V	LREP -	Vector Load and	Replicate
				713 * 714			
				715		' "VLREPB V1, 0(R5)	н
00000AF8 00000AF8		00000AF8		716+ 717+	DS USING	OFD * R5	base for test data and test routine
00000AF8	00000B18	000001110		718+T1	DC	A(X1)	address of test routine
00000AFC 00000AFE	0001 0000			719+ 720+	DC DC	H' 1' H' 00'	test number
00000B00	0013 00000B18			721+ 722+	DC	Н' 19'	length of comment address of comment
00000B08	00000B30			723+	DC DC	A(CMΓ1) A(IN1)	address of instruction
	00000B36 00000B46			724+ 725+	DC DC	A(IN1+6) A(IN1+22)	address of v2 source address of v3 source
	00000B56			726 +	DC	A(IN1+38)	address of v4
00000B18				727+* 728+X1	DS	OF	
	7FE5D3D9 C5D7C240 E5F16BF0 4DD9F55D			729+CMT1	DC	CL24' "VLREPB V1, 0	(R5) "'
00000B28	7F404040 40404040						
00000B30 00000B30				730+IN1 731+	DC DROP		ctor instruction for performance test
00000B30	E715 0000 0005		00000000	732	VLREP	B V1, O(R5)	
	AAAAAAA AAAAAAA AAAAAAA AAAAAAA			733	DC	XL16' AAAAAAAAAAAA	AAAA AAAAAAAAAAAAA' v2
00000B46	AABBBBAA AABBAAAA BBAAAABB AAAABBAA			734	DC	XL16' AABBBBAAAABB	AAAA BBAAAABBAAAABBAA' v3
00000B56	0000000 00000002			735	DC	XL16' 000000000000	0002 0000000000000000000 v4
00000B5E	00000000 00000000			736			
				737 *			
				738 * E730 V 739 *		- Vector Element S	hift Left
				740 741			Δ"'
00000В68				742 +	DS	' "VESL V1, V2, 3, OFD	
00000B68 00000B68	00000B88	00000B68		743+ 744+T2	USI NG DC	*, R 5 A (X 2)	base for test data and test routine address of test routine
00000B6C	0002			745 +	DC	H' 2'	test number
00000B6E 00000B70	0000 0014			746+ 747+	DC DC	H' 00' H' 20'	length of comment
	00000B88			748+	DC	A(CMT2)	length of comment address of comment

			99- performa					21 May 2025 10: 13: 13 Page	
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
000C48			00000C48		795+_	USING		base for test data and test routine	
	00000C68				796+T4		A(X4)	address of test routine	
	0004				797+	DC	H' 4'	test number	
	0000				798+	DC DC	H' 00'	longth of comment	
	0014 00000C68				799+ 800+	DC DC	H' 20' A(CMT4)	length of comment address of comment	
	00000C80				801+	DC DC	A(IN4)	address of comment address of instruction	
	00000C86				802+	DC	A(IN4+6)	address of v2 source	
	00000C96				803+	DC	A(IN4+22)		
	00000CA6				804+ 805+*	DC	A(IN4+38)	address of v4	
00C68					806+X4	DS	0F		
	7FE5C5E2 D	9D34040			807+CMT4	DC	CL24' "VESRL V	1, V2, 3, 0"'	
	E5F16BE5 F								
	F07F4040 4	0404040				.	0.77		
000C80					808+IN4	DC		zvector instruction for performance test	
000C80	E710 0000	0000		00000000	809+		R5		
	E712 0003			00000003	810		V1, V2, 3, 0	AAAAAA AAAAAAAAAAAAAA' v2	
	AAAAAAAA A				811	DC	ALIU AAAAAAAAA	AAAAAA AAAAAAAAAAAAAA' v2	
	AABBBBAA A				812	DC	XI.16' AARRRRAAA	ABBAAAA BBAAAABBAAAABBAA' v3	
	BBAAAABB A				012	ЪС	ALIO AADDDDAAA	ADDAAAA DDAAAADDAAA VO	
	00000000 0				813	DC	XL16' 000000000	0000002 00000000000000000000 v4	
	00000000 0								
					814 815 *				
								t Shift Right Arithmetic	
					817 *				
					818				
					819		' "VESRA V1, V2	, 3, 0"'	
000CB8			000000000		820+	DS	OFD		
000CB8	000000000		00000CB8		821+	USING		base for test data and test routine	
	00000CD8				822+T5	DC DC	A(X5)	address of test routine	
	0005 0000				823+ 824+	DC DC	H' 5' H' 00'	test number	
	0014				825+	DC	H' 20'	length of comment	
	00000CD8				826+	DC DC	A(CMΓ5)	address of comment	
	00000CF0				827+	DC	A(IN5)	address of instruction	
	00000CF6				828+	DC	A(IN5+6)	address of v2 source	
00CD0	00000D06				829+	DC	A(IN5+22)	address of v3 source	
00CD4	00000D16				830+	DC	A(IN5+38)	address of v4	
					831+*	D.C	0.17		
		0.001.40.40			832+X5	DS	OF	1 10 0 0 0 0	
	MEDICALEA P	9014040			833+CMT5	DC	CL24' "VESRA V	1, VZ, 3, U"	
00CD8	7FE5C5E2 D	OCDEGOD							
00CD8 00CE0	E5F16BE5 F								
00CD8 00CE0 00CE8					834±1N5	DC	OF	zvector instruction for nerformance test	
000CD8 000CE0 000CE8 000CF0	E5F16BE5 F				834+IN5 835+	DC DROP		zvector instruction for performance test	
000CD8 000CE0 000CE8 000CF0	E5F16BE5 F F07F4040 4	0404040		00000003	835+	DROP	R5	zvector instruction for performance test	
000CE0 000CE8 000CF0 000CF0	E5F16BE5 F F07F4040 4 E712 0003	0404040 003A		00000003	835+ 836	DROP VESRA	R5 V1, V2, 3, 0	·	
000CD8 000CE0 000CE8 000CF0 000CF0 000CF0	E5F16BE5 F F07F4040 4	0404040 003A AAAAAAA		00000003	835+	DROP	R5 V1, V2, 3, 0	AAAAAAA AAAAAAAAAAAAAA v2	
000CD8 000CE0 000CF0 000CF0 000CF0 000CF6 000CFE	E5F16BE5 F F07F4040 4 E712 0003 AAAAAAAA A AAAAAAAA A AABBBBAA A	0404040 003A AAAAAAA AAAAAAA ABBAAAA		0000003	835+ 836	DROP VESRA	R5 V1, V2, 3, 0 XL16' AAAAAAAAA	·	
000CD8 000CE0 000CF0 000CF0 000CF0 000CF6 000CFE 000D06	E712 0003 AAAAAAAA A AABBBBAA A BBAAABB A	0404040 003A AAAAAAA AAAAAAA ABBAAAA AAABBAA		00000003	835+ 836 837 838	DROP VESRA DC DC	R5 V1, V2, 3, 0 XL16' AAAAAAAAA XL16' AABBBBAAA	AAAAAAA AAAAAAAAAAAAA' v2 ABBAAAA BBAAAABBAAAABBAA' v3	
000CD8 000CE0 000CF0 000CF0 000CF0 000CF6 000CFE 000D06 000D0E	E5F16BE5 F F07F4040 4 E712 0003 AAAAAAAA A AAAAAAAA A AABBBBAA A	003A AAAAAAA AAAAAAA ABBAAAA AAABBAA		0000003	835+ 836 837	DROP VESRA DC	R5 V1, V2, 3, 0 XL16' AAAAAAAAA XL16' AABBBBAAA	AAAAAA AAAAAAAAAAAAAA' v2	

SMA Ver.	0. 7. 0 zvector- 0	e7-99-performand	ce			21 May 2025 10: 13: 13 Page
LOC	OBJECT CODE	ADDR1	ADDR2 STMF			
			842 * E74	4 VGBM	- Vector Gen	erate Byte Mask
			844			
			845			, 170"'
0000D28		00000000	846+	DS	OFD TO THE PERSON OF THE PERSO	
0000D28 0000D28	00000D48	00000D28	847+ 848+T6	USI NG DC	*, R5 A(X6)	base for test data and test routine address of test routine
000D2C	0006		849+	DC	H' 6'	test number
000D2E	0000		850 +	DC	H' 00'	
0000D30	0011		851+	DC	H' 17'	length of comment
0000D34 0000D38	00000D48 0000D60		852+ 853+	DC DC	A(CMT6) A(IN6)	address of comment address of instruction
000D3C	00000D66		854+	DC	A(IN6+6)	address of v2 source
0000 D 40	00000D76		855 +	DC	A(IN6+22)	address of v3 source
0000D44	00000D86		856+ 857+*	DC	A(IN6+38)	address of v4
0000D48			858+X6	DS	OF	
0000D48	7FE5C7C2 D440404	40	859+CMT6	DC	CL24' "VGBM	V1, 170"'
0000D50	E5F16BF1 F7F07F4					
0000D58 0000D60	40404040 4040404	40	860+IN6	DC	OF	greater instruction for nonformance test
0000D60			861+	DROP	R5	zvector instruction for performance test
0000D60	E710 00AA 0044		862		V1, 170	
0000D66	AAAAAAA AAAAAA		863	DC	XL16' AAAAAA	AAAAAAAA AAAAAAAAAAAAA' v2
0000D6E 0000D76	AAAAAAAA AAAAAAAAAAAAAAAAAAAAAAAAAAAAA		864	DC	VI 16' AARRR	SAAAABBAAAA BBAAAABBAAAABBAA' v3
0000D76	BBAAAABB AAAABB		804	DC	ALIU AADDDD	AAAADDAAAA DDAAAADDAAAADDAA VO
0000D86	0000000 0000000	02	865	DC	XL16' 000000	0000000002 0000000000000000' v4
0000D8E	00000000 0000000	00	000			
			866 867 *			
					- Vector Rep	licate Immediate
			869 *			
			870	DTECT	LUMPERT VA	170 011
0000D98			871 872+	DS	'"VREPI V1 OFD	, 170, 0
000D98		00000D98	873+	USING		base for test data and test routine
000D98	00000DB8		874+T7	DC	A(X7)	address of test routine
)000D9C)000D9E	0007 0000		875+ 876+	DC DC	H' 7' H' 00'	test number
000D9E	0013		870+ 877+	DC DC	H' 19'	length of comment
000DA4	00000DB8		878+	DC	A(CMT7)	address of comment
0000DA8	00000DD0		879+	DC	A(IN7)	address of instruction
0000DAC 0000DB0	00000DD6 0000DE6		880+ 881+	DC DC	A(IN7+6) A(IN7+22)	address of v2 source address of v3 source
0000DB4	00000DE6		882+	DC DC	A(IN7+22) A(IN7+38)	address of v3 source address of v4
	.		883+*		•	
0000DB8	AEEEDOGE BACO 40	40	884+X7	DS DC	OF	V1 170 0!!!
0000DB8 0000DC0	7FE5D9C5 D7C9404 E5F16BF1 F7F06B		885+CMT7	DC	CLZ4" VKEPI	V1, 170, 0"'
)000DC8	7F404040 4040404					
000DD0			886+IN7	DC	OF	zvector instruction for performance test
0000DD0	E710 0044 0047		887+	DROP		
0000DD0 0000DD6	E710 00AA 0045 AAAAAAA AAAAAA	ΔΔ	888 889	DC DC	V1, 170, 0 XI 16' AAAAAA	AAAAAAAAA AAAAAAAAAAAAAA' v2
טעעטטט	AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA		000	DС	ALIU MAMAMA	ANDADADA ANDADADADADADA VA

ASMA Ver.	0. 7. 0 zvector- e7- 9	9- performanc	ee				21 May 2025	10: 13: 13 l	Page 2
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00000DDE 00000DE6	AAAAAAAA AAAAAAAA AABBBBAA AABBAAAA			890	DC	XL16' AABBBBAA	AABBAAAA BBAAAABBAAAABBAA'	v3	
00000DF6	BBAAAABB AAAABBAA 00000000 00000002 00000000 00000000			891	DC	XL16' 00000000	00000002 00000000000000000000	v4	
				892 893 *					
				894 * E746 V	GM -	Vector Genera			
				896 897	PTEST	' "VGM V1, 2,	, 4 , 0 "'		
00000E08 00000E08		00000E08		898+ 899+	DS USING	0FD * P5	base for test data and	tost routing	`
00000E08	00000E28	OOOOLOG		900+T8	DC	A(X8)	address of test routine		-
00000E0C	0008			901+	DC	H' 8'	test number		
00000E0E 00000E10	0000 0013			902+ 903+	DC DC	H' 00' H' 19'	length of comment		
00000E10	00000E28			904+	DC	A(CMT8)	length of comment address of comment		
00000E18	00000E40			905+	DC.	A(TNR)	address of instruction		
	00000E46 00000E56			906+ 907+	DC DC	A(IN8+6) A(IN8+22)	address of v2 source address of v3 source		
00000E20 00000E24	00000E36 00000E66			907+ 908+ 909+*	DC DC	A(IN8+38)	address of v3 source address of v4		
00000E28	TET CTD 4 40404040			910+X8	DS	OF	V4 0 4 0U1		
00000E28 00000E30	7FE5C7D4 40404040 E5F16BF2 6BF46BF0			911+СМГ8	DC	CL24' "VGM	V1, 2, 4, 0"'		
00000E38	7F404040 40404040						_	_	
00000E40 00000E40				912+IN8 913+	DC DROP	OF R5	zvector instruction for per	formance tes	st
	E710 0204 0046			914		V1, 2, 4, 0			
00000E46 00000E4E	AAAAAAA AAAAAAA			915	DC	XL16' AAAAAAAA	AAAAAAA AAAAAAAAAAAAA'	v2	
	AABBBBAA AABBAAAA BBAAAABB AAAABBAA			916	DC	XL16' AABBBBAA	AABBAAAA BBAAAABBAAAABBAA'	v3	
00000E66	0000000 0000002 0000000 0000000			917	DC	XL16' 00000000	00000002 0000000000000000000	v4	
				918 919 *		<u></u> <u>-</u> <u>-</u> -			
				920 * E74D \ 921 * 922	/REP -	Vector Replic	cate 		
				923	PTEST		2, 4, 0"'		
00000E78		00000755		924+	DS	OFD			
00000E78 00000E78	00000E98	00000E78		925+ 926+T9	USING		base for test data and t		9
00000E78 00000E7C	0000E98			926+19 927+	DC DC	A(X9) H' 9'	address of test routine test number		
00000E7E	0000			928+	DC	H' 00'			
00000E80	0014			929+	DC	H' 20'	length of comment		
00000E84 00000E88	00000E98 00000EB0			930+ 931+	DC DC	A(СМГ9) A(IN9)	address of comment address of instruction		
	00000EB6			932+	DC	A(IN9+6)	address of v2 source		
00000E90	00000EC6			933+	DC	A(IN9+22)	address of v3 source		
00000E94	00000ED6			934+ 935+*	DC	A(IN9+38)	address of v4		
00000E98 00000E98	7FE5D9C5 D7404040			936+X9 937+CMT9	DS DC	OF CL24' "VREP	V1, V2, 4, 0"'		

	0. 7. 0 zvector- e7- 9	•				21 May 2025 10: 13: 13 Pag	e 26
LOC	OBJECT CODE	ADDR1 ADDR2	STMT				
00000EA0 00000EA8	E5F16BE5 F26BF46B F07F4040 40404040						
00000EB0	E719 0004 004D		938+IN9 939+	DC DROP	R5	vector instruction for performance test	
00000EB0 00000EB6	E712 0004 004D AAAAAAA AAAAAAA		940 941	VREP DC	V1, V2, 4, 0 XL16' AAAAAAAAAA	AAAAAA AAAAAAAAAAAAAA' v2	
00000EBE 00000EC6	AAAAAAAA AAAAAAAA AABBBBAA AABBAAAA		942	DC	YI 16' AARRRRAAAA	BBAAAA BBAAAABBAAAABBAA' v3	
00000ECE	BBAAAABB AAAABBAA						
	00000000 00000002 00000000 00000000		943	DC	XL16' 0000000000	0000002 0000000000000000000' v4	
			944 945 *				
					 Vector Isolate 		
			947 *				
00000EE0			949	PTEST	' ' "VISTR V1, V2,	0"'	
00000EE8 00000EE8		00000EE8	950+ 951+	DS USING	OFD *, R 5	base for test data and test routine	
00000EE8	00000F08		952+T10	DC	A(X10)	address of test routine	
00000EEC 00000EEE	000A 0000		953+ 954+	DC DC	H' 10' H' 00'	test number	
00000EF0	0012		955 +	DC	H' 18'	length of comment address of comment	
00000EF4 00000EF8	00000F08 00000F20		956+ 957+	DC DC	A(CMT10) A(IN10) A(IN10+6)	address of comment address of instruction	
00000EFC	00000F26		958+	DC	A(IN10+6)	address of v2 source	
00000F00 00000F04	00000F36 00000F46		959+ 960+ 961+*	DC DC	A(IN10+22) A(IN10+38)	address of v3 source address of v4	
00000F08 00000F08	7FE5C9E2 E3D94040		962+X10 963+СМГ10	DS DC	OF CL24' "VISTR V1	, V2, 0"'	
00000F10 00000F18	E5F16BE5 F26BF07F 40404040 40404040						
00000F20 00000F20			964+IN10 965+	DC DROP	R5	vector instruction for performance test	
00000F20 00000F26	E712 0000 005C AAAAAAA AAAAAAA		966 967	VI STR DC	V1, V2, O XI 16' AAAAAAAAA	AAAAAA AAAAAAAAAAAAAA' v2	
00000F2E	AAAAAAA AAAAAAA				-		
00000F36 00000F3E	AABBBBAA AABBAAAA BBAAAABB AAAABBAA		968	DC	XL16' AABBBBAAAA	BBAAAA BBAAAABBAAAABBAA' v3	
00000F46	00000000 00000002		969	DC	XL16' 0000000000	000002 00000000000000000000 v4	
00000F4E	00000000 00000000		970 971 *				
			972 * E75F 973 *	VSEG	- Vector Sign Ex	tend To Doubleword	
			975		' ' "VSEG V1, V2,	0""	
00000F58 00000F58		00000F58	976+ 977+	DS USI NG	OFD * R5	base for test data and test routine	
00000F58	00000F78	30000100	978+T11	DC	A(X11)	address of test routine	
00000F5C 00000F5E	000B 0000		979+ 980+	DC DC	H' 11' H' 00'	test number	
00000F60	0012		981+	DC	H' 18'	length of comment	
00000F64 00000F68	00000F78 00000F90		982+ 983+	DC DC	A(CMT11) A(IN11)	address of comment address of instruction	
3000100	0000200			20	()		

ASMA Ver.	0. 7. 0 zvector- e7- 9	99-performance				21 May 2025 10:13:13 Page 2	27
LOC	OBJECT CODE	ADDR1 ADDR2	STMI				
00000F6C	00000F96		984+	DC	A(IN11+6)	address of v2 source	
00000F70	00000FA6		985+	DC	A(IN11+22)	address of v3 source	
00000F74	00000FB6		986+ 987+*	DC	A(IN11+38)	address of v4	
00000F78			988+X11	DS	0F		
00000F78	7FE5E2C5 C7404040		989+CMT11	DC	CL24' "VSEG	V1, V2, 0"'	
00000F80	E5F16BE5 F26BF07F						
00000F88	40404040 40404040		000 TN11	D.C	OΓ		
00000F90 00000F90			990+IN11 991+	DC DROP	OF R5	zvector instruction for performance test	
00000F90	E712 0000 005F		992	VSEG	V1, V2, 0		
00000F96	AAAAAAAA AAAAAAAA		993	DC		AAAAAAAA AAAAAAAAAAAAAA' v2	
00000F9E	AAAAAAA AAAAAAA						
			994	DC	XL16' AABBBBA	AAABBAAAA BBAAAABBAAAABBAA' v3	
00000FAE			007	D.C	VI 101 0000000	00000000 000000000000000000000000000000	
00000FB6 00000FBE			995	DC	XL16, 0000000	000000002 0000000000000000' v4	
			996				
					- Vector Merg	to Low	
			998 * E700 V		- vector merg	ge Low	
			1000				
			1001			V2, V3, 0"'	
00000FC8			1002+	DS	OFD		
00000FC8	00000EE0	00000FC8	1003+	USING		base for test data and test routine	
00000FC8 00000FCC	00000FE8 000C		1004+T12 1005+	DC DC	A(X12) H' 12'	address of test routine test number	
00000FCE	0000		1005+	DC	H' 00'	test number	
00000FD0	0015		1007+	DC	H' 21'	length of comment	
00000FD4	00000FE8		1008+	DC	A(CMT12)	length of comment address of comment	
00000FD8	00001000		1009+	DC	A(IN12)	address of instruction	
00000FDC	00001016		1010+	DC	A(IN12+6)	address of v2 source	
00000FE0 00000FE4			1011+ 1012+	DC DC	A(IN12+22) A(IN12+38)	address of v3 source address of v4	
000001124	00001020		1012+	ЪС	A(1112+30)	audi ess of v4	
00000FE8			1014+X12	DS	0F		
00000FE8	7FE5D4D9 D3404040		1015+CMT12	DC	CL24' "VMRL	V1, V2, V3, 0"'	
00000FF0	E5F16BE5 F26BE5F3						
00000FF8 00001000	6BF07F40 40404040		1016+IN12	DC	OF	zvoctor instruction for nonformance test	
00001000			1010+1N12 1017+	DROP	R5	zvector instruction for performance test	
00001000	E712 3000 0060		1018	VMRL	V1, V2, V3, 0		
00001006	AAAAAAA AAAAAAA		1019	DC		AAAAAAAA AAAAAAAAAAAAAA v2	
0000100E			1000	D.C	WI 40! LINDEN	AAADDAAAA DDAAAADDAAAADDAAAADDAAA	
00001016			1020	DC	XL16, VARRRRY	AAABBAAAA BBAAAABBAAAABBAA' v3	
0000101E 00001026	BBAAAABB AAAABBAA 00000000 00000002		1021	DC	XI.16' 0000000	000000002 00000000000000000 v4	
00001020 0000102E			10%1	D 0	1110 000000		
			1022 1023 *				
			1023 * E761 V				
			1025 *				
			1026 1027	DTECT	' '' \/\ /\DU \ \\1	V9 V2 0"'	
00001038			1027 1028+	DS	'"VMRH V1, OFD	V2, V3, 0"'	
00001038		00001038	1029+	USING		base for test data and test routine	
					, -		

1075 *-----

1074

0000110E 00000000 00000000

ASMA Ver.	0. 7. 0 zvector- e7- 9	99-performan	ice				21 May 2025 10: 13: 13 Page 29
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
						Vector Sum	Across Doubleword
				1077 *			
				1078	DTECT	LUNCTIMO VA	VO VO 101
00001118				1079 1080+	DS	' "VSUMG V1, OFD	V2, V3, 1
00001118		00001118		1081+		*, R 5	base for test data and test routine
00001118	00001138	00001110		1082+T15	DC	A(X15)	address of test routine
0000111C	000F			1083+	DC	H' 15'	test number
0000111E	0000			1084+	DC	H' 00'	
00001120	0015			1085+	DC	H' 21'	length of comment
00001124	00001138			1086+	DC	A(CMT15)	address of comment
00001128	00001150			1087+	DC DC	A(IN15) A(IN15+6)	address of instruction
0000112C 00001130	00001156 00001166			1088+ 1089+	DC DC	$\begin{array}{c} A(1N15+6) \\ A(1N15+22) \end{array}$	address of v2 source address of v3 source
00001130				1090+	DC	A(IN15+22) $A(IN15+38)$	
00001101	00001170			1091+*	DC	M(1M10+00)	dudi CSS O1 VI
00001138				1092+X15	DS	0F	
00001138	7FE5E2E4 D4C74040			1093+CMT15	DC	CL24' "VSUMG	V1, V2, V3, 1"'
00001140							
00001148	6BF17F40 40404040			1004 TN15	D.C.	OF	
00001150				1094+IN15	DC DBOD	OF	zvector instruction for performance test
00001150 00001150	E712 3000 1065			1095+ 1096		R5 V1, V2, V3, 1	
00001156				1097	DC		AAAAAAAA AAAAAAAAAAAAAA' v2
0000115E				1007	ЪС	ALIO MINUMEN	
00001166				1098	DC	XL16' AABBBBA	AAABBAAAA BBAAAABBAAAABBAA' v3
0000116E							
00001176				1099	DC	XL16' 0000000	000000002 00000000000000000000 v4
0000117E	00000000 00000000			1100			
				1100 1101 *			
							ent Shift Left Vector
				1102 2770 1		·	
				1104			
				1105		' "VESLV V1,	V2, V3, 0"'
00001188		00001100		1106+	DS	OFD	
00001188	00001140	00001188		1107+	USING		base for test data and test routine
00001188 0000118C	000011A8 0010			1108+T16 1109+	DC DC	A(X16) H' 16'	address of test routine test number
0000118C 0000118E	0000			11109+ 1110+	DC DC	H' 00'	cest number
00001132	0015			1111+	DC	H' 21'	length of comment
00001194	000011A8			1112+	DC	A(CMT16)	address of comment
00001198	000011C0			1113+	DC	A(IN16)	address of instruction
0000119C	000011C6			1114+	DC	A(IN16+6)	address of v2 source
000011A0				1115+	DC	A(IN16+22)	address of v3 source
000011A4	000011E6			1116+	DC	A(IN16+38)	address of v4
000011A8				1117+* 1118+X16	DS	OF	
000011A8	7FE5C5E2 D3E54040			1119+X10 1119+CMΓ16	DC DC		V1, V2, V3, 0"'
000011R0	E5F16BE5 F26BE5F3				20	CLAI (LOL)	12, 12, 10, 0
000011B8	6BF07F40 40404040						
000011C0				1120+IN16	DC	OF	zvector instruction for performance test
00004400				1121+		R5	
000011C0	TM10 0000 0070			1100	T/FIOT T-	T74 T70 T70 0	
000011C0	E712 3000 0070			1122		V1, V2, V3, 0	101010101 0101010101010101
000011C0 000011C6	E712 3000 0070 01010101 01010101 01010101			1122 1123	VESLV DC		101010101 0101010101010101' v2

ASMA Ver.	0. 7. 0 zvector- e7- 9	9-performance)				21 May 2025	10: 13: 13	Page	30
LOC	OBJECT CODE	ADDR1 A	DDR2	STMT						
000011D6 000011DE	00010203 04050607 08090A0B 0C0D0E0F			1124	DC	XL16' 000102030	04050607 08090A0B0C0D0E0F'	v3		
000011E6	00000000 00000002 00000000 00000000			1125	DC	XL16' 00000000	00000002 000000000000000000000	v4		
				1126 1127 *						
				1128 * E772 V	ERIM -	Vector Elemen	nt Rotate and Insert Under M			
				1130 1131	PTEST	' "VERIM V1, V2	2, V3, V4, 0"'			
000011F8		000011E0		1132+	DS	OFD * DF	has for test data and t	test mouti		
000011F8 000011F8	00001218	000011F8		1133+ 1134+T17	DC DC	*, R5 A(X17)	base for test data and to address of test routine	test routi	ne	
000011FG	0001218			1134+117	DC	H' 17'	test number			
000011FE	0000			1136+		H' 00'	cese number			
00001200	0018			1137+	DC	H' 24'	length of comment			
00001204	00001218			1138+	DC	A(CMT17)	address of comment			
00001208	00001230			1139+	DC	A(IN17)	address of instruction			
0000120C	00001236			1140+	DC	A(IN17+6)	address of v2 source			
00001210 00001214	00001246 00001256			1141+ 1142+	DC DC	A(IN17+22) A(IN17+38)	address of v3 source address of v4			
	00001230			1143+*		,	audiess of v4			
00001218 00001218	7FE5C5D9 C9D44040			1144+X17 1145+CMT17	DS DC	OF	V1, V2, V3, V4, O"'			
00001218 00001220 00001228	E5F16BE5 F26BE5F3 6BE5F46B F07F4040			1145+CM17	DC	CL24 VERIM (v1, v2, v3, v4, U			
00001228	OBEST40D TO7T4040			1146+IN17	DC	0F	zvector instruction for peri	formance t	est	
00001230				1147+	DROP		Evector instruction for per-			
	E712 3004 0072			1148		V1, V2, V3, V4, (
0000123E	01010101 01010101 01010101 01010101			1149	DC	XL16' 010101010	01010101 0101010101010101'	v2		
	00010203 04050607 08090A0B 0C0D0E0F			1150			04050607 08090A0B0C0D0E0F'	v 3		
	00000000 00000002 00000000 00000000			1151	DC	XL16' 00000000	00000002 00000000000000000'	v4		
				1152 1153 *						
				1154 * E775 V	SLB -	Vector Shift	Left By Byte			
				1155 * 1156						
				1157	PTEST	' "VSLB V1, V2	2, V3"'			
00001268				1158+	DS	OFD				
00001268		00001268		1159+	USING	*, R 5	base for test data and	test routi	ne	
00001268	00001288			1160+T18		A(X18)	address of test routine			
0000126C 0000126E	0012 0000			1161+ 1162+		H' 18' H' 00'	test number			
0000126E	0013			1162+ 1163+	DC DC	H' 19'	length of comment			
00001270	00001288			1164+	DC	A(CMT18)	address of comment			
00001278	000012A0			1165+	DC	A(IN18)	address of instruction			
0000127C	000012A6			1166+	DC	A(IN18+6)	address of v2 source			
	000012B6			1167+	DC	A(IN18+22)	address of v3 source			
	000012C6			1168+ 1169+*	DC	A(IN18+38)	address of v4			
	7FE5E2D3 C2404040			1170+X18 1171+СМГ18	DS DC	OF CL24' "VSLB V	V1, V2, V3"'			
00001290	E5F16BE5 F26BE5F3									

DC

A(IN20+6)

1218 +

0000135C

00001386

address of v2 source

		99-performance					,	5 10: 13: 13	ruge	3
LOC	OBJECT CODE	ADDR1 A	ADDR2	STMT						
0001360 0001364	00001396 000013A6			1219+ 1220+	DC DC	A(IN20+22) A(IN20+38)	address of v3 source address of v4			
0001368				1221+* 1222+X20	DS	0F				
0001368				1223+CMT20	DC	CL24' "VSRLB V	/1, V2, V3"'			
0001370										
0001378 0001380	7F404040 40404040			1224+I N20	DC	OF	zvector instruction for per	rformance to	act	
001380				1225+	DROP		zvector rustruction for per	TOTIMINEE CO		
	E712 3000 007D			1226		V1, V2, V3				
0001386	AAAAAAA AAAAAAA AAAAAAA AAAAAAA			1227	DC	XL16' AAAAAAAA	AAAAAAA AAAAAAAAAAAAAA	v2		
	0000000 00000002			1228	DC	XL16' 000000000	0000002 00000000000000000	v 3		
	00000000 00000000			4000	D.C.	W 401 00000000		_		
	00000000 00000002 00000000 00000000			1229	DC	XL16' 000000000	0000002 0000000000000000000000	v4		
0010111				1230						
				1231 *	CDAD	Vooton Shift	Dight Anithmetic Dy Dyte			
				1232 * E//F \		- vector sinit	Right Arithmetic By Byte			
				1234						
0012D0				1235	PTEST DS	' "VSRAB V1, V2 OFD	2, V3"'			
0013B8 0013B8		000013B8		1236+ 1237+		*, R 5	base for test data and	test routi	ne	
0013B8	000013D8	00001020		1238+T21	DC	A(X21)	address of test routing			
0013BC	0015			1239+	DC	H' 21'	test number			
0013BE 0013C0	0000 0013			1240+ 1241+	DC DC	H' 00' H' 19'	langth of comment			
0013C0				1242+	DC	A(CMT21)	length of comment address of comment			
00013C8	000013F0			1243+	DC	A(IN21)	address of instruction			
	000013F6			1244+	DC	A(IN21+6)	address of v2 source			
	00001406 00001416			1245+ 1246+	DC DC	A(IN21+22) A(IN21+38)	address of v3 source address of v4			
001021	00001110			1247+*	ЪС	11(11121100)				
00013D8	######################################			1248+X21	DS	OF	M. NO NOUL			
00013D8 00013E0				1249+CMT21	DC	CL24' "VSRAB V	/1, V2, V3"'			
0013E0										
00013F0				1250+IN21	DC	0F	zvector instruction for per	formance to	est	
0013F0	E712 3000 007F			1251+ 1252	DROP VSDAR	R5 V1, V2, V3				
0013F0				1252	DC VSRAD		AAAAAAA AAAAAAAAAAAAAA'	v2		
0013FE	AAAAAAA AAAAAAA									
	00000000 00000002			1254	DC	XL16' 000000000	0000002 0000000000000000000000000000000	v3		
	00000000 00000000 0000000 00000002			1255	DC	XL16' 00000000	0000002 00000000000000000	v4		
	00000000 00000000									
				1256 1257 *			Clament Fauel			
				1258 * E/80 V	YPEE ·	- vector find f	crement Equat			
				1260						
001400				1261			2, V3, 0"'			
0001428 0001428		00001428		1262+ 1263+	DS USING	OFD *, R5	base for test data and	test routi	ne	
		OUUUIAU		1×001	COLINA	1 100	buse for cost data and	COSC I JULII		

1310 * E782 VFAE - Vector Find Any Element Equal

 $\mathbf{v3}$

DC

1358

00000000 00000002

000015C6

6BE5F47F 40404040

DC

DROP R5

0F

VPERM V1, V2, V3, v4

ASMA Ver. 0.7.0 zvector-e7-99-performance

ADDR1

ADDR2

STM

1407+

1408 1409

1406+IN27

OBJECT CODE

AAAAAAA AAAAAAA

E712 3000 408C

L_OC

00001690

00001690

00001690

										Ü	
LOC	OBJECT CODE	ADDR1	ADDR2	STMI							
0001754	00001796			1454+ 1455+*	DC	A(IN29+38)	address of	€ v4			
0001758	#FFFP#P0 P0F04040			1456+X29	DS	OF	NA NO NO A OUL				
0001758 0001760	7FE5D7D2 D3E24040 E5F16BE5 F26BE5F3			1457+СМГ29	DC	CLZ4" "VPKLS	V1, V2, V3, 1, 2"'				
0001768	6BF16BF2 7F404040								_		
0001770 0001770				1458+IN29 1459+	DC DROP	0F R5	zvector instru	iction for per	rformance t	est	
0001770	E712 3020 1095			1460		V1, V2, V3, 1, 2	2				
0001776	AAAAAAA AAAAAAA			1461	DC		AAAAAAAA AAAAAA	AAAAAAAAAA'	v2		
000177E 0001786	AAAAAAAA AAAAAAAA AABBBBAA AABBAAAA			1462	DC	XI 16' AARRRAA	AABBAAAA BBAAAA	RRAAAARRAA'	v3		
000178E						-			V 0		
0001796				1463	DC	XL16' 00000000	000000002 000000	00000000000	v4		
000179E	00000000 00000000			1464							
				1465 *							
				1466 * E797 \ 1467 *	VPKS -	- Vector Pack	Saturate				
				1468							
2004~10				1469			/2, V3, 1, 2"'				
00017A8 00017A8		000017A8		1470+ 1471+	DS USTNG	OFD *, R5	hasa for t	test data and	tost routi	nα	
0017A8	000017C8	00001740		1472+T30	DC	A(X30)		test routine		iic .	
00017AC	001E			1473+	DC	H' 30'	test numbe	er			
00017AE 00017B0	0000 0017			1474+ 1475+	DC DC	H' 00' H' 23'	length of	comment			
00017B4	000017C8			1476+	DC	A(CMT30)	address of	comment			
00017B8	000017E0			1477+	DC	A(IN30)		instruction			
00017BC 00017C0	000017E6 000017F6			1478+ 1479+	DC DC	A(IN30+6) A(IN30+22)		f v2 source f v3 source			
00017C4	00001806			1480+	DC	A(IN30+38)	address of				
00017C8				1481+* 1482+X30	DS	OF					
00017C8	7FE5D7D2 E2404040			1482+A30 1483+CMT30	DC DC		V1, V2, V3, 1, 2"'				
00017D0	E5F16BE5 F26BE5F3				-		, , , , , ,				
00017D8 00017E0	6BF16BF2 7F404040			1484+IN30	DC	OF	zvector instru	ection for nor	eformanco t	ost	
0017E0				1485+	DROP		Zvector rustru	iction for per	TOT MATICE C	.est	
0017E0				1486		V1, V2, V3, 1, 2			0		
00017E6 00017EE	AAAAAAAA AAAAAAAA			1487	DC	XL16' AAAAAAA	AAAAAAAA AAAAAA	AAAAAAAAA'	v2		
0017EE				1488	DC	XL16' AABBBBAA	AAABBAAAA BBAAAA	ABBAAAABBAA'	$\mathbf{v3}$		
00017FE				1.400	D.C.	VI 101 00000000	20000000	0000000000	4		
	00000000 00000002 00000000 00000000			1489	DC	XT10, 00000000	000000002 000000	0000000000	v4		
700100				1490							
					VMLH	- Vector Multi	ply Logical Hig				
				1494							
0001010				1495		' "VMLH V1, V	/2, V3, 0"'				
0001818 0001818		00001818		1496+ 1497+	DS USING	OFD *, R5	hase for t	test data and	test routi	ne	
0001818		00001010		1498+T31	DC	A(X31)		test uata anu test routine		iic .	
000181C	001F			1499+	DC	H'31'	test numbe	r			

							J	10: 13: 13 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
00181E	0000			1500+	DC	H' 00'		
0001820	0015			1501+	DC	H' 21'	length of comment	
0001824	00001838			1502+	DC	A(CMT31)	length of comment address of comment	
001828	00001850			1503 +	DC	A(IN31)	address of instruction	
00182C	00001856			1504+	DC	A(IN31+6)	address of v2 source	
001830	00001866			1505+	DC	A(IN31+22)	address of v3 source	
001834	00001876			1506+ 1507+*	DC	A(IN31+38)	address of v4	
0001838				1507+ 1508+X31	DS	OF		
001838	7FE5D4D3 C8404040			1508+X31 1509+CMT31	DC DC		V1, V2, V3, 0"'	
001840	E5F16BE5 F26BE5F3			1309+CM131	DC	CL24 VIVLII	V1, V2, V3, U	
001848	6BF07F40 40404040			1510.TN91	DC	OE		
001850				1510+IN31	DC	OF	zvector instruction for perfo	ormance test
001850	E710 0000 0011			1511+	DROP	R5		
001850	E712 3000 00A1			1512	VMLH	V1, V2, V3, 0		0
001856	FF020304 05060750			1513	DC	XL16' FF0203	0405060750 090A0B780C0D0EFD' v	v 2
000185E	090A0B78 OCODOEFD			4844	D.C.	WI 401 PEOOCS	0.407.000,000.000.000.000.000.000.000.000.0	0
001866	FF020304 05060750			1514	DC	XL16' FF0203	0405060750 090A0B780D0E0FFD' v	v3
00186E	O9OAOB78 ODOEOFFD					4		
001876	00000000 00000002			1515	DC	XL16' 000000	000000002 0000000000000000' v	v 4
00187E	00000000 00000000							
				1516				
				1517 *				
				1518 * E7A2	VML	- Vector Mul	tiply Low	
				1519 *				
				1520				
				1521	PTEST	' "VML V1	, V2, V3, 0"'	
001888				1522+	DS	OFD	, ,	
1000		00001000						
ΜΟΙ ΘΟΘΟ		00001888		1523+	USING	*, R 5	base for test data and te	est routine
	000018A8	00001888		1523+ 1524+T32		*, R5 A(X32)	base for test data and to address of test routine	est routine
001888	000018A8 0020	00001888		1524+T32	DC	A(X32)	address of test routine	est routine
001888 001888 00188C 00188E	0020	00001888		1524+T32 1525+	DC DC	A(X32) H' 32'		est routine
001888 00188C 00188E	0020 0000	00001888		1524+T32 1525+ 1526+	DC DC DC	A(X32) H' 32' H' 00'	address of test routine test number	est routine
001888 00188C 00188E 001890	0020 0000 0015	00001888		1524+T32 1525+ 1526+ 1527+	DC DC DC DC	A(X32) H' 32' H' 00' H' 21'	address of test routine test number length of comment	est routine
001888 00188C 00188E 001890 001894	0020 0000 0015 000018A8	00001888		1524+T32 1525+ 1526+ 1527+ 1528+	DC DC DC DC DC	A(X32) H' 32' H' 00' H' 21' A(CMT32)	address of test routine test number length of comment address of comment	est routine
001888 00188C 00188E 001890 001894 001898	0020 0000 0015 000018A8 000018C0	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+	DC DC DC DC DC	A(X32) H' 32' H' 00' H' 21' A(CMT32) A(IN32)	address of test routine test number length of comment address of comment address of instruction	est routine
001888 00188C 00188E 001890 001894 001898 00189C	0020 0000 0015 000018A8 000018C0 000018C6	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+	DC DC DC DC DC DC	A(X32) H' 32' H' 00' H' 21' A(CMT32) A(IN32) A(IN32+6)	address of test routine test number length of comment address of comment address of instruction address of v2 source	est routine
001888 00188C 00188E 001890 001894 001898 00189C 0018A0	0020 0000 0015 000018A8 000018C0 000018C6 000018D6	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+	DC DC DC DC DC DC DC DC	A(X32) H' 32' H' 00' H' 21' A(CMT32) A(IN32) A(IN32+6) A(IN32+22)	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source	est routine
001888 00188C 00188E 001890 001894 001898 00189C 0018A0	0020 0000 0015 000018A8 000018C0 000018C6 000018D6	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+	DC DC DC DC DC DC	A(X32) H' 32' H' 00' H' 21' A(CMT32) A(IN32) A(IN32+6)	address of test routine test number length of comment address of comment address of instruction address of v2 source	est routine
001888 00188C 00188E 001890 001894 001898 00189C 0018A0 0018A4	0020 0000 0015 000018A8 000018C0 000018C6 000018D6	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+*	DC DC DC DC DC DC DC DC	A(X32) H' 32' H' 00' H' 21' A(CMI32) A(IN32) A(IN32+6) A(IN32+22) A(IN32+38)	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source	est routine
0001888 000188C 000188E 0001890 0001898 0001898 00018A0 00018A4	0020 0000 0015 000018A8 000018C0 000018C6 000018D6 000018E6	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+* 1534+X32	DC	A(X32) H' 32' H' 00' H' 21' A(CMT32) A(IN32) A(IN32+6) A(IN32+22) A(IN32+38)	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4	est routine
001888 00188C 00188E 001890 001894 001898 00189C 0018A0 0018A4	0020 0000 0015 000018A8 000018C0 000018C6 000018D6 000018E6	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+*	DC DC DC DC DC DC DC DC	A(X32) H' 32' H' 00' H' 21' A(CMI32) A(IN32) A(IN32+6) A(IN32+22) A(IN32+38)	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source	est routine
001888 00188C 00188E 001890 001894 001898 001890 0018A0 0018A4	0020 0000 0015 000018A8 000018C0 000018C6 000018B6 000018E6 7FE5D4D3 40404040 E5F16BE5 F26BE5F3	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+* 1534+X32	DC	A(X32) H' 32' H' 00' H' 21' A(CMT32) A(IN32) A(IN32+6) A(IN32+22) A(IN32+38)	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4	est routine
001888 00188C 00188E 001890 001894 001898 00189C 0018A0 0018A4 0018A8 0018A8 0018B0 0018B8	0020 0000 0015 000018A8 000018C0 000018C6 000018D6 000018E6	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+* 1534+X32 1535+CMF32	DC	A(X32) H' 32' H' 00' H' 21' A(CMI32) A(IN32) A(IN32+6) A(IN32+22) A(IN32+38) OF CL24' "VML	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"'	
001888 000188C 000188E 0001890 0001894 000189C 00018A0 00018A4 00018A8 00018A8 00018B0 00018B0 00018B0	0020 0000 0015 000018A8 000018C0 000018C6 000018B6 000018E6 7FE5D4D3 40404040 E5F16BE5 F26BE5F3	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+* 1534+X32 1535+CMT32	DC D	A(X32) H' 32' H' 00' H' 21' A(CMI32) A(IN32) A(IN32+6) A(IN32+22) A(IN32+38) OF CL24' "VML	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4	
001888 00188C 00188E 001890 001894 001898 00189C 0018A0 0018A4 0018A8 0018A8 0018B0 0018B8 0018C0 0018C0	0020 0000 0015 000018A8 000018C0 000018C6 000018B6 000018E6 7FE5D4D3 40404040 E5F16BE5 F26BE5F3 6BF07F40 40404040	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+* 1534+X32 1535+CMT32	DC D	A(X32) H' 32' H' 00' H' 21' A(CMT32) A(IN32) A(IN32+6) A(IN32+22) A(IN32+38) OF CL24' "VML OF R5	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for perfo	
001888 00188C 00188E 001890 001894 001898 00189C 0018A0 0018A8 0018A8 0018A8 0018B0 0018B0 0018C0 0018C0	0020 0000 0015 000018A8 000018C0 000018C6 000018B6 000018E6 7FE5D4D3 40404040 E5F16BE5 F26BE5F3 6BF07F40 40404040	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+* 1534+X32 1535+CMF32	DC D	A(X32) H' 32' H' 00' H' 21' A(CMT32) A(IN32) A(IN32+6) A(IN32+22) A(IN32+38) OF CL24' "VML OF R5 V1, V2, V3, 0	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for perfo	ormance test
001888 00188C 00188E 001890 001894 001898 00189C 0018A0 0018A8 0018A8 0018A8 0018B0 0018B0 0018C0 0018C0 0018C0	0020 0000 0015 000018A8 000018C0 000018C6 000018B6 000018E6 7FE5D4D3 40404040 E5F16BE5 F26BE5F3 6BF07F40 40404040 E712 3000 00A2 FF020304 05060750	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+* 1534+X32 1535+CMT32	DC D	A(X32) H' 32' H' 00' H' 21' A(CMT32) A(IN32) A(IN32+6) A(IN32+22) A(IN32+38) OF CL24' "VML OF R5 V1, V2, V3, 0	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for perfo	
001888 00188C 00188E 001890 001894 001898 00189C 0018A0 0018A8 0018A8 0018B0 0018B0 0018C0 0018C0 0018C0 0018C6 0018CE	0020 0000 0015 000018A8 000018C0 000018C6 000018B6 000018E6 7FE5D4D3 40404040 E5F16BE5 F26BE5F3 6BF07F40 40404040 E712 3000 00A2 FF020304 05060750 090A0B78 0C0D0EFD	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+* 1534+X32 1535+CMF32 1536+IN32 1537+ 1538 1539	DC D	A(X32) H' 32' H' 00' H' 21' A(CMT32) A(IN32) A(IN32+6) A(IN32+22) A(IN32+38) OF CL24' "VML OF R5 V1, V2, V3, O XL16' FF0203	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance performance address of v4	ormance test v2
001888 00188C 00188E 001890 001894 001898 001890 0018A0 0018A8 0018A8 0018A8 0018B0 0018B0 0018C0 0018C0 0018C0 0018C6	0020 0000 0015 000018A8 000018C0 000018C6 000018B6 000018E6 7FE5D4D3 40404040 E5F16BE5 F26BE5F3 6BF07F40 40404040 E712 3000 00A2 FF020304 05060750 090A0B78 0C0D0EFD FF020304 05060750	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+* 1534+X32 1535+CMF32	DC D	A(X32) H' 32' H' 00' H' 21' A(CMT32) A(IN32) A(IN32+6) A(IN32+22) A(IN32+38) OF CL24' "VML OF R5 V1, V2, V3, O XL16' FF0203	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance performance address of v4	ormance test
001888 000188C 000188E 0001890 0001894 000189C 00018A0 00018A0 00018A8 00018A8 00018B0 00018B0 00018C0 00018C0 00018C0 00018C6 00018CE 00018D6	0020 0000 0015 000018A8 000018C0 000018C6 000018B6 000018E6 7FE5D4D3 40404040 E5F16BE5 F26BE5F3 6BF07F40 40404040 E712 3000 00A2 FF020304 05060750 090A0B78 0C0D0EFD FF020304 05060750 090A0B78 0D0E0FFD	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+* 1534+X32 1535+CMT32 1537+ 1538 1539	DC D	A(X32) H' 32' H' 00' H' 21' A(CMI32) A(IN32) A(IN32+6) A(IN32+22) A(IN32+38) OF CL24' "VML OF R5 V1, V2, V3, 0 XL16' FF02036	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance of v4 0405060750 090A0B780C0D0EFD' value of v4	ormance test v2 v3
001888 00188C 00188E 001890 001894 001898 001890 0018A0 0018A8 0018A8 0018B0 0018B0 0018C0 0018C0 0018C0 0018C6 0018CE 0018D6	0020 0000 0015 000018A8 000018C0 000018C6 000018B6 000018E6 7FE5D4D3 40404040 E5F16BE5 F26BE5F3 6BF07F40 40404040 E712 3000 00A2 FF020304 05060750 090A0B78 0C0D0EFD FF020304 05060750	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+* 1534+X32 1535+CMF32 1536+IN32 1537+ 1538 1539	DC D	A(X32) H' 32' H' 00' H' 21' A(CMI32) A(IN32) A(IN32+6) A(IN32+22) A(IN32+38) OF CL24' "VML OF R5 V1, V2, V3, 0 XL16' FF02036	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance of v4 0405060750 090A0B780C0D0EFD' value of v4	ormance test v2
001888 00188C 00188E 001890 001894 001898 001890 0018A0 0018A8 0018A8 0018B0 0018B0 0018C0 0018C0 0018C0 0018C6 0018C6 0018C6 0018C6 0018C6 0018D6 0018B6	0020 0000 0015 000018A8 000018C0 000018C6 000018B6 000018E6 7FE5D4D3 40404040 E5F16BE5 F26BE5F3 6BF07F40 40404040 E712 3000 00A2 FF020304 05060750 090A0B78 0C0D0EFD FF020304 05060750 090A0B78 0D0E0FFD 00000000 00000002	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+* 1534+X32 1535+CMT32 1537+ 1538 1539	DC D	A(X32) H' 32' H' 00' H' 21' A(CMI32) A(IN32) A(IN32+6) A(IN32+22) A(IN32+38) OF CL24' "VML OF R5 V1, V2, V3, 0 XL16' FF02036	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance of v4 0405060750 090A0B780C0D0EFD' value of v4	ormance test v2 v3
001888 000188C 000188E 0001890 0001894 0001898 00018A0 00018A0 00018A8 00018A8 00018B8 00018B8 00018C0 00018C0 00018C0 00018C6 00018C6 00018C6 00018C6 00018C6	0020 0000 0015 000018A8 000018C0 000018C6 000018B6 000018E6 7FE5D4D3 40404040 E5F16BE5 F26BE5F3 6BF07F40 40404040 E712 3000 00A2 FF020304 05060750 090A0B78 0C0D0EFD FF020304 05060750 090A0B78 0D0E0FFD 00000000 00000002	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+* 1534+X32 1535+CMT32 1537+ 1538 1539 1540	DC D	A(X32) H' 32' H' 00' H' 21' A(CMT32) A(IN32) A(IN32+6) A(IN32+38) OF CL24' "VML OF R5 V1, V2, V3, 0 XL16' FF02030 XL16' FF02030	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance of v2 source address of v4	ormance test v2 v3
001888 00188C 00188E 001890 001894 001898 00189C 0018A0	0020 0000 0015 000018A8 000018C0 000018C6 000018B6 000018E6 7FE5D4D3 40404040 E5F16BE5 F26BE5F3 6BF07F40 40404040 E712 3000 00A2 FF020304 05060750 090A0B78 0C0D0EFD FF020304 05060750 090A0B78 0D0E0FFD 00000000 00000002	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+* 1534+X32 1535+CMT32 1537+ 1538 1539 1540	DC D	A(X32) H' 32' H' 00' H' 21' A(CMT32) A(IN32) A(IN32+6) A(IN32+38) OF CL24' "VML OF R5 V1, V2, V3, 0 XL16' FF02030 XL16' FF02030	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance of v4 0405060750 090A0B780C0D0EFD' value of v4	ormance test v2 v3
001888 00188C 00188E 001890 001894 001898 00189C 0018A0 0018A8 0018A8 0018B0 0018B0 0018C0 0018C0 0018C0 0018C6 0018CE 0018DE 0018B6	0020 0000 0015 000018A8 000018C0 000018C6 000018B6 000018E6 7FE5D4D3 40404040 E5F16BE5 F26BE5F3 6BF07F40 40404040 E712 3000 00A2 FF020304 05060750 090A0B78 0C0D0EFD FF020304 05060750 090A0B78 0D0E0FFD 00000000 00000002	00001888		1524+T32 1525+ 1526+ 1527+ 1528+ 1529+ 1530+ 1531+ 1532+ 1533+* 1534+X32 1535+CMF32 1536+IN32 1537+ 1538 1539 1540 1541 1542 1543 *	DC D	A(X32) H' 32' H' 00' H' 21' A(CMT32) A(IN32) A(IN32+6) A(IN32+22) A(IN32+38) OF CL24' "VML OF R5 V1, V2, V3, 0 XL16' FF02030 XL16' FF02030 XL16' O000000	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance of v3 source address of v4	ormance test v2 v3

1	May	2025	10: 13: 13	Page
	J			O

LOC		•	ce				21 May 2025 10: 13: 13 Page
LUC	OBJECT CODE	ADDR1	ADDR2	STM			
				1546	DIDDOG	1 11373.007	VO VO AUI
00010E0				1547			, V2, V3, 0"'
0018F8		000010E0		1548+	DS	OFD * DE	have Compared data and book mouting
0018F8	00001010	000018F8		1549+	USING	*, K5	base for test data and test routine
0018F8	00001918			1550+T33	DC	A(X33)	address of test routine
0018FC	0021			1551+	DC	H' 33'	test number
0018FE	0000			1552+	DC	H' 00'	1 C
001900	0015			1553+	DC	H' 21'	length of comment
001904	00001918			1554+	DC	A(CMT33)	address of comment
001908	00001930			1555+	DC	A(IN33)	address of instruction
000190C	00001936			1556+	DC	A(IN33+6)	
001910	00001946			1557+	DC	A(IN33+22)	address of v3 source
001914	00001956			1558+	DC	A(IN33+38)	address of v4
2001010				1559+*	DC	ΩE	
0001918	7EEED4C0 40404040			1560+X33	DS	OF CL24' "VMH	V1 V9 V9 A"!
0001918	7FE5D4C8 40404040 E5F16BE5 F26BE5F3			1561+CMT33	DC	CL24 VIVII	V1, V2, V3, 0"'
0001920 0001928							
0001928	6BF07F40 40404040			1562+IN33	DC	OF	avantan instruction for nonformance test
0001930				1562+1N35 1563+		0F R5	zvector instruction for performance test
0001930	E712 3000 00A3			1564	VMH	V1, V2, V3, 0	
0001936	FF020304 05060750			1565	DC		0405060750 090A0B780C0D0EFD' v2
0001936 000193E	090A0B78 0C0D0EFD			1303	DC	ALIU TTULUS	040J0007JU UJUAUD760CUDUEFD V2
000193E	FF020304 05060750			1566	DC	VI 16' FF0203	0405060750 090A0B780D0E0FFD' v3
000194E	090A0B78 0D0E0FFD			1300	DC	ALIU TTULUS	0403000730 030A0D760D0E0FFD V3
0001946	00000000 00000002			1567	DC	XI 16' 000000	000000002 000000000000000' v4
000195E	0000000 00000000			1007	DC	ALIO OUOOO	00000000 V1
OUOIUUL				1568			
				1569 *			
				1570 * E7A4 V	MLE -	- Vector Mul	tiply Logical Even
				1571 *			
				1572			
				1573	PTEST	'"VMLE V1	, V2, V3, 0"'
0001968				1574+	DS	OFD	
0001900							
0001968		00001968		1575+	USING	*, R 5	base for test data and test routine
0001968 0001968	00001988	00001968		1575+ 1576+T34	USI NG DC	*, R5 A(X34)	address of test routine
0001968 0001968 000196C	0022	00001968		1575+ 1576+T34 1577+	USING DC DC	*, R5 A(X34) H' 34'	
0001968 0001968 000196C 000196E	0022 0000	00001968		1575+ 1576+T34 1577+ 1578+	USING DC DC DC	*, R5 A(X34) H' 34' H' 00'	address of test routine test number
0001968 0001968 000196C 000196E 0001970	0022 0000 0015	00001968		1575+ 1576+T34 1577+ 1578+ 1579+	USING DC DC DC DC	*, R5 A(X34) H' 34' H' 00' H' 21'	address of test routine test number length of comment
0001968 0001968 000196C 000196E 0001970	0022 0000 0015 00001988	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+	USING DC DC DC DC DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34)	address of test routine test number length of comment address of comment
0001968 0001968 000196C 000196E 0001970 0001974	0022 0000 0015 00001988 000019A0	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+ 1581+	USING DC DC DC DC DC DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34) A(IN34)	address of test routine test number length of comment address of comment address of instruction
0001968 0001968 000196C 000196E 0001970 0001974 0001978	0022 0000 0015 00001988 000019A0 000019A6	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+ 1581+ 1582+	USING DC DC DC DC DC DC DC DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34) A(IN34) A(IN34+6)	address of test routine test number length of comment address of comment address of instruction address of v2 source
0001968 0001968 000196C 000196E 0001970 0001974 0001978 000197C	0022 0000 0015 00001988 000019A0 000019A6 000019B6	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+ 1581+ 1582+ 1583+	USING DC DC DC DC DC DC DC DC DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34) A(IN34) A(IN34+6) A(IN34+22)	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source
0001968 0001968 000196C 000196E 0001970 0001974 0001978 000197C	0022 0000 0015 00001988 000019A0 000019A6	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+ 1581+ 1582+ 1583+ 1584+	USING DC DC DC DC DC DC DC DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34) A(IN34) A(IN34+6)	address of test routine test number length of comment address of comment address of instruction address of v2 source
0001968 0001968 000196C 000196E 0001970 0001974 0001978 000197C 0001980 0001984	0022 0000 0015 00001988 000019A0 000019A6 000019B6	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+ 1581+ 1582+ 1583+ 1584+ 1585+*	USI NG DC DC DC DC DC DC DC DC DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34) A(IN34) A(IN34+6) A(IN34+22) A(IN34+38)	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source
0001968 0001968 000196C 000196E 0001970 0001974 0001978 000197C 0001980 0001984	0022 0000 0015 00001988 000019A0 000019A6 000019B6 000019C6	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+ 1581+ 1582+ 1583+ 1584+ 1585+* 1586+X34	USING DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34) A(IN34) A(IN34+6) A(IN34+22) A(IN34+38) OF	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4
0001968 0001968 000196C 000196E 0001970 0001974 0001978 000197C 0001980 0001984	0022 0000 0015 00001988 000019A0 000019A6 000019B6 000019C6	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+ 1581+ 1582+ 1583+ 1584+ 1585+*	USI NG DC DC DC DC DC DC DC DC DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34) A(IN34) A(IN34+6) A(IN34+22) A(IN34+38)	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source
0001968 0001968 000196C 0001970 0001974 0001978 000197C 0001980 0001984 0001988 0001988	0022 0000 0015 00001988 000019A0 000019A6 000019B6 000019C6 7FE5D4D3 C5404040 E5F16BE5 F26BE5F3	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+ 1581+ 1582+ 1583+ 1584+ 1585+* 1586+X34	USING DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34) A(IN34) A(IN34+6) A(IN34+22) A(IN34+38) OF	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4
0001968 0001968 000196C 000196E 0001970 0001978 000197C 0001980 0001984 0001988 0001988 0001990 0001998	0022 0000 0015 00001988 000019A0 000019A6 000019B6 000019C6	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+ 1581+ 1582+ 1583+ 1584+ 1585+* 1586+X34 1587+CMF34	USI NG DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34) A(IN34) A(IN34+6) A(IN34+22) A(IN34+38) OF CL24' "VMLE	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"'
0001968 0001968 000196C 000196E 0001970 0001978 000197C 0001980 0001984 0001988 0001988 0001990 0001998	0022 0000 0015 00001988 000019A0 000019A6 000019B6 000019C6 7FE5D4D3 C5404040 E5F16BE5 F26BE5F3	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+ 1581+ 1582+ 1583+ 1584+ 1585+* 1586+X34 1587+CMF34	USI NG DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34) A(IN34) A(IN34+6) A(IN34+22) A(IN34+38) OF CL24' "VMLE	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4
0001968 0001968 000196C 000196E 0001970 0001974 0001978 000197C 0001980 0001984 0001988 0001988 0001990 0001990 0001990 0001940	0022 0000 0015 00001988 000019A0 000019A6 000019B6 000019C6 7FE5D4D3 C5404040 E5F16BE5 F26BE5F3 6BF07F40 40404040	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+ 1581+ 1582+ 1583+ 1584+ 1585+* 1586+X34 1587+CMF34	USI NG DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34) A(IN34) A(IN34+6) A(IN34+22) A(IN34+38) OF CL24' "VMLE OF R5	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance test
0001968 0001968 000196C 000196E 0001970 0001974 0001978 0001980 0001984 0001988 0001988 0001990 0001998 0001990 0001940 00019A0	0022 0000 0015 00001988 000019A0 000019A6 000019B6 000019C6 7FE5D4D3 C5404040 E5F16BE5 F26BE5F3 6BF07F40 40404040	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+ 1581+ 1582+ 1583+ 1584+ 1585+* 1586+X34 1587+CMF34	USING DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34) A(IN34+6) A(IN34+22) A(IN34+38) OF CL24' "VMLE OF R5 V1, V2, V3, O	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance test
0001968 0001968 000196C 000196E 0001970 0001974 0001978 0001980 0001984 0001988 0001988 0001990 0001990 0001940 00019A0 00019A0	0022 0000 0015 00001988 000019A0 000019A6 000019B6 000019C6 7FE5D4D3 C5404040 E5F16BE5 F26BE5F3 6BF07F40 40404040 E712 3000 00A4 FF020304 05060750	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+ 1581+ 1582+ 1583+ 1584+ 1585+* 1586+X34 1587+CMF34	USI NG DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34) A(IN34+6) A(IN34+22) A(IN34+38) OF CL24' "VMLE OF R5 V1, V2, V3, O	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance test
0001968 0001968 000196C 000196E 0001970 0001974 0001978 0001970 0001980 0001984 0001988 0001988 0001990 0001990 0001940 00019A0 00019A0 00019A6 00019AE	0022 0000 0015 00001988 000019A0 000019A6 000019B6 000019C6 7FE5D4D3 C5404040 E5F16BE5 F26BE5F3 6BF07F40 40404040 E712 3000 00A4 FF020304 05060750 090A0B78 0C0D0EFD	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+ 1581+ 1582+ 1583+ 1584+ 1585+* 1586+X34 1587+CMF34 1588+IN34 1589+ 1590 1591	USING DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34) A(IN34) A(IN34+6) A(IN34+22) A(IN34+38) OF CL24' "VMLE OF R5 V1, V2, V3, O XL16' FF0203	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance test 0405060750 090A0B780C0D0EFD' v2
0001968 0001968 000196C 0001970 0001974 0001978 000197C 0001980 0001984 0001988 0001988 0001990 0001990 0001940 00019A0 00019A0	0022 0000 0015 00001988 000019A0 000019A6 000019B6 000019C6 7FE5D4D3 C5404040 E5F16BE5 F26BE5F3 6BF07F40 40404040 E712 3000 00A4 FF020304 05060750	00001968		1575+ 1576+T34 1577+ 1578+ 1579+ 1580+ 1581+ 1582+ 1583+ 1584+ 1585+* 1586+X34 1587+CMF34	USING DC	*, R5 A(X34) H' 34' H' 00' H' 21' A(CMT34) A(IN34) A(IN34+6) A(IN34+22) A(IN34+38) OF CL24' "VMLE OF R5 V1, V2, V3, O XL16' FF0203	address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance test

ASMA Ver.	0.7.0 zvector-e7-	99-performand	ce				21 May 2025 10: 13: 13 Page	40
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
000019C6 000019CE	00000000 00000002 00000000 00000000			1593	DC	XL16' 0000000	000000002 0000000000000000000 v4	
				1594 1595 *				
				1596 * E7A5 V 1597 *	MLO -	· Vector Mult	ciply Logical Odd	
				1598		! !! \$7\$# O \$74	VO VO AUI	
000019D8				1599 1600+	DS	' "VMLO V1, OFD	V2, V3, 0"'	
000019D8 000019D8	000019F8	000019D8		1601+ 1602+T35	USI NG DC	*, R5 A(X35)	base for test data and test routine address of test routine	
000019DC	0023			1603+	DC	H' 35'	test number	
000019DE 000019E0	0000 0015			1604+ 1605+	DC DC	H' 00' H' 21'	length of comment	
000019E4	000019F8			1606+	DC	A(CMT35)	address of comment	
000019E8 000019EC	00001A10 00001A16			1607+ 1608+	DC DC	A(IN35) A(IN35+6)	address of instruction address of v2 source	
000019EC 000019F0	00001A16 00001A26			1609+	DC	$\begin{array}{c} A(1N35+0) \\ A(1N35+22) \end{array}$	address of v2 source	
000019F4	00001A36			1610+ 1611+*	DC	A(IN35+38)	address of v4	
000019F8	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			1612+X35	DS	OF	*** *** *** ***	
000019F8 00001A00	7FE5D4D3 D6404040 E5F16BE5 F26BE5F3			1613+CMT35	DC	CL24' "VML0	V1, V2, V3, 0"'	
00001A00	6BF07F40 40404040							
00001A10 00001A10				1614+IN35 1615+	DC DROP	OF R5	zvector instruction for performance test	
00001A10	E712 3000 00A5			1616	VMLO	V1, V2, V3, 0	107000770 00010P70000P0FFP1 0	
00001A16 00001A1E	FF020304 05060750 090A0B78 0C0D0EFD			1617	DC	XL16' FF02030	0405060750 090A0B780C0D0EFD' v2	
00001A26 00001A2E	FF020304 05060750 090A0B78 0D0E0FFD			1618	DC	XL16' FF02030	0405060750 090A0B780D0E0FFD' v3	
00001A36 00001A3E	00000000 00000002 00000000 00000000			1619	DC	XL16' 0000000	000000002 0000000000000000000 v4	
OUOOTASE	0000000 0000000			1620 1621 *				
				1622 * E7A6 V	/ME -			
				1623 *		·		
				1624 1625	PTFST	' "VME V1,	V2, V3, 0"'	
00001A48				1626 +	DS	OFD		
00001A48	00001100	00001A48		1627+	USING		base for test data and test routine	
00001A48 00001A4C	00001A68 0024			1628+T36 1629+	DC DC	A(X36) H' 36'	address of test routine test number	
00001A4C 00001A4E	0000			1630+	DC DC	H' 00'	Cest number	
00001A50	0015			1631+	DC	H' 21'	length of comment	
00001A54	00001A68			1632+	DC DC	A(CMT36)	address of comment	
00001A58 00001A5C	00001A80 00001A86			1633+ 1634+	DC DC	A(IN36) A(IN36+6)	address of instruction address of v2 source	
00001A60	00001A96			1635+	DC	A(IN36+22)	address of v3 source	
00001A64	00001AA6			1636+	DC	A(IN36+38)	address of v4	
00001A68 00001A68	7FE5D4C5 40404040			1637+* 1638+X36 1639+CMT36	DS DC	OF CL24' "VME	V1, V2, V3, 0"'	
00001A70 00001A78 00001A80	E5F16BE5 F26BE5F3 6BF07F40 40404040			1640+IN36	DC	OF VIIZ	zvector instruction for performance test	
OUUTAOU				1040+11190	DC	OI.	Zvector instruction for performance test	

ASMA Ver.	0. 7. 0 zvector- e7- 9	9- performan	ce					21 May 202	25 10: 13: 13	Page	41
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
00001A80 00001A80	E712 3000 00A6			1641+ 1642	DROP VME	R5 V1, V2, V3, O)				
00001A86 00001A8E	FF020304 05060750 090A0B78 0C0D0EFD			1643	DC	XL16' FF0203	304050607	750 090A0B780C0D0EFD'	v2		
00001A96	FF020304 05060750 090A0B78 0D0E0FFD			1644	DC	XL16' FF0203	304050607	750 090A0B780D0E0FFD'	v3		
00001AA6	00000000 00000002 00000000 00000000			1645	DC	XL16' 000000	00000000	002 00000000000000000	v 4		
				1646 1647 *							
				1648 * E7A7 V	MD -	Vector Mul	tiply Od	ld 			
				1650							
00001AB8				1651 1652+	PTEST DS	' "VMD V1	1, V2, V3, C)"'			
00001AB8	00004470	00001AB8		1653+	USING	*, R 5		pase for test data and		ne	
00001AB8 00001ABC	00001AD8 0025			1654+T37 1655+	DC DC	A(X37) H' 37'		nddress of test routing test number	ne		
00001ABE	0000			1656+	DC	H' 00'					
00001AC0 00001AC4	0015 00001AD8			1657+ 1658+	DC DC	H' 21' A(CMT37)	2	ength of comment			
00001AC8 00001ACC	00001AF0 00001AF6			1659+ 1660+	DC	A(IN37)	a	nddress of instruction	n		
00001AD0	00001B06			1661+	DC DC	A(IN37+6) A(IN37+22)	a	address of v2 source address of v3 source			
00001AD4	00001B16			1662+ 1663+*	DC	A(IN37+38)	а	nddress of v4			
00001AD8 00001AD8	7FE5D4D6 40404040			1664+X37 1665+СМГ37	DS DC	OF CL24' "VMD	V1, V2,	V3, 0"'			
00001AE0 00001AE8	E5F16BE5 F26BE5F3 6BF07F40 40404040										
00001AF0 00001AF0				1666+IN37 1667+	DC DROP	0F	zvect	cor instruction for pe	erformance t	est	
00001AF0	E712 3000 00A7			1668	VMD	V1, V2, V3, (_		
00001AF6 00001AFE	FF020304 05060750 090A0B78 0C0D0EFD			1669	DC	XL16' FF0203	304050607	750 090A0B780C0D0EFD'	v2		
	FF020304 05060750 090A0B78 0D0E0FFD			1670	DC	XL16' FF0203	304050607	750 090A0B780D0E0FFD'	v3		
00001B16	0000000 00000002			1671	DC	XL16' 000000	00000000	002 00000000000000000000000000000000000	v4		
00001B1E	00000000 00000000			1672 1673 *							
				1674 * E7A9 V	MALH -	Vector Mul	ltiply ar	ıd Add Logi cal Hi gh			
				1675 * 1676			. No No	74.00			
00001B28				1677 1678+	DS	' "VMALH VI OFD	ı, vz, v3, \	/ 4, U '''			
00001B28 00001B28	00001B48	00001B28		1679+ 1680+T38	USING			oase for test data and address of test routin		ne	
00001B2C	0026			1681+	DC	H'38'		test number	ie		
00001B2E 00001B30	0000 0018			1682+ 1683+	DC DC	H' 00' H' 24'	1	ength of comment			
00001B34	00001B48			1684+	DC	A(CMT38)	a	nddress of comment	_		
00001B38 00001B3C	00001B60 00001B66			1685+ 1686+	DC DC	A(IN38) A(IN38+6)		nddress of instruction address of v2 source	11		
00001B40 00001B44	00001B76			1687+ 1688+	DC DC	A(IN38+22) A(IN38+38)	а	address of v3 source address of v4			

ASMA Ver.	0. 7. 0 zvector- e7- 9	99-performan	ice						21 May 2025	10: 13: 13	Page	42
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
0001B48 0001B48 0001B50 0001B58	7FE5D4C1 D3C84040 E5F16BE5 F26BE5F3 6BE5F46B F07F4040			1689+* 1690+Х38 1691+СМГ38	DS DC	OF CL24' "VMALH	V1, V2,	V3, V4, 0"'				
0001B60 0001B60	E712 3000 40A9			1692+IN38 1693+ 1694	DC DROP VMALH	0F R5 V1, V2, V3, v4		or instruc	ction for per	rformance t	test	
0001B66	FF020304 05060708 090A0B0C 0D0E0F10			1695	DC	XL16' FF02030		08 090A0B0	OCODOEOF10'	v2		
0001B76	FF020304 05060708 090A0B0C 0D0E0F10			1696	DC	XL16' FF02030	4050607	08 090A0B0	OCODOEOF10'	v3		
0001B86	FF020304 05060708 090A0B0C 0D0E0F10			1697	DC	XL16' FF02030	4050607	08 090A0B0	OCODOEOF10'	v4		
				1698 1699 *								
				1700 * E7AA	VMAL -	 Vector Mult 	iply and	d Add Low				
				1701 * 1702 1703			V2, V3, V					
0001B98 0001B98 0001B98	00001BB8	00001B98		1704+ 1705+ 1706+T39	DS USING DC	0FD *, R5 A(X39)	b	ase for to	est data and test routine		ne	
0001B9C 0001B9E 0001BA0	0027 0000 0018			1707+ 1708+ 1709+	DC DC DC	H' 39' H' 00' H' 24'		est number ength of o				
0001BA8				1710+ 1711+ 1712+	DC DC DC	A(CMT39) A(IN39) A(IN39+6)	a		comment instruction v2 source			
0001BB0	00001BE6 00001BF6			1713+ 1714+ 1715+*	DC DC	A(IN39+22) A(IN39+38)	a		v3 source			
0001BC0	7FE5D4C1 D3404040 E5F16BE5 F26BE5F3			1716+X39 1717+СМГЗ9	DS DC	OF CL24' "VMAL	V1, V2,	V3, V4, 0"'				
0001BD0 0001BD0	6BE5F46B F07F4040			1718+IN39 1719+	DC DROP	OF R5		or instruc	ction for per	rformance t	test	
0001BD6	E712 3000 40AA FF020304 05060708 090A0B0C 0D0E0F10			1720 1721	VMAL DC	V1, V2, V3, v4 XL16' FF02030		08 090A0B0	OCODOEOF10'	v2		
0001BE6	FF020304 05060708 090A0B0C 0D0E0F10			1722	DC	XL16' FF02030	4050607	08 090A0B0	OCODOEOF10'	v3		
0001BF6	FF020304 05060708 090A0B0C 0D0E0F10			1723	DC	XL16' FF02030	4050607	08 090A0B0	OCODOEOF10'	v4		
				1724 1725 *								
				1726 * E7AB \\ 1727 *	VMAH -	- Vector Mult		d Add High				
0001C08				1728 1729 1730+		' "VMAH V1,	V2, V3, V	4, 0"'				
0001C08		00001C08		1731+ 1732+T40	USING	*, R 5			est data and		ne	

DC DC DC

A(X40) H' 40'

H' 00'

1732+T40 1733+

1734+

address of test routine

test number

00001C08 00001C0C

00001C0E

00001C28 0028

		-	-			
.0C	OBJECT CODE	ADDR1	ADDR2 STMT			
001C10	0018		1735+	DC	H' 24'	length of comment
01C14	00001C28		1736+	DC	A(CMT40)	address of comment
01C18	00001C40		1737+	DC	A(IN40)	address of instruction
01C1C	00001C46		1738+	DC	A(IN40+6)	address of v2 source
01C20			1739+	DC	A(IN40+22)	address of v3 source
01C24	00001C66		1740+	DC	A(IN40+38)	address of v4
			1741+*			
01C28	MEERD ACA COACACAC		1742+X40	DS	OF	NA NO NO NA OUI
01C28	7FE5D4C1 C8404040		1743+CMT40	D DC	CL24' "VMAH	V1, V2, V3, V4, 0"'
01C30	E5F16BE5 F26BE5F3					
01C38	6BE5F46B F07F4040		1744.TN40	DC .	OF	avantan instruction for nonformance test
)1C40			1744+IN40	DC DROP	OF R5	zvector instruction for performance test
01C40 01C40	E712 3000 40AB		1745+ 1746	VMAH	V1, V2, V3, v	4.0
01C40 01C46	FF020304 05060708		1740	DC		4, 0 0405060708
01C46 01C4E	090A0B0C 0D0E0F10		1/4/	DС	ALIU FFULUS	υτυσυσυτύο υσυλυμύνουντιτί να
01C4E 01C56	FF020304 05060708		1748	DC	XI 16' EEUSUS	0405060708 090A0B0C0D0E0F10' v3
01C5E			1/40	DС	ALIU TTUAUS	O TO TOO O TO
01C3E	FF020304 05060708		1749	DC	XI.16' FF0203	0405060708 090A0B0C0D0E0F10' v4
01C6E			1740	ЪС	ALIU TTUKUJ	O TOO OO O
OIOUL	JOURIDDOC ODULOT 10		1750			
						tiply and Add Logical Even
			1753 *			1 /
			1754			
			1755		''WMALE V1	, V2, V3, V4, 0"'
01C78			1756+	DS	OFD	
01C78		00001C78	1757+		*, R5	base for test data and test routine
01C78	00001C98		1758+T41	DC	A(X41)	address of test routine
001C7C	0029		1759+	DC	H' 41'	test number
01C7E	0000		1760+	DC	H' 00'	1 .1 0
01C80	0018		1761+	DC	H' 24'	length of comment
01C84	00001C98		1762+	DC	A(CMT41)	address of comment
	00001CB0		1763+	DC DC	A(IN41)	address of instruction
01C8C			1764+	DC	A(IN41+6)	address of v2 source
	00001CC6		1765+	DC DC	A(IN41+22)	address of v3 source
01094	00001CD6		1766+ 1767+*	DC	A(IN41+38)	address of v4
01C98			1767+** 1768+X41	DS	OF	
01030	7FE5D4C1 D3C54040		1769+CMT41			V1, V2, V3, V4, 0"'
በ1ሮዓዩ	E5F16BE5 F26BE5F3		1705+CM14.	ı DC	OLAT VINLL	TI, TW, TU, TI, U
01CA0						
01CA0 01CA8	6BE5F46B F07F4040		1770±1 N41	DC	OF	zvector instruction for performance test
01CA0 01CA8 01CB0			1770+IN41 1771+	DC DROP	OF R5	zvector instruction for performance test
01CA0 01CA8 01CB0 01CB0	6BE5F46B F07F4040		1771+	DROP	R5	•
01CA0 01CA8 01CB0 01CB0 01CB0	6BE5F46B F07F4040 E712 3000 40AC		1771+ 1772	DROP	R5 V1, V2, V3, v	4, 0
01CA0 01CA8 01CB0 01CB0 01CB0 01CB6	6BE5F46B F07F4040 E712 3000 40AC FF020304 05060708		1771+	DROP VMALE	R5 V1, V2, V3, v	4, 0
01CA0 01CA8 01CB0 01CB0 01CB0 01CB6 01CBE	6BE5F46B F07F4040 E712 3000 40AC FF020304 05060708 090A0B0C 0D0E0F10		1771+ 1772	DROP VMALE	R5 V1, V2, V3, v XL16' FF0203	4, 0
01CA0 01CA8 01CB0 01CB0 01CB0 01CB6 01CBE	6BE5F46B F07F4040 E712 3000 40AC FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708		1771+ 1772 1773	DROP VMALE DC	R5 V1, V2, V3, v XL16' FF0203	4, 0 0405060708 090A0B0C0D0E0F10' v2
01CA0 01CA8 01CB0 01CB0 01CB0 01CB6 01CBE 01CC6	6BE5F46B F07F4040 E712 3000 40AC FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708		1771+ 1772 1773	DROP VMALE DC	R5 V1, V2, V3, v XL16' FF0203 XL16' FF0203	4, 0 0405060708 090A0B0C0D0E0F10' v2
	6BE5F46B F07F4040 E712 3000 40AC FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10		1771+ 1772 1773	DROP VMALE DC DC	R5 V1, V2, V3, v XL16' FF0203 XL16' FF0203	4, 0 0405060708 090A0B0C0D0E0F10' v2 0405060708 090A0B0C0D0E0F10' v3
01CA0 01CA8 01CB0 01CB0 01CB0 01CB6 01CBE 01CC6 01CCE 01CCE	6BE5F46B F07F4040 E712 3000 40AC FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708		1771+ 1772 1773 1774 1775	DROP VMALE DC DC DC	R5 V1, V2, V3, v XL16' FF0203 XL16' FF0203 XL16' FF0203	4, 0 0405060708 090A0B0C0D0E0F10' v2 0405060708 090A0B0C0D0E0F10' v3 0405060708 090A0B0C0D0E0F10' v4
01CA0 01CA8 01CB0 01CB0 01CB0 01CB6 01CBE 01CC6 01CCE	6BE5F46B F07F4040 E712 3000 40AC FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708		1771+ 1772 1773 1774 1775 1776 1777 *	DROP VMALE DC DC DC	R5 V1, V2, V3, v XL16' FF0203 XL16' FF0203 XL16' FF0203	4, 0 0405060708 090A0B0C0D0E0F10' v2 0405060708 090A0B0C0D0E0F10' v3 0405060708 090A0B0C0D0E0F10' v4
01CA0 01CA8 01CB0 01CB0 01CB0 01CB6 01CBE 01CC6 01CCE	6BE5F46B F07F4040 E712 3000 40AC FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708		1771+ 1772 1773 1774 1775 1776 1777 * 1778 * E7	DROP VMALE DC DC DC	R5 V1, V2, V3, v XL16' FF0203 XL16' FF0203 XL16' FF0203	4, 0 0405060708 090A0B0C0D0E0F10' v2 0405060708 090A0B0C0D0E0F10' v3 0405060708 090A0B0C0D0E0F10' v4
01CA0 01CA8 01CB0 01CB0 01CB0 01CB6 01CBE 01CC6 01CCE 01CCE	6BE5F46B F07F4040 E712 3000 40AC FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708		1771+ 1772 1773 1774 1775 1776 1777 * 1778 * E7	DROP VMALE DC DC DC	R5 V1, V2, V3, v XL16' FF0203 XL16' FF0203 XL16' FF0203	4, 0 0405060708 090A0B0C0D0E0F10' v2 0405060708 090A0B0C0D0E0F10' v3 0405060708 090A0B0C0D0E0F10' v4

zvector instruction for performance test

v2

v3

v4

E5F16BE5 F26BE5F3 6BE5F46B F07F4040

FF020304 05060708

090A0B0C 0D0E0F10

FF020304 05060708

090A0B0C 0D0E0F10

FF020304 05060708

E712 3000 40AE

ASMA Ver. 0.7.0 zvector-e7-99-performance

ADDR1

00001CE8

ADDR2

STM

1781

1782+

1783+

1785+

1786+

1787+

1788+

1789+

1790+

1791+

1792+

1793+*

1797+

1798

1799

1794+X42

1795+CMT42

1796+IN42

1822+IN43

1823+

1824

1825

1826

1827

1784+T42

DS

DC

DC

DC

DC

DC

DC

DC

DC

DC

DS

DC

DC

DC

OFD

A(X42)

H' 42'

H' 00'

H' 24'

0F

0F

DROP R5

A(CMT42)

A(IN42)

A(IN42+6)

A(IN42+22)

A(IN42+38)

VMALE V1, V2, V3, v4, 0

USING *, R5

OBJECT CODE

7FE5D4C1 D3C54040

E5F16BE5 F26BE5F3

6BE5F46B F07F4040

FF020304 05060708

090A0B0C 0D0E0F10

FF020304 05060708

E712 3000 40AC

00001D08

00001D08

00001D20

00001D26

00001D36

00001D46

002A

0000

0018

LOC

00001CE8

00001CE8

00001CE8

00001CEC

00001CEE

00001CF0

00001CF4

00001CF8

00001CFC

00001D00

00001D04

00001D08

00001D08

00001D10

00001D18

00001D20

00001D20

00001D20

00001D26

00001D2E 00001D36

00001D80

00001D88

00001D90

00001D90

00001D90

00001D96

00001D9E 00001DA6

00001DAE

00001DB6

1800 DC XL16' FF02030405060708 090A0B0C0D0E0F10' DC 1801 XL16' FF02030405060708 090A0B0C0D0E0F10' 1802 1803 *-----1804 * E7AE VMAE - Vector Multiply and Add Even 1805 *-----1806 PTEST ' "VMAE V1, V2, V3, V4, 0"' 1807 1808+ DS **OFD** USING *, R5 1809+ 1810+T43 DC A(X43)H' 43' 1811+ DC test number 1812+ DC H' 00' 1813+ DC H' 24' DC A(CMT43) 1814+ DC 1815+ A(IN43) DC A(IN43+6)1816+ 1817+ DC A(IN43+22)1818+ DC A(IN43+38)address of v4 1819+* 1820+X43 DS CL24' "VMAE V1, V2, V3, V4, 0"' 1821+CMT43 DC

0F

R5

V1, V2, V3, v4, 0

XL16' FF02030405060708 090A0B0C0D0E0F10'

XL16' FF02030405060708 090A0B0C0D0E0F10'

XL16' FF02030405060708 090A0B0C0D0E0F10'

DC

DC

DC

DC

DROP

VMAE

PTEST ' "VMALE V1, V2, V3, V4, 0"'

DROP

1875+

R5

00001E70

ASMA Ver.	0. 7. 0 zvector- e7- 9	9- performan	ce				21 May 2025	10: 13: 13	Page	46
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00001E70 00001E76 00001E7E	E712 3000 00B4 FF020304 05060708 090A0B0C 0D0E0F10			1876 1877	VGFM DC	V1, V2, V3, 0 XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v2		
00001E86	FF020304 05060708 090A0B0C 0D0E0F10			1878	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v3		
00001E96	FF020304 05060708 090A0B0C 0D0E0F10			1879	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v4		
				1880 1881 *						
				1883 *	GFMA -	- Vector Galois Fi	eld Multiply Sum and Acc	umulate		
00001EA8				1884 1885 1886+	PTEST DS	' "VGFMA V1, V2, V3 OFD	, V4, 0"'			
00001EA8 00001EA8 00001EAC	00001EC8 002E	00001EA8		1887+ 1888+T46 1889+		*, R5 A(X46) H' 46'	base for test data and address of test routine test number		ne	
00001EAE 00001EB0 00001EB4	0000 0018 00001EC8			1890+ 1891+ 1892+	DC DC DC	H' 00' H' 24' A(CMT46)	length of comment address of comment			
00001EB8 00001EBC 00001EC0	00001EE0 00001EE6 00001EF6			1893+ 1894+ 1895+	DC DC DC	A(IN46) A(IN46+6) A(IN46+22)	address of instruction address of v2 source address of v3 source			
00001EC4	00001F06			1896+ 1897+*	DC	A(IN46+38)	address of v4			
00001EC8 00001EC8 00001ED0 00001ED8	7FE5C7C6 D4C14040 E5F16BE5 F26BE5F3 6BE5F46B F07F4040			1898+X46 1899+СМГ46	DS DC	OF CL24' "VGFMA V1, V	2, V3, V4, 0"'			
00001EE0 00001EE0 00001EE0	E712 3000 40BC			1900+IN46 1901+ 1902	DC DROP VGFMA	0F zve R5 V1, V2, V3, V4, 0	ctor instruction for per	formance to	est	
00001EEE	FF020304 05060708 090A0B0C 0D0E0F10			1903	DC		0708 090A0B0C0D0E0F10'	v2		
				1904	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v3		
	FF020304 05060708 090A0B0C 0D0E0F10			1905	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v4		
				1906 1907 * 1908 * E7D4 V	UPLL ·	- Vector Unpack Lo	gi cal Low			
00004740				1909 * 1910 1911		' "VUPLL V1, V2, 0"				
00001F18 00001F18 00001F18	00001F38	00001F18		1912+ 1913+ 1914+T47	DS USING DC	A(X47)	base for test data and address of test routine		ne	
00001F1C 00001F1E 00001F20	002F 0000 0012			1915+ 1916+ 1917+	DC DC DC	H' 47' H' 00' H' 18'	length of comment			
00001F24 00001F28 00001F2C	00001F38 00001F50 00001F56			1918+ 1919+ 1920+	DC DC DC	A(CMT47) A(IN47) A(IN47+6)	address of comment address of instruction address of v2 source			
00001F30	00001F66			1921+ 1922+ 1923+*	DC DC	A(IN47+22) A(IN47+38)	address of v3 source address of v4			

ASMA Ver.	0. 7. 0 zvector- e7- 9	9- performance				21 May 2025 10:13:13 Page 47
LOC	OBJECT CODE	ADDR1 ADDR2	STMF			
00001F38 00001F38 00001F40 00001F48	7FE5E4D7 D3D34040 E5F16BE5 F26BF07F 40404040 40404040		1924+X47 1925+CMT47	DS DC	OF CL24' "VUPLL V	1, V2, 0"'
00001F50			1926+IN47	DC	OF 2	zvector instruction for performance test
00001F56	E712 0000 00D4 FF020304 05060708		1927+ 1928 1929	DROP VUPLL DC	V1, V2, 0	5060708 090A0B0C0D0E0F10' v2
00001F6E	FF020304 05060708 090A0B0C 0D0E0F10		1930	DC	XL16' FF0203040	5060708 090A0B0C0D0E0F10' v3
	FF020304 05060708 090A0B0C 0D0E0F10		1931 1932	DC	XL16' FF0203040	5060708 090A0B0C0D0E0F10' v4
			1933 * 1934 * E7D5 \ 1935 *		- Vector Unpack	Logi cal Hi gh
			1936 1937	PTEST	' "VUPLH V1, V2,	. 0"'
00001F88		00001700	1938+	DS	OFD	
00001F88 00001F88 00001F8C	00001FA8 0030	00001F88	1939+ 1940+T48 1941+	DC DC	*, R5 A(X48) H' 48'	base for test data and test routine address of test routine test number
00001F8E 00001F90	0000 0012		1942+ 1943+	DC DC	H' 00' H' 18'	longth of comment
00001F94	00001FA8		1944+	DC	A(CMT48)	length of comment address of comment
00001F98 00001F9C 00001FA0	00001FC0 00001FC6 00001FD6		1945+ 1946+ 1947+	DC DC DC	A(IN48) A(IN48+6) A(IN48+22)	address of instruction address of v2 source address of v3 source
00001FA4 00001FA8			1948+ 1949+* 1950+X48	DC DS	A(IN48+38) OF	address of v4
	7FE5E4D7 D3C84040 E5F16BE5 F26BF07F 40404040 40404040		1951+CMT48			1, V2, 0"'
00001FC0 00001FC0			1952+IN48 1953+	DC DROP	R5	zvector instruction for performance test
00001FC0 00001FC6 00001FCE	FF020304 05060708 090A0B0C 0D0E0F10		1954 1955	DC		5060708 090A0B0C0D0E0F10' v2
00001FD6 00001FDE 00001FE6	FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708		1956 1957	DC DC		5060708 090A0B0C0D0E0F10' v3 5060708 090A0B0C0D0E0F10' v4
00001FE6	090A0B0C 0D0E0F10		1958	DC	ALIO FIUAUSU4U	OUGO TO GOUNDUCODUEUT IU V4
			1959 * 1960 * E7D6 \	VUPL	- Vector Unpack	Low
			1961 * 1962 1963		' "VUPL V1, V2,	, 0"'
00001FF8 00001FF8 00001FF8	00002018	00001FF8	1964+ 1965+ 1966+T49	DS USING DC	OFD	base for test data and test routine address of test routine
00001FFC 00001FFE 00002000	0031 0000 0012		1967+ 1968+ 1969+	DC DC DC	H' 49' H' 00' H' 18'	test number
00002000	UU1&		1303+	DC	11 10	length of comment

ASMA Ver.	0. 7. 0 zvector-e7-	99- performan	ce				21 May 2025	5 10: 13: 13	Page	48
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00002004 00002008	00002018 00002030			1970+ 1971+	DC DC	A(CMT49) A(IN49)	address of comment address of instruction			
	00002036			1972+	DC	A(IN49+6)				
	00002046			1973+	DC	A(IN49+22)	address of v3 source			
0002014	00002056			1974+	DC	A(IN49+38)	address of v4			
00002018				1975+* 1976+X49	DC	OE				
0002018	7FE5E4D7 D3404040			1970+X49 1977+CMT49	DS DC	OF CL24' "VUPL	V1, V2, 0"'			
0002010	E5F16BE5 F26BF07F				ЪС	CL&4 VUIL	V1, V2, U			
0002028	40404040 40404040									
0002030				1978+IN49	DC	0F	zvector instruction for per	rformance t	est	
0002030	TT40 0000 00D0			1979+	DROP	R5				
	E712 0000 00D6 FF020304 05060708			1980	VUPL	V1, V2, 0	0.405060709 00040D0C0D0E0E10!	0		
	090A0B0C 0D0E0F10			1981	DC	ALIO FFUZUS	0405060708 090A0B0C0D0E0F10'	v2		
	FF020304 05060708			1982	DC	XL16' FF0203	0405060708 090A0B0C0D0E0F10'	$\mathbf{v3}$		
	090A0B0C 0D0E0F10							- -		
				1983	DC	XL16' FF0203	0405060708 090A0B0C0D0E0F10'	v4		
000205E	O9OAOBOC ODOEOF10			4004						
				1984						
						- Vector Unp				
				1987 *		- vector onp	ack mgn			
				1988						
				1989			, V2, 0"'			
0002068				1990+	DS	OFD				
0002068	0000000	00002068		1991+	USING	*, R 5	base for test data and	test routi	ne	
				1000 TEO			-116 ++	_		
	00002088			1992+T50	DC	A(X50)	address of test routing	e		
000206C	0032			1993+	DC DC	A(X50) H' 50'	address of test routing test number	e		
000206C 000206E					DC	A(X50)	test number	e		
0000206C 0000206E 00002070 00002074	0032 0000 0012 00002088			1993+ 1994+ 1995+ 1996+	DC DC DC DC DC	A(X50) H' 50' H' 00' H' 18' A(CMT50)	test number length of comment address of comment	e		
000206C 000206E 0002070 0002074 00002078	0032 0000 0012 00002088 000020A0			1993+ 1994+ 1995+ 1996+ 1997+	DC DC DC DC DC	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50)	test number length of comment address of comment address of instruction	e		
000206C 0000206E 00002070 00002074 00002078	0032 0000 0012 00002088 000020A0 000020A6			1993+ 1994+ 1995+ 1996+ 1997+ 1998+	DC DC DC DC DC DC	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+6)	length of comment address of comment address of instruction address of v2 source	e		
000206C 000206E 0002070 0002074 0002078 000207C	0032 0000 0012 00002088 000020A0 000020A6 000020B6			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+	DC DC DC DC DC DC DC	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+6) A(IN50+22)	length of comment address of comment address of instruction address of v2 source address of v3 source	e		
0000206C 0000206E 00002070 00002074 00002078 0000207C	0032 0000 0012 00002088 000020A0 000020A6			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+	DC DC DC DC DC DC	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+6)	length of comment address of comment address of instruction address of v2 source	e		
0000206C 0000206E 00002070 00002074 00002078 0000207C 00002080 00002084	0032 0000 0012 00002088 000020A0 000020A6 000020B6			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+	DC DC DC DC DC DC DC	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+6) A(IN50+22) A(IN50+38)	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4	e e		
0000206C 0000206E 00002070 00002074 0000207C 00002080 00002084	0032 0000 0012 00002088 000020A0 000020A6 000020B6 000020C6			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+ 2001+*	DC DC DC DC DC DC DC DC	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+6) A(IN50+22) A(IN50+38)	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4	e e		
0000206C 0000206E 00002070 00002074 0000207C 00002080 00002084 00002088 00002088	0032 0000 0012 00002088 000020A0 000020A6 000020B6 000020C6 7FE5E4D7 C8404040 E5F16BE5 F26BF07F			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+ 2001+* 2002+X50	DC	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+6) A(IN50+22) A(IN50+38)	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4	e		
0000206C 0000206E 00002070 00002074 0000207C 00002080 00002084 00002088 00002088 00002090 00002098	0032 0000 0012 00002088 000020A0 000020A6 000020B6 000020C6			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+ 2001+* 2002+X50 2003+CMT50	DC	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+6) A(IN50+22) A(IN50+38) OF CL24' "VUPH	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4		ost	
000206C 000206E 0002070 0002074 00002078 00002080 00002084 00002088 00002088 00002088 00002088	0032 0000 0012 00002088 000020A0 000020A6 000020B6 000020C6 7FE5E4D7 C8404040 E5F16BE5 F26BF07F			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+ 2001+* 2002+X50 2003+CMT50	DC	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+6) A(IN50+22) A(IN50+38) OF CL24' "VUPH	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4		est	
000206C 0000206E 00002070 00002074 0000207C 00002080 00002084 00002088 00002088 00002090 00002090 00002040	0032 0000 0012 00002088 000020A0 000020A6 000020C6 7FE5E4D7 C8404040 E5F16BE5 F26BF07F 40404040 40404040			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+ 2001+* 2002+X50 2003+CMT50	DC D	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+22) A(IN50+38) OF CL24' "VUPH	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4		æst	
000206C 0000206E 00002070 00002074 0000207C 00002080 00002084 00002088 00002088 00002088 00002090 00002090 000020A0 000020A0	0032 0000 0012 00002088 000020A0 000020A6 000020C6 7FE5E4D7 C8404040 E5F16BE5 F26BF07F 40404040 40404040			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+ 2001+* 2002+X50 2003+CMT50	DC	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+22) A(IN50+38) OF CL24' "VUPH OF R5 V1, V2, 0	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4		æst	
000206C 0000206E 00002070 0002074 00002078 00002080 00002084 00002088 00002088 00002088 00002090 000020A0 000020A0 000020A0	0032 0000 0012 00002088 000020A0 000020A6 000020C6 7FE5E4D7 C8404040 E5F16BE5 F26BF07F 40404040 40404040 E712 0000 00D7 FF020304 05060708 090A0B0C 0D0E0F10			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+ 2001+* 2002+X50 2003+CMI50 2004+IN50 2005+ 2006 2007	DC D	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+22) A(IN50+38) OF CL24' "VUPH OF R5 V1, V2, 0 XL16' FF0203	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, O"' zvector instruction for per 0405060708 090A0B0C0D0E0F10'	rformance t	est	
000206C 000206E 0002070 0002074 0002078 000207C 0002080 0002084 0002088 0002088 0002090 0002090 00020A0 00020A0 00020A6 00020A6	0032 0000 0012 00002088 000020A6 000020A6 000020C6 7FE5E4D7 C8404040 E5F16BE5 F26BF07F 40404040 40404040 E712 0000 00D7 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+ 2001+* 2002+X50 2003+CMT50 2004+IN50 2005+ 2006	DC D	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+22) A(IN50+38) OF CL24' "VUPH OF R5 V1, V2, 0 XL16' FF0203	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, O"' zvector instruction for per	rformance t	est	
000206C 000206E 0002070 0002074 0002078 0002080 0002084 0002088 0002088 0002088 0002090 0002090 00020A0 00020A0 00020A6 00020AE 00020BE	0032 0000 0012 00002088 000020A6 000020A6 000020C6 7FE5E4D7 C8404040 E5F16BE5 F26BF07F 40404040 40404040 E712 0000 00D7 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+ 2001+* 2002+X50 2003+CMI50 2004+IN50 2005+ 2006 2007	DC D	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+6) A(IN50+22) A(IN50+38) OF CL24' "VUPH OF R5 V1, V2, 0 XL16' FF0203	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, O"' zvector instruction for per 0405060708 090A0B0C0D0E0F10' 0405060708 090A0B0C0D0E0F10'	rformance t v2 v3	æst	
000206C 0000206E 00002070 00002074 00002078 00002080 00002084 00002088 00002088 00002088 00002090 000020A0 000020A0 000020A0 000020A0 000020A6 000020A6 000020A6 000020B6 000020B6	0032 0000 0012 00002088 000020A0 000020A6 000020C6 7FE5E4D7 C8404040 E5F16BE5 F26BF07F 40404040 40404040 E712 0000 00D7 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+ 2001+* 2002+X50 2003+CMI50 2004+IN50 2005+ 2006 2007	DC D	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+6) A(IN50+22) A(IN50+38) OF CL24' "VUPH OF R5 V1, V2, 0 XL16' FF0203	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, O"' zvector instruction for per 0405060708 090A0B0C0D0E0F10'	rformance t	est	
0000207C 00002080 00002084 00002088 00002088 00002090 000020A0 000020A0 000020A0 000020A6 000020AE 000020AE 000020BE 000020C6	0032 0000 0012 00002088 000020A6 000020A6 000020C6 7FE5E4D7 C8404040 E5F16BE5 F26BF07F 40404040 40404040 E712 0000 00D7 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+ 2001+* 2002+X50 2003+CMI50 2004+IN50 2005+ 2006 2007 2008 2009	DC D	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+6) A(IN50+22) A(IN50+38) OF CL24' "VUPH OF R5 V1, V2, 0 XL16' FF0203 XL16' FF0203	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, O"' zvector instruction for per 0405060708 090A0B0C0D0E0F10' 0405060708 090A0B0C0D0E0F10'	rformance t v2 v3	æst	
000206C 0000206E 00002070 00002074 0000207C 00002080 00002084 00002088 00002088 00002088 00002090 000020A0 000020A0 000020A0 000020A0 000020A6 000020A6 000020A6 000020A6	0032 0000 0012 00002088 000020A0 000020A6 000020C6 7FE5E4D7 C8404040 E5F16BE5 F26BF07F 40404040 40404040 E712 0000 00D7 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+ 2001+* 2002+X50 2003+CMI50 2004+IN50 2005+ 2006 2007	DC D	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+6) A(IN50+22) A(IN50+38) OF CL24' "VUPH OF R5 V1, V2, 0 XL16' FF0203 XL16' FF0203	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, O"' zvector instruction for per 0405060708 090A0B0C0D0E0F10' 0405060708 090A0B0C0D0E0F10'	rformance t v2 v3 v4		
000206C 0000206E 00002070 00002074 00002078 00002080 00002084 00002088 00002088 00002088 00002090 000020A0 000020A0 000020A0 000020A0 000020A6 000020A6 000020A6 000020B6 000020B6	0032 0000 0012 00002088 000020A0 000020A6 000020C6 7FE5E4D7 C8404040 E5F16BE5 F26BF07F 40404040 40404040 E712 0000 00D7 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+ 2001+* 2002+X50 2003+CMF50 2004+IN50 2005+ 2006 2007 2008 2009 2010 2011 * 2012 * E7DE	DC D	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50+6) A(IN50+22) A(IN50+38) OF CL24' "VUPH OF R5 V1, V2, 0 XL16' FF0203 XL16' FF0203	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, O"' zvector instruction for per 0405060708 090A0B0C0D0E0F10' 0405060708 090A0B0C0D0E0F10'	rformance t v2 v3 v4		
000206C 000206E 0002070 0002074 0002078 0002080 0002084 0002088 0002088 0002088 0002090 0002040 00020A0 00020A0 00020A6 00020A6 00020A6 00020A6 00020A6 00020A6	0032 0000 0012 00002088 000020A0 000020A6 000020C6 7FE5E4D7 C8404040 E5F16BE5 F26BF07F 40404040 40404040 E712 0000 00D7 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+ 2001+* 2002+X50 2003+CMI50 2004+IN50 2005+ 2006 2007 2008 2009 2010 2011 * 2012 * E7DE 2013 *	DC D	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50+6) A(IN50+22) A(IN50+38) OF CL24' "VUPH OF R5 V1, V2, 0 XL16' FF0203 XL16' FF0203	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, O"' zvector instruction for per 0405060708 090A0B0C0D0E0F10' 0405060708 090A0B0C0D0E0F10'	rformance t v2 v3 v4		
000206C 000206E 0002070 0002074 0002078 000207C 0002080 0002084 0002088 0002088 0002090 0002090 00020A0 00020A0 00020A6 00020A6 00020AE 00020BE 00020C6	0032 0000 0012 00002088 000020A0 000020A6 000020C6 7FE5E4D7 C8404040 E5F16BE5 F26BF07F 40404040 40404040 E712 0000 00D7 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708 090A0B0C 0D0E0F10 FF020304 05060708			1993+ 1994+ 1995+ 1996+ 1997+ 1998+ 1999+ 2000+ 2001+* 2002+X50 2003+CMF50 2004+IN50 2005+ 2006 2007 2008 2009 2010 2011 * 2012 * E7DE	DC D	A(X50) H' 50' H' 00' H' 18' A(CMT50) A(IN50) A(IN50+6) A(IN50+22) A(IN50+38) OF CL24' "VUPH OF R5 V1, V2, 0 XL16' FF0203 XL16' FF0203 XL16' FF0203	length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, O"' zvector instruction for per 0405060708 090A0B0C0D0E0F10' 0405060708 090A0B0C0D0E0F10'	rformance t v2 v3 v4		

v2

 $\mathbf{v3}$

 $\mathbf{v4}$

00002168

00002170

00002178

00002180

00002180

00002180

00002186

0000218E

00002196

0000219E

000021A6

000021AE

LOC

000020D8

000020D8

000020D8

000020DC

000020DE

000020E0

ASMA Ver. 0.7.0 zvector-e7-99-performance

ADDR1

000020D8

00002148

ADDR2

STM

2016+

2017+

2019+

2020+ 2021+

2022+

2023+

2024+

2025+

2026+

2027+*

2028+X51

2029+CMT51

2030+IN51

2031+

2032

2033

2034

2035

2036

2040

2041

2042+

2043+

2045+

2046+

2047+

2048+

2049+

2050+

2051+

2052+

2057+

2058

2059

2060

2061

2053+* 2054+X52

2055+CMT52

2056+IN52

2044+T52

2018+T51

DS

DC

DC

DC

DC

DC

DC

DC

DC

DC

DS

DC

DC

DROP

VLC

DC

DC

DC

DS

DC

DC

DC

DC

DC

DC

DC

DC

DC

DS

DC

DC

VLP

DC

DC

DC

DROP

OFD

A(X51)

H' 51'

H' 00'

H' 18'

0F

0F

R5

PTEST ' "VLP

USING *, R5

OFD

A(X52)

H' 52'

H' 00'

H' 18'

0F

0F

R5

V1, V2, 0

XL16' FF02030405060708 090A0B0C0D0E0F10'

XL16' FF02030405060708 090A0B0C0D0E0F10'

XL16' FF02030405060708 090A0B0C0D0E0F10'

A(CMT52)

A(IN52+6)

A(IN52)

A(CMT51)

A(IN51+6)

V1, V2, 0

A(IN51)

USING *, R5

OBJECT CODE

7FE5D3C3 40404040

E5F16BE5 F26BF07F

40404040 40404040

FF020304 05060708

090A0B0C 0D0E0F10

E712 0000 00DE

000020F8

000020F8

00002110

00002116

00002136

00002168

00002168

00002180

000021A6

7FE5D3D7 40404040

E5F16BE5 F26BF07F

40404040 40404040

FF020304 05060708

090A0B0C 0D0E0F10 FF020304 05060708

090A0B0C 0D0E0F10

FF020304 05060708

090A0B0C 0D0E0F10

E712 0000 00DF

0034

0000

0012

0033

0000

DC

DROP

VAVG

0F

R5

V1, V2, V3, 0

zvector instruction for performance test

2108+IN54

2109+

2110

00002258

00002260

00002260

00002260

6BF07F40 40404040

E712 3000 00F2

ASMA Ver.	0. 7. 0 zvector- e7- 9	9-performand	ce				21 May 2025	10: 13: 13	Page	51
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00002266 0000226E	FF020304 05060708 090A0B0C 0D0E0F10			2111	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v2		
00002276	FF020304 05060708 090A0B0C 0D0E0F10			2112	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v3		
00002286	FF020304 05060708 090A0B0C 0D0E0F10			2113	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v4		
0000220E	OJONOBOC OBOLOTTO			2114 2115 *						
				2116 * F7F3 V	A -	Vector Add				
				2118						
00002298				2119 2120+	PTEST DS	' "VA V1, V2, V3, OFD	, 0"'			
00002298 00002298	000022B8	00002298		2121+ 2122+T55	USI NG DC	*, R 5 A (X 55)	base for test data and address of test routine		ie	
0000229C	0037			2123+	DC	H' 55'	test number			
0000229E 000022A0	0000 0015			2124+ 2125+		H' 00' H' 21'	length of comment			
000022A4	000022B8			2126+	DC	A(CMT55)	length of comment address of comment			
000022A8 000022AC				2127+ 2128+	DC DC	A(IN55) A(IN55+6)	address of instruction address of v2 source			
000022B0 000022B4	000022E6			2129+ 2130+	DC DC	A(IN55+22) A(IN55+38)	address of v3 source address of v4			
	00002210			2131+*			audi ess vi vi			
000022B8 000022B8	7FE5C140 40404040			2132+X55 2133+CMT55	DS DC	OF CL24' "VA V1, V2	2, V3, 0"'			
000022C0 000022C8	E5F16BE5 F26BE5F3 6BF07F40 40404040					,				
000022D0	00107110 10101010			2134+IN55	DC	0F zve	ctor instruction for per	formance te	est	
000022D0 000022D0	E712 3000 00F3			2135+ 2136	DROP VA	R5 V1, V2, V3, 0				
	FF020304 05060708 090A0B0C 0D0E0F10			2137	DC		0708 090A0B0C0D0E0F10'	v2		
000022E6	FF020304 05060708 090A0B0C 0D0E0F10			2138	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v 3		
000022F6	FF020304 05060708 090A0B0C 0D0E0F10			2139	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v4		
OOOU AIL	OCCAODOC ODOLOTIO			2140						
				2141 * 2142 * E7F5 V 2143 *	SCBI -	Vector Subtract	Compute Borrow Indicatio	 n 		
				2144 2145		' "VSCBI V1, V2, V3	0""			
00002308				2146+	DS	OFD				
00002308 00002308	00002328	00002308		2147+ 2148+T56	USI NG DC	*, R5 A(X56)	base for test data and address of test routine		ie	
0000230C	0038			2149+	DC	H' 56'	test number			
0000230E 00002310	0000 0015			2150+ 2151+		H' 00' H' 21'	length of comment			
00002314	00002328			2152+	DC	A(CMT56)	address of comment			
	00002340 00002346			2153+ 2154+		A(IN56) A(IN56+6)	address of instruction address of v2 source			
00002320	00002356			2155+	DC	A(IN56+22)	address of v3 source			
00002324	00002366			2156+ 2157+*	DC	A(IN56+38)	address of v4			
00002328				2158+X56	DS	0F				

length of comment

address of comment

2202+

2203+

2204+

DC

DC

DC

H' 00'

H' 23'

A(CMT58)

ASMA Ver. 0.7.0 zvector-e7-99-performance

ADDR1

ADDR2

STM

2159+CMT56

2160+IN56

2161+

2162

2163

DC

DC

DC

DROP R5

0F

OBJECT CODE

7FE5E2C3 C2C94040

E5F16BE5 F26BE5F3

6BF07F40 40404040

FF020304 05060708

E712 3000 00F5

LOC

00002328

00002330

00002338

00002340

00002340

00002340

00002346

000023EE

000023F0

000023F4

0000

0017

	0. 7. 0 zvector-e7-9	99-performan	ice				21 May 2025 10: 13: 13 Page 5
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
	00002420 00002426			2205+ 2206+	DC DC	A(IN58) A(IN58+6)	address of instruction address of v2 source
	00002436 00002446			2207+ 2208+	DC DC	A(IN58+22) A(IN58+38)	address of v3 source address of v4
0002408 0002408	7FE5C3C5 D8404040			2209+* 2210+X58 2211+CMT58	DS DC	0F CL 24' "VCE0	V1, V2, V3, 0, 1"'
	E5F16BE5 F26BE5F3 6BF06BF1 7F404040			&&II+CMIJO	ЪС	CL24 VCLQ	ν1, νω, ν3, υ, 1
0002420 0002420				2212+IN58 2213+	DC DROP	OF R5	zvector instruction for performance test
0002426	E712 3010 00F8 FF020304 05060708 090A0B0C 0D0E0F10			2214 2215	VCEQ DC	V1, V2, V3, 0 XL16' FF0203	, 1 0405060708
0002436 000243E	FF020304 05060708 090A0B0C 0D0E0F10			2216	DC		0405060708 090A0B0C0D0E0F10' v3
				2217	DC	XL16' FF0203	0405060708 090A0B0C0D0E0F10' v4
				2218 2219 *	 VСШ		pare High Logical
				2221 * 2222	· · · · · · ·	- vector com	pare night Logical
0002458				2223 2224+	DS	OFD	, V2, V3, 0, 1"'
0002458 0002458 000245C	00002478 003B	00002458		2225+ 2226+T59 2227+	USI NG DC DC	*, R5 A(X59) H' 59'	base for test data and test routine address of test routine test number
000245E 0002460	0000 0017			2228+ 2229+	DC DC	H' 00' H' 23'	length of comment address of comment
0002468	00002478 00002490 00002496			2230+ 2231+ 2232+	DC DC DC	A(CMT59) A(IN59) A(IN59+6)	address of comment address of instruction address of v2 source
0002470	000024A6 000024B6			2233+ 2234+	DC DC	A(IN59+22) A(IN59+38)	address of v3 source address of v4
0002478 0002478	7FE5C3C8 D3404040			2235+* 2236+X59 2237+CMT59	DS DC	0F СI 24' "VСНІ	V1, V2, V3, 0, 1"'
0002480	E5F16BE5 F26BE5F3 6BF06BF1 7F404040					OLD T VOIL	V1, V2, V0, 0, 1
0002490	E710 0010 00E0			2238+IN59 2239+		0F R5	zvector instruction for performance test
0002496	E712 3010 00F9 FF020304 05060708 090A0B0C 0D0E0F10			2240 2241	VCHL DC	V1, V2, V3, 0 XL16' FF0203	0405060708 090A0B0C0D0E0F10' v2
00024A6	FF020304 05060708 090A0B0C 0D0E0F10			2242	DC	XL16' FF0203	0405060708 090A0B0C0D0E0F10' v3
	FF020304 05060708 090A0B0C 0D0E0F10			2243	DC	XL16' FF0203	0405060708 090A0B0C0D0E0F10' v4
				2244 2245 * 2246 * E7FB 2247 *	VCH ·	- Vector Com	pare High
				2248 2249		' "VCH V1	, V2, V3, 0, 1"'

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0024C8		000024C8		2251+	USING		base for test data and test routine
0024C8	000024E8			2252+T60	DC	A(X60)	address of test routine
0024CC	003C			2253+	DC	H' 60'	test number
0024CE	0000			2254+	DC	H' 00'	
0024D0	0017			2255+	DC	H' 23'	length of comment address of comment
0024D4	000024E8			2256+	DC	A(CMT60)	address of comment
0024D8	00002500			2257+	DC	A(IN60)	address of instruction
0024DC	00002506			2258+	DC	A(IN60+6)	address of v2 source
0024E0	00002516			2259+	DC	A(IN60+22)	address of v3 source
0024E4	00002526			2260+	DC	A(IN60+38)	address of v4
000 4 E O				2261+*	DC	OE.	
0024E8	7EEEC2C9 404040	040		2262+X60	DS	OF CL24' "VCH	V1 V9 V9 A 1"
0024E8	7FE5C3C8 404040			2263+СМГ60	DC	CL24 VCH	V1, V2, V3, 0, 1"'
0024F0 0024F8	E5F16BE5 F26BE5 6BF06BF1 7F4040						
0024F8 002500	UDFUUDT1 /F4U4(U4U		2264+IN60	DC	0F	zvector instruction for performance test
002500 002500				2265+	DROP	R5	Lycetor instruction for performance test
002500	E712 3010 00FB			2266	VCH	V1, V2, V3, () 1
002506	FF020304 050607	708		2267	DC		0, 1 80405060708
00250E	090A0B0C 0D0E0I			~~U	ЪС	ALIU TTUKU	OCTOOCOTOO OCONODOCODOLOTIO Y&
002516	FF020304 050607			2268	DC	XI.16' FF0203	80405060708 090A0B0C0D0E0F10' v3
00251E	090A0B0C OD0E0I			2200	DC	ALIO II UZU	JO 1000007 00 000NODOCODOLOT 10 VO
002526				2269	DC	XL16' FF0203	30405060708 090A0B0C0D0E0F10' v4
00252E				2200	DC	ALIO II OZOC	VOICOUCO VOUNDOCODOLOI IV
OUNUNE	OUOMODOC ODOLO	. 10		2270			
				2271 *			
					VMNL .	- Vector Mir	ni mum Logi cal
				2272 * E7FC 2273 *	VMNL	- Vector Min	ni mum Logi cal
				2272 * E7FC 2273 * 2274			
				2272 * E7FC 2273 * 2274 2275	PTEST	' "VMNL V1	ni mum Logi cal l, V2, V3, 0"'
				2272 * E7FC 2273 * 2274 2275 2276+	PTEST DS	' "VMNL V1 OFD	1, V2, V3, O"'
002538 002538		00002538		2272 * E7FC 2273 * 2274 2275 2276+ 2277+	PTEST DS USING	' "VMNL V1 OFD *, R5	base for test data and test routine
002538 002538	00002558	00002538		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61	PTEST DS USING DC	' "VMNL V1 OFD *, R5 A(X61)	base for test data and test routine address of test routine
002538 002538 00253C	003D	00002538		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+	PTEST DS USING DC DC	' "VMNL V1 OFD *, R5 A(X61) H' 61'	base for test data and test routine
002538 002538 00253C 00253E	003D 0000	00002538		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+	PTEST DS USING DC DC DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00'	base for test data and test routine address of test routine test number
002538 002538 00253C 00253E 002540	003D 0000 0015	00002538		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+	PTEST DS USING DC DC DC DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21'	base for test data and test routine address of test routine test number length of comment
002538 002538 00253C 00253E 002540 002544	003D 0000 0015 00002558	00002538		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+	PTEST DS USING DC DC DC DC DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMT61)	base for test data and test routine address of test routine test number length of comment address of comment
002538 002538 00253C 00253E 002540 002544 002548	003D 0000 0015 00002558 00002570	00002538		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+	PTEST DS USING DC DC DC DC DC DC DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMT61) A(IN61)	base for test data and test routine address of test routine test number length of comment address of comment address of instruction
002538 002538 00253C 00253E 002540 002544 002548 00254C	003D 0000 0015 00002558 00002570 00002576	00002538		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2282+ 2283+ 2284+	PTEST DS USING DC DC DC DC DC DC DC DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMI61) A(IN61) A(IN61+6)	base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source
002538 002538 00253C 00253E 002540 002544 002544 00254C	003D 0000 0015 00002558 00002570 00002576 00002586	00002538		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+ 2284+ 2285+	PTEST DS USING DC DC DC DC DC DC DC DC DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMT61) A(IN61) A(IN61+6) A(IN61+22)	base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source
002538 002538 00253C 00253E 002540 002544	003D 0000 0015 00002558 00002570 00002576 00002586	00002538		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+ 2284+ 2284+ 2285+ 2286+	PTEST DS USING DC DC DC DC DC DC DC DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMI61) A(IN61) A(IN61+6)	base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source
002538 002538 00253C 00253E 002540 002544 002548 00254C 002550 002554	003D 0000 0015 00002558 00002570 00002576 00002586	00002538		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+ 2284+ 2284+ 2284+ 2284+ 2284+ 2284+ 2284+ 2287+*	PTEST DS USING DC DC DC DC DC DC DC DC DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMT61) A(IN61) A(IN61+6) A(IN61+22) A(IN61+38)	base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source
002538 002538 00253C 00253E 002540 002544 002548 00254C 002550 002554	003D 0000 0015 00002558 00002570 00002576 00002586 00002596			2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+ 2284+ 2284+ 2285+ 2286+ 2287+* 2288+X61	PTEST DS USING DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMT61) A(IN61) A(IN61+6) A(IN61+22) A(IN61+38) OF	base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4
002538 002538 00253C 00253E 002540 002544 002548 00254C 002550 002554	003D 0000 0015 00002558 00002570 00002576 00002586 00002596	040		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+ 2284+ 2284+ 2284+ 2284+ 2284+ 2284+ 2284+ 2287+*	PTEST DS USING DC DC DC DC DC DC DC DC DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMT61) A(IN61) A(IN61+6) A(IN61+22) A(IN61+38)	base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source
002538 002538 00253C 00253E 002540 002544 002548 002550 002550 002554	003D 0000 0015 00002558 00002570 00002576 00002586 00002596 7FE5D4D5 D34040 E5F16BE5 F26BES	0 4 0 5 F 3		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+ 2284+ 2284+ 2285+ 2286+ 2287+* 2288+X61	PTEST DS USING DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMT61) A(IN61) A(IN61+6) A(IN61+22) A(IN61+38) OF	base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4
002538 002538 00253C 00253E 002540 002544 002548 00254C 002550 002554 002558 002558 002560 002568	003D 0000 0015 00002558 00002570 00002576 00002586 00002596	0 4 0 5 F 3		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+ 2284+ 2284+ 2285+ 2286+ 2287+* 2289+CMF61	PTEST DS USING DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMT61) A(IN61) A(IN61+6) A(IN61+22) A(IN61+38) OF CL24' "VMNL	base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"'
002538 002538 00253C 00253E 002540 002544 002548 002550 002554 002558 002558 002560 002568 002570	003D 0000 0015 00002558 00002570 00002576 00002586 00002596 7FE5D4D5 D34040 E5F16BE5 F26BES	0 4 0 5 F 3		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+ 2284+ 2284+ 2285+ 2286+ 2287+* 2289+CMF61	PTEST DS USING DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMT61) A(IN61) A(IN61+6) A(IN61+22) A(IN61+38) OF CL24' "VMNL	base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4
002538 002538 00253C 00253E 002540 002544 002548 002550 002554 002558 002558 002568 002568 002570	003D 0000 0015 00002558 00002570 00002576 00002586 00002596 7FE5D4D5 D34040 E5F16BE5 F26BE5 6BF07F40 404040	040 5F3 040		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+ 2284+ 2284+ 2285+ 2286+ 2287+* 2289+CMF61 2290+IN61 2291+	PTEST DS USING DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMT61) A(IN61) A(IN61+6) A(IN61+22) A(IN61+38) OF CL24' "VMNL OF R5	base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance test
002538 002538 00253C 00253E 002540 002544 002548 002550 002554 002558 002558 002568 002568 002570 002570	003D 0000 0015 00002558 00002570 00002576 00002586 00002596 7FE5D4D5 D34040 E5F16BE5 F26BE5 6BF07F40 404040	040 5F3 040		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+ 2284+ 2285+ 2286+ 2287+* 2289+CMF61 2290+IN61 2291+ 2292	PTEST DS USING DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMT61) A(IN61+6) A(IN61+22) A(IN61+38) OF CL24' "VMNL OF R5 V1, V2, V3, (base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance test
002538 002538 00253C 00253E 002540 002544 002548 002550 002554 002558 002558 002560 002568 002570 002570 002570	003D 0000 0015 00002558 00002570 00002576 00002586 00002596 7FE5D4D5 D34040 E5F16BE5 F26BE5 6BF07F40 404040 E712 3000 00FC FF020304 050607	040 5F3 040		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+ 2284+ 2284+ 2285+ 2286+ 2287+* 2289+CMF61 2290+IN61 2291+	PTEST DS USING DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMT61) A(IN61+6) A(IN61+22) A(IN61+38) OF CL24' "VMNL OF R5 V1, V2, V3, (base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance test
002538 002538 00253C 00253E 002540 002544 002548 002550 002554 002558 002558 002560 002568 002570 002570 002570	003D 0000 0015 00002558 00002570 00002576 00002596 7FE5D4D5 D34040 E5F16BE5 F26BE5 6BF07F40 404040 E712 3000 00FC FF020304 050607 090A0B0C 0D0E0I	040 5F3 040 708 F10		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+ 2284+ 2285+ 2286+ 2287+* 2289+CMI61 2290+IN61 2291+ 2292 2293	PTEST DS USING DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMI61) A(IN61+6) A(IN61+22) A(IN61+38) OF CL24' "VMNL OF R5 V1, V2, V3, OXL16' FF0203	base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance test
002538 002538 00253C 00253E 002540 002544 002548 002550 002554 002558 002560 002568 002570 002570 002570 002576 00257E	003D 0000 0015 00002558 00002570 00002576 00002596 7FE5D4D5 D34040 E5F16BE5 F26BE5 6BF07F40 404040 E712 3000 00FC FF020304 050607 090A0B0C 0D0E0I FF020304 050607	040 5F3 040 708 F10 708		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+ 2284+ 2285+ 2286+ 2287+* 2289+CMF61 2290+IN61 2291+ 2292	PTEST DS USING DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMI61) A(IN61+6) A(IN61+22) A(IN61+38) OF CL24' "VMNL OF R5 V1, V2, V3, OXL16' FF0203	base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance test
002538 002538 00253C 00253E 002540 002544 002548 002550 002554 002558 002568 002568 002570 002570 002570 00257E 00258E	003D 0000 0015 00002558 00002570 00002576 00002586 00002596 7FE5D4D5 D34040 E5F16BE5 F26BE5 6BF07F40 404040 FF020304 050607 090A0B0C 0D0E01 FF020304 050607 090A0B0C 0D0E01	040 5F3 040 708 F10 708 F10		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+ 2284+ 2284+ 2287+* 2288+X61 2289+CMF61 2290+IN61 2291+ 2292 2293	PTEST DS USING DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMT61) A(1N61+6) A(1N61+22) A(1N61+38) OF CL24' "VMNL OF R5 V1, V2, V3, (XL16' FF0203) XL16' FF0203	base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance test 030405060708 090A0B0C0D0E0F10' v2
002538 002538 00253C 00253E 002540 002544 002548 002550 002554 002558 002558 002560 002568 002570 002570 002576 002576	003D 0000 0015 00002558 00002570 00002576 00002586 00002596 7FE5D4D5 D34040 E5F16BE5 F26BE5 6BF07F40 404040 FF020304 050607 090A0B0C 0D0E01 FF020304 050607 090A0B0C 0D0E01	040 5F3 040 708 F10 708 F10 708		2272 * E7FC 2273 * 2274 2275 2276+ 2277+ 2278+T61 2279+ 2280+ 2281+ 2282+ 2283+ 2284+ 2285+ 2286+ 2287+* 2289+CMI61 2290+IN61 2291+ 2292 2293	PTEST DS USING DC	' "VMNL V1 OFD *, R5 A(X61) H' 61' H' 00' H' 21' A(CMT61) A(1N61+6) A(1N61+22) A(1N61+38) OF CL24' "VMNL OF R5 V1, V2, V3, (XL16' FF0203) XL16' FF0203	base for test data and test routine address of test routine test number length of comment address of comment address of instruction address of v2 source address of v3 source address of v4 V1, V2, V3, O"' zvector instruction for performance test


LOC OBJECT CODE ADDR1 ADDR2 STMT 2297 *			
2298 * E7FD VMXL - Vector Maximum Logical 2299 *			
2299 * 2300 2301 PTEST ' "VMXL V1, V2, V3, 0"'			
2300 2301 PTEST ' "VMXL V1, V2, V3, 0" '			
2301 PTEST ' "VMXL V1, V2, V3, 0"'			
000025A8	test routi	nΔ	
000025A8 000025C8 2304+T62 DC A(X62) address of test routine			
000025AC 003E 2305+ DC H'62' test number			
000025AE 0000 2306+ DC H'00' 000025B0 0015 2307+ DC H'21' length of comment			
000025B4 000025C8 2308+ DC A(CMT62) address of comment			
000025B8 000025E0 2309+ DC A(IN62) address of instruction			
000025BC 000025E6 2310+ DC A(IN62+6) address of v2 source 000025C0 000025F6 2311+ DC A(IN62+22) address of v3 source			
000025C4 00002606 2312+ DC A(IN62+38) address of v4 2313+*			
000025C8			
000025C8 7FE5D4E7 D3404040 2315+CMT62 DC CL24' "VMXL V1, V2, V3, 0"' 000025D0 E5F16BE5 F26BE5F3			
000025D8 6BF07F40 40404040	-		
000025E0	formance to	est	
000025E0 E712 3000 00FD 2318 VMXL V1, V2, V3, 0			
000025E6 FF020304 05060708 2319 DC XL16' FF02030405060708 090A0B0C0D0E0F10' 000025EE 090A0B0C 0D0E0F10	v2		
000025F6 FF020304 05060708 2320 DC XL16' FF02030405060708 090A0B0C0D0E0F10' 000025FE 090A0B0C 0D0E0F10	v 3		
00002606 FF020304 05060708 2321 DC XL16' FF02030405060708 090A0B0C0D0E0F10'	v4		
0000260E			
2324 * E7FE VMN - Vector Minimum 2325 *			
2327 PTEST ' "VMN V1, V2, V3, 0"'			
00002618 2328+ DS 0FD			
00002618 00002618 2329+ USING *, R5 base for test data and to address of test routine 00002618 00002638 DC A(X63) A(X63) A(X63)		ne	
0000261C 003F 2331+ DC H'63' test number			
0000261E 0000 2332+ DC H' 00'			
00002620 0015 2333+ DC H' 21' length of comment 00002624 00002638 2334+ DC A(CMT63) address of comment			
00002628 00002650 2335+ DC A(IN63) address of instruction			
0000262C 00002656 2336+ DC A(IN63+6) address of v2 source			
00002630 00002666 2337+ DC A(IN63+22) address of v3 source 00002634 00002676 2338+ DC A(IN63+38) address of v4			
2339+* 00002638			
00002638 7FE5D4D5 40404040 2341+CMT63 DC CL24' "VMN V1, V2, V3, 0"'			
00002640 E5F16BE5 F26BE5F3			
00002648 6BF07F40 40404040 00002650 2342+IN63 DC 0F zvector instruction for perf	formance to	est	
00002650 2343+ DROP R5			
00002650 E712 3000 00FE 2344 VMN V1, V2, V3, 0 00002656 FF020304 05060708 2345 DC XL16' FF02030405060708 090A0B0C0D0E0F10'	v2		

	0. 7. 0 zvector- e7	oo perrorma	nee				~1	May 2025 10:	10. 10	rage	60
LOC	OBJECT CODE	ADDR1	ADDR2	STMI							
		0000016	0000001	2505 V22	EQU	22					
		00000017	00000001	2506 V23 2507 V24	EQU	23					
		00000019	00000001	2508 V25	EQU EQU	25 25					
		000001A	00000001	2509 V26	EQU	26					
		0000001C	00000001	2510 V27 2511 V28	EQU EQU	27 28					
		0000001D	00000001	2512 V29	EQU	22 23 24 25 26 27 28 29 30					
		0000001E 0000001F	00000001	2513 V30 2514 V31	EQU EQU	30 31					
				2515							
				2516	END						

MA Ver. 0.7.0		-	erformanc								~1	May 202	5 10: 13: 13	Tage	6
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES									
35	<u>F</u>	001A10	4		1607	1608	1609	1610							
36	F	001A80	4	1640	1633	1634	1635	1636							
37	F	001AF0	4	1666	1659	1660	1661	1662							
38	r F	001B60	4	1692	1685	1686	1687	1688							
39 4	r	001BD0 000C80	4	1718 808	1711 801	1712 802	1713 803	1714 804							
40	r F	001C40	4	1744	1737	1738	1739	1740							
41	F	001C40 001CB0	4	1770	1763	1764	1765	1766							
42	F	001D20	4	1796	1789	1790	1791	1792							
43	$ar{\mathbf{F}}$	001D90	$ar{4}$	1822	1815	1816	1817	1818							
44	${f F}$	001E00	4	1848	1841	1842	1843	1844							
45	F	001E70	4	1874	1867	1868	1869	1870							
46	<u>F</u>	001EE0	4	1900	1893	1894	1895	1896							
47	F	001F50	4	1926	1919	1920	1921	1922							
48	F	001FC0	4	1952	1945	1946	1947	1948							
49	F T	002030	4	1978	1971	1972	1973	1974							
5 50	r E	000CF0	4	834	827	828	829	830							
50 51	r F	0020A0 002110	4 4	2004 2030	1997 2023	1998 2024	1999 2025	2000 2026							
52	F	002110	4	2056	2049	2050	2051	2052							
53	F	0021F0	4	2082	2075	2076	2077	2078							
5 4	F	002260	$\dot{\overline{4}}$	2108	2101	2102	2103	2104							
55	$ar{\mathbf{F}}$	0022D0	$ar{4}$	2134	2127	2128	2129	2130							
56	F	002340	4	2160	2153	2154	2155	2156							
57	F	0023B0	4	2186	2179	2180	2181	2182							
58	F	002420	4	2212	2205	2206	2207	2208							
59	<u>F</u>	002490	4	2238	2231	2232	2233	2234							
6	F	000D60	4	860	853	854	855	856							
60	F	002500	4	2264	2257	2258	2259	2260							
61	r F	002570	4	2290	2283 2309	2284 2310	2285 2311	2286 2312							
62 63	r F	0025E0 002650	4	2316 2342	2335	2336	2337	2338							
64	F	0026C0	4	2368	2361	2362	2363	2364							
7	F	000DD0	4	886	879	880	881	882							
8	F	000E40	$\overline{4}$	912	905	906	907	908							
9	F	000EB0	$\bar{4}$	938	931	932	933	934							
ADDR	A	000010	4	614	415										
ERCNT	F	000604	4	346	395	413	453								
	<u>U</u>	000400	1	553	554	555	556	557	558						
6	Ü	004000	1	555											
2	U	008000	1	556											
4 мг	U	010000	1	557 619											
Mſ	n Ti	000008 100000	2	612 558											
AAA	P	0009D0	8	566	465	468									
BEGCLK	Ď	0009D0	8	562	398	406	419	429							
DUR	Ď	0009B8	8	564	430	463	110	-~0							
ENDCLK	D	0009B0	8	563	404	428									
G	I	000898	4	495	212	245	278	297	477						
GCMD	C	0008E2	9	521	508	509									
GMSG	C	0008EB	95	522	502	519	500								
GMVC	$ar{ extbf{I}}$	0008DC	6	519	506										
GOK	<u>I</u>	0008AE	2	504	501										
GRET GSAVE	I F	0008C8	4	515	512	F1F									
U.SAVP.	F	0008D0	4	518	498	515									

V4ADDR A 00001C V5 U 000005 V6 U 000006 V7 U 000007 V8 U 000008 V9 U 000009 X0001 U 0002B0 X0002 U 000360 X10 F 000F08 X11 F 000F08 X11 F 000F8 X12 F 000F8 X13 F 001058 X14 F 001058 X15 F 001138 X16 F 001138 X17 F 00128 X20 F 00128 X21 F 001288 X22 F 001308 X21 F 00138 X22 F 001448 X23 F 00148 X24 F 001608 X27 F 001678 X28 F 00168 X31 <td< th=""><th>LENGTH</th><th>DELM</th><th>WEI. FW</th><th>ENCES</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></td<>	LENGTH	DELM	WEI. FW	ENCES												
CADDR	1	2512														
30 U 00001E 31 U 00001F 3ADDR A 000018 4 U 000004 4ADDR A 00001C 5 U 000005 6 U 000006 7 U 000007 8 U 000008 9 U 000009 00001 U 0002B0 00002 U 000360 00003 U 000410 11 F 000F08 11 F 000F08 11 F 000F08 11 F 001058 11 F 001058 11 F 001138 11 F 001058 11 F 001138 11 F 0012F8 12 F 001488 19 F 0012F8 12 F 0013B8 19 F 0013B8 19 F 001528 10 F 0013B8 10 F 0016B8 11 F 0016B8 11 F 0016B8 12 F 0016B8 13 F 0016B8 14 F 0016B8 15 F 001758 16 F 001758 17 F 0018B8 18 F 0018B8 19 F 0018B8	4		383													
30	1	2486	387	1018	1044	1070	1096	1122	1148	1174	1200	1226	1252	1278	1304	1330
73ADDR A 000018 74ADDR A 000016 74ADDR A 00001C 75 U 000005 76 U 000006 77 U 000007 78 U 000008 79 U 000009 60001 U 000280 60002 U 000360 60003 U 000410 611 F 000F08 612 F 000F08 613 F 000F08 614 F 000F08 615 F 001058 614 F 001058 615 F 001138 616 F 001138 617 F 001218 618 F 001218 619 F 001218 619 F 001288 619 F 001288 620 F 001368 621 F 001488 622	-	≈100	1356	1382	1408	1434	1460	1486	1512	1538	1564	1590	1616	1642	1668	1694
V			1720	1746	1772	1798	1824	1850	1876	1902	2084	2110	2136	2162	2188	2214
/31 U 00001F /3ADDR A 000018 /4 U 000004 /4ADDR A 00001C /5 U 000005 /6 U 000006 /7 U 000007 /8 U 000008 /9 U 000009 (0001 U 0002B0 (0002 U 000360 (1 F 000B18 (1 F 000F08 (11 F 000F08 (11 F 000F08 (11 F 000F08 (11 F 000F08 (12 F 000F08 (13 F 001058 (14 F 001058 (15 F 001138 (16 F 001138 (17 F 001218 (18 F 001288 (20 F 001368 (21 F 001388 (22			2240	2266	2292	2318	2344	2370	10,0	1002	2001	~110	2100	2102	2100	~~11
V	1	2513	~~ 10	~~00		2010	2011	20.0								
/3 ADDR A 000018 /4 U 000004 /4 ADDR A 00001C /5 U 000005 /6 U 000006 /7 U 000007 /8 U 000008 /9 U 000009 (0001 U 000280 (0002 U 000360 (10 F 00078 (11 F 00078 (12 F 00078 (13 F 00078 (14 F 000778 (15 F 001058 (14 F 001058 (15 F 001058 (16 F 001138 (17 F 001218 (18 F 001288 (19 F 001288 (20 F 001308 (21 F 001308 (22 F 001488 (23 F 001488 (24	1	2514														
V4ADDR A 00001C V5 U 000005 V6 U 000006 V7 U 000007 V8 U 000008 V9 U 000009 K0001 U 0002B0 K0002 U 000360 K10 F 000F08 K11 F 000F08 K11 F 000F8 K12 F 000F8 K13 F 001058 K14 F 001058 K15 F 001138 K16 F 001138 K17 F 00128 K19 F 00128 K20 F 00128 K21 F 001368 K22 F 001448 K22 F 00148 K22 F 00168 K24 F 00168 K25 F 00168 K26 F 00168 K27 F<	4	616	386													
V5 U 000005 V6 U 000006 V7 U 000007 V8 U 000009 V9 U 000009 K0001 U 0002B0 K0002 U 000360 K1 F 000F18 K10 F 000F08 K11 F 000F78 K12 F 000F88 K13 F 001058 K14 F 001058 K15 F 001138 K16 F 00128 K17 F 001218 K18 F 001218 K19 F 001288 K20 F 001288 K21 F 001388 K22 F 001488 K23 F 001528 K24 F 001688 K25 F 001608 K26 F	1	2487	390	1148	1382	1408	1694	1720	1746	1772	1798	1824	1850	1902		
V6 U 000006 V7 U 000007 V8 U 000008 V9 U 000009 K0002 U 000360 K0003 U 000410 K1 F 000F08 K10 F 000F08 K11 F 000F08 K12 F 000F8 K13 F 000F8 K14 F 0010C8 K15 F 001138 K16 F 001138 K17 F 001288 K19 F 001288 K20 F 001368 K21 F 001388 K22 F 001488 K22 F 001488 K22 F 00158 K22 F 00158 K23 F 001608 K27 F 001678 K28 F	4	617	389													
V7 U 000007 V8 U 000008 V9 U 000009 K0001 U 0002B0 K0002 U 000360 K0003 U 000410 K1 F 000F08 K11 F 000F28 K12 F 000F28 K13 F 0010C8 K14 F 0010C8 K15 F 001138 K16 F 001138 K17 F 001288 K19 F 001288 K20 F 001368 K21 F 001388 K22 F 001448 K23 F 001488 K24 F 001528 K25 F 00168 K27 F 001678 K28 F 00168 K3 F 001758 K3 F 001708 K3 F 00188 K3 <td< td=""><td>1</td><td>2488</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	1	2488														
V8 U 000008 V9 U 000009 K0001 U 0002B0 K0002 U 000360 K0003 U 000410 K1 F 000F08 K11 F 000F28 K12 F 000F28 K13 F 0010C8 K14 F 0010C8 K15 F 001138 K16 F 001138 K17 F 00128 K18 F 001288 K19 F 001288 K20 F 001368 K21 F 001388 K22 F 001448 K23 F 001488 K24 F 001528 K25 F 00168 K27 F 001678 K28 F 00168 K3 F 001708 K3 F 001838 K3 F 001988 K3 <t< td=""><td>1</td><td>2489</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	1	2489														
W9 U 000009 K0001 U 0002B0 K0002 U 000360 K0003 U 000410 K1 F 000F08 K10 F 000F08 K11 F 000F28 K12 F 000F8 K13 F 001058 K14 F 0010C8 K15 F 001138 K16 F 001138 K17 F 001218 K18 F 001288 K19 F 001288 K20 F 001368 K21 F 001368 K22 F 001448 K23 F 001488 K24 F 001528 K25 F 001608 K27 F 001608 K27 F 001678 K28 F 001758 K3 F 001768 K3 F 001988 K3	1	2490														
K0001 U 0002B0 K0002 U 000360 K0003 U 000410 K1 F 000B18 K10 F 000F08 K11 F 000F78 K12 F 000F8 K13 F 001058 K14 F 0010C8 K15 F 001138 K16 F 0011A8 K17 F 001218 K18 F 001288 K19 F 0012F8 K20 F 001368 K21 F 001368 K22 F 0013B8 K24 F 0014B8 K25 F 0014B8 K26 F 001608 K27 F 001678 K28 F 001678 K3 F 001758 K3 F 001708 K3 F 001988 K3 F 001988 K3	1	2491														
X0002 U 000360 X1 F 000B18 X10 F 000F08 X11 F 000F78 X12 F 000F8 X13 F 001058 X14 F 0010C8 X15 F 001138 X16 F 0011A8 X17 F 001218 X18 F 001288 X19 F 0012F8 X2 F 000B88 X20 F 001368 X21 F 001368 X22 F 001448 X23 F 001488 X24 F 001528 X25 F 001608 X27 F 001678 X28 F 00168 X29 F 001758 X3 F 001768 X31 F 001838 X32 F 00198 X33 F 001988 X34 <t< td=""><td>1</td><td>2492</td><td>100</td><td>001</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	1	2492	100	001												
X0003 U 000410 X1 F 000B18 X10 F 000F08 X11 F 000F78 X12 F 000F8 X13 F 001058 X14 F 0010C8 X15 F 001138 X16 F 0011A8 X17 F 001218 X18 F 001288 X19 F 0012F8 X2 F 000B88 X20 F 001368 X21 F 0013B8 X22 F 001448 X23 F 001488 X24 F 001528 X25 F 00168 X27 F 00168 X28 F 00168 X29 F 001758 X3 F 0017C8 X31 F 001838 X32 F 001988 X33 F 001988 X34 <td< td=""><td>1</td><td>200</td><td>188</td><td>201</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	1	200	188	201												
X1 F 000F08 X11 F 000F78 X12 F 000F8 X13 F 001058 X14 F 0010C8 X15 F 001138 X16 F 0011A8 X17 F 001218 X18 F 001288 X19 F 0012F8 X2 F 000B88 X20 F 001368 X21 F 001368 X22 F 001448 X23 F 001448 X24 F 001528 X25 F 001528 X26 F 001608 X27 F 001678 X28 F 001678 X30 F 001758 X31 F 001768 X32 F 001838 X33 F 001918 X34 F 00198 X35 F 00198 X36 <td< td=""><td>1</td><td>233</td><td>221 254</td><td>234</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	1	233	221 254	234												
X11 F 000F08 X11 F 000F78 X12 F 000FE8 X13 F 001058 X14 F 0010C8 X15 F 001138 X16 F 0011A8 X17 F 001218 X18 F 001288 X19 F 0012F8 X2 F 000B88 X20 F 001368 X21 F 001368 X22 F 001448 X23 F 00148 X24 F 001528 X25 F 001528 X26 F 001608 X27 F 001608 X27 F 001678 X28 F 00168 X30 F 001758 X31 F 001838 X32 F 00188 X33 F 00198 X35 F 00198 X36	1	266 728	254 718	267												
X11 F 000F78 X12 F 000FE8 X13 F 001058 X14 F 0010C8 X15 F 001138 X16 F 0011A8 X17 F 001218 X18 F 001288 X19 F 0012F8 X2 F 000B88 X20 F 001368 X21 F 0013D8 X22 F 001448 X23 F 001488 X24 F 001528 X25 F 001528 X26 F 001608 X27 F 001678 X28 F 00168 X29 F 001758 X3 F 00188 X30 F 001768 X31 F 00188 X32 F 00198 X33 F 00198 X34 F 00198 X35 F<	4	962	952													
X12 F 000FE8 X13 F 001058 X14 F 0010C8 X15 F 001138 X16 F 0011A8 X17 F 001218 X18 F 001288 X19 F 0012F8 X2 F 000B88 X20 F 001368 X21 F 0013D8 X22 F 001448 X23 F 001488 X24 F 001528 X25 F 001528 X26 F 00168 X27 F 001678 X28 F 001678 X29 F 001758 X3 F 001768 X31 F 00188 X32 F 00188 X33 F 00198 X34 F 00198 X35 F 001A8 X36 F 001A98 X37 F<	4 4	988	932 978													
K13 F 001058 K14 F 001028 K15 F 001138 K16 F 0011A8 K17 F 001218 K18 F 001288 K19 F 0012F8 K2 F 000B88 K20 F 001368 K21 F 0013D8 K22 F 001448 K23 F 0014B8 K24 F 001528 K25 F 001528 K26 F 001608 K27 F 001608 K27 F 001678 K3 F 00168 K30 F 001758 K3 F 00188 K30 F 001708 K31 F 001988 K33 F 001988 K35 F 001A68 K37 F 001B8	4	1014	1004													
K14 F 0010C8 K15 F 001138 K16 F 0011A8 K17 F 001218 K18 F 001288 K19 F 0012F8 K2 F 000B88 K20 F 001308 K21 F 0013D8 K22 F 001448 K23 F 0014B8 K24 F 001528 K25 F 001528 K26 F 001608 K27 F 001608 K27 F 001678 K3 F 00168 K30 F 001758 K3 F 00188 K30 F 001708 K31 F 00188 K33 F 001918 K35 F 001988 K36 F 001A68 K37 F 001B8	4	1014	1030													
X15 F 001138 X16 F 0011A8 X17 F 001218 X18 F 001288 X19 F 0012F8 X2 F 000B88 X20 F 001308 X21 F 0013D8 X22 F 001448 X23 F 0014B8 X24 F 001528 X25 F 001598 X26 F 001608 X27 F 001678 X28 F 001678 X3 F 001758 X3 F 001768 X31 F 00188 X32 F 00188 X33 F 001918 X34 F 001988 X35 F 001A08 X37 F 001B8	4	1066	1056													
X16 F 0011A8 X17 F 001218 X18 F 001288 X19 F 0012F8 X2 F 000B88 X20 F 001368 X21 F 0013D8 X22 F 001448 X23 F 0014B8 X24 F 001528 X25 F 001598 X26 F 001608 X27 F 001678 X28 F 00168 X29 F 001758 X3 F 001768 X31 F 00188 X32 F 00188 X33 F 001918 X34 F 00198 X35 F 00198 X36 F 001AB8 X37 F 001BB8	$\frac{1}{4}$	1092	1082													
X17 F 001218 X18 F 001288 X19 F 0012F8 X2 F 000B88 X20 F 001368 X21 F 0013D8 X22 F 001448 X23 F 0014B8 X24 F 001528 X25 F 001528 X26 F 001608 X27 F 001678 X28 F 00168 X29 F 001758 X3 F 0017C8 X31 F 001838 X32 F 001838 X33 F 001918 X34 F 001988 X35 F 001978 X36 F 001A08 X37 F 001B88	4	1118	1108													
X18 F 001288 X19 F 0012F8 X2 F 000B88 X20 F 001368 X21 F 0013D8 X22 F 001448 X23 F 0014B8 X24 F 001528 X25 F 001598 X26 F 001608 X27 F 001678 X28 F 0016E8 X29 F 001758 X3 F 0017C8 X31 F 001838 X32 F 001838 X33 F 001918 X34 F 001988 X35 F 001978 X36 F 001A68 X37 F 001B8 X38 F 001B8	$ar{4}$	1144	1134													
X19 F 0012F8 X2 F 000B88 X20 F 001368 X21 F 0013D8 X22 F 001448 X23 F 0014B8 X24 F 001528 X25 F 001598 X26 F 001608 X27 F 001678 X28 F 0016E8 X29 F 001758 X3 F 0017C8 X31 F 001838 X32 F 001888 X33 F 001918 X34 F 001988 X35 F 001978 X36 F 001A68 X37 F 001B8 X38 F 001B8	4	1170	1160													
X2 F 000B88 X20 F 001368 X21 F 0013D8 X22 F 001448 X23 F 0014B8 X24 F 001528 X25 F 001598 X26 F 001608 X27 F 001678 X28 F 0016E8 X29 F 001758 X3 F 0017C8 X31 F 0017C8 X31 F 001838 X32 F 001888 X33 F 001918 X34 F 001988 X35 F 001A68 X37 F 001A08 X38 F 001B88	4	1196	1186													
X21 F 0013D8 X22 F 001448 X23 F 0014B8 X24 F 001528 X25 F 001598 X26 F 001608 X27 F 001678 X28 F 0016E8 X29 F 001758 X3 F 0017C8 X31 F 001838 X32 F 0018A8 X33 F 001918 X34 F 001988 X35 F 0019F8 X36 F 001A68 X37 F 001B48 X38 F 001B8	4	754	744													
X22 F 001448 X23 F 0014B8 X24 F 001528 X25 F 001598 X26 F 001608 X27 F 001678 X28 F 0016E8 X29 F 001758 X3 F 000BF8 X30 F 0017C8 X31 F 001838 X32 F 0018A8 X33 F 001918 X34 F 001988 X35 F 0019F8 X36 F 001A68 X37 F 001BB8	4	1222	1212													
X23 F 0014B8 X24 F 001528 X25 F 001598 X26 F 001608 X27 F 001678 X28 F 0016E8 X29 F 001758 X3 F 000BF8 X30 F 0017C8 X31 F 001838 X32 F 0018A8 X33 F 001918 X34 F 001988 X35 F 0019F8 X36 F 001A68 X37 F 001AD8 X38 F 001BB8	4	1248	1238													
X24 F 001528 X25 F 001598 X26 F 001608 X27 F 001678 X28 F 0016E8 X29 F 001758 X3 F 000BF8 X30 F 0017C8 X31 F 001838 X32 F 0018A8 X33 F 001918 X34 F 001988 X35 F 0019F8 X36 F 001A68 X37 F 001AD8 X38 F 001BB8	4	1274	1264													
X25 F 001598 X26 F 001608 X27 F 001678 X28 F 0016E8 X29 F 001758 X3 F 000BF8 X30 F 0017C8 X31 F 001838 X32 F 0018A8 X33 F 001918 X34 F 001988 X35 F 0019F8 X36 F 001A68 X37 F 001AD8 X38 F 001BB8	4	1300	1290													
X26 F 001608 X27 F 001678 X28 F 0016E8 X29 F 001758 X3 F 000BF8 X30 F 0017C8 X31 F 001838 X32 F 0018A8 X33 F 001918 X34 F 001988 X35 F 0019F8 X36 F 001A68 X37 F 001AD8 X38 F 001BB8	4	1326	1316													
X27 F 001678 X28 F 0016E8 X29 F 001758 X3 F 000BF8 X30 F 0017C8 X31 F 001838 X32 F 0018A8 X33 F 001918 X34 F 001988 X35 F 0019F8 X36 F 001A68 X37 F 001AD8 X38 F 001BB8	4	1352	1342													
K28 F 0016E8 K29 F 001758 K3 F 000BF8 K30 F 0017C8 K31 F 001838 K32 F 0018A8 K33 F 001918 K34 F 001988 K35 F 0019F8 K36 F 001A68 K37 F 001AD8 K38 F 001BB8	4	1378	1368													
X29 F 001758 X3 F 000BF8 X30 F 0017C8 X31 F 001838 X32 F 0018A8 X33 F 001918 X34 F 001988 X35 F 0019F8 X36 F 001A68 X37 F 001AD8 X38 F 001BB8	4	1404 1430	1394 1420													
K3 F 000BF8 K30 F 0017C8 K31 F 001838 K32 F 0018A8 K33 F 001918 K34 F 001988 K35 F 0019F8 K36 F 001A68 K37 F 001AD8 K38 F 001B48 K39 F 001BB8	4 1 1	1430 1456	1420 1446													
K30 F 0017C8 K31 F 001838 K32 F 0018A8 K33 F 001918 K34 F 001988 K35 F 0019F8 K36 F 001A68 K37 F 001AD8 K38 F 001B48 K39 F 001BB8	4	780	770													
K31 F 001838 K32 F 001848 K33 F 001918 K34 F 001988 K35 F 0019F8 K36 F 001A68 K37 F 001AD8 K38 F 001B48 K39 F 001BB8	4		1472													
X32 F 0018A8 X33 F 001918 X34 F 001988 X35 F 0019F8 X36 F 001A68 X37 F 001AD8 X38 F 001B48 X39 F 001BB8	4	1508	1498													
K33 F 001918 K34 F 001988 K35 F 0019F8 K36 F 001A68 K37 F 001AD8 K38 F 001B48 K39 F 001BB8	4	1534	1524													
X34 F 001988 X35 F 0019F8 X36 F 001A68 X37 F 001AD8 X38 F 001B48 X39 F 001BB8	$ar{f 4}$	1560	1550													
X35 F 0019F8 X36 F 001A68 X37 F 001AD8 X38 F 001B48 X39 F 001BB8	$ar{f 4}$	1586	1576													
X36 F 001A68 X37 F 001AD8 X38 F 001B48 X39 F 001BB8	4	1612	1602													
X38 F 001B48 X39 F 001BB8	4	1638	1628													
X38 F 001B48 X39 F 001BB8	4	1664	1654													
	4	1690	1680													
	4	1716	1706													
K4 F 000C68	4	806	796													
F 001C28	4	1742	1732													
F 001C98 F 001D08	4	1768 1794	1758 1784													

ACRO	DEFN	REFEREN	ICES															
CHECK TEST	77 636	187 715 1157 1599 2041	220 741 1183 1625 2067	253 767 1209 1651 2093	793 1235 1677 2119	819 1261 1703 2145	845 1287 1729 2171	871 1313 1755 2197	897 1339 1781 2223	923 1365 1807 2249	949 1391 1833 2275	975 1417 1859 2301	1001 1443 1885 2327	1027 1469 1911 2353	1053 1495 1937	1079 1521 1963	1105 1547 1989	113 157 201
TABLE	677	2386																



ACMA Vara O 7	0 greaten of 00 nonformers	21 May 2025 10: 13: 13 Page 71
	0 zvector-e7-99-performance	21 May 2025 10: 13: 13 Page 71
STMT	FILE NAME	
1 /home/tn	529/sharedvfp/tests/zvector-e7-99-performance.asm	
** NO ERRORS F	OUND **	