ASMA Ver.	0. 7. 0 zvector- e7-	- 13- Unpack <b>Mi</b> so	;	03 Apr 2025 15: 37: 50 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 *******************
				3 * 4 * Zvector E7 instruction tests for VRR-a encoded:
				4 * Zvector E7 instruction tests for VRR-a encoded: 5 *
				6 * E7D4 VUPLL - Vector Unpack Logical Low
				7 * E7D5 VUPLH - Vector Unpack Logical High 8 * E7D6 VUPL - Vector Unpack Low
				9 * E7D7 VUPH - Vector Unpack High
				10 *
				11 * and 12 *
				13 * E75F VSEG - Vector Sign Extend To Doubleword
				14 * E7DE VLC - Vector Load Complement
				15 * E7DF VLP - Vector Load Positive 16 *
				17 * James Wekel January 2025
				18 *****************
				20 *******************
				21 * 22 * basic instruction tests
				23 *
				24 ******************
				25 * This program tests proper functioning of the z/arch E7 VRR-a 26 * unpack instructions (Logical Low, Logical High, Low and High) and
				27 * miscellaneous instructions (Sign Extend To Doubleword,
				28 * Load Complement, and Load Positive).
				29 * Exceptions are not tested. 30 *
				31 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				32 * obvious coding errors. None of the tests are thorough. They are
				33 * NOT designed to test all aspects of any of the instructions. 34 *
				35 *******************
				36 * 37 * *Testcase zvector-e7-13-UnpackMisc
				38 * *
				39 * * Zvector E7 instruction tests for VRR-a encoded:
				40 * * 41 * * E7D4 VUPLL - Vector Unpack Logical Low
				42 * * E7D5 VUPLH - Vector Unpack Logical High
				43 * * E7D6 VUPL - Vector Unpack Low
				44 * * E7D7 VUPH - Vector Unpack High 45 * *
				46 * * E75F VSEG - Vector Sign Extend To Doubleword
				47 * * E7DE VLC - Vector Load Complement
				48 * * E7DF VLP - Vector Load Positive 49 * *
				50 * * #
				51 * * # This tests only the basic function of the instruction. 52 * * # Exceptions are NOT tested.
				52 * * # Exceptions are NOT tested. 53 * * #
				<b>54</b> * *
				55 * mainsize 2 56 * numcpu 1
				oo numepu i

wa ver.	0. 7. 0 zvector- e7-	· 13- UnpackM	I SC				03 Apr 2025 15: 37: 50	rage
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				70 ****	******	********	*******	****
				71 *	FCHECK M	acro - Is a Facility Bit	set?	
				72 * 73 *	If the f	acility bit is NOT set, a	n message is issued and	
				<b>74</b> *	the test	is skipped.		
				75 * 76 *	Fohook u	ses RO, R1 and R2		
				77 *		ses RU, RI and R2		
				78 * eg 79 ****	. FCHECK 1	34, 'vector-packed-decimal		ale ale ale ale
				79 **** <b>80</b>	MACRO	*******	*******	****
				81		BITNO, &NOTSETMSG		
				82 .*			y bit number to check	
				83 .* 84	LCLA &F	&NOTSETMSG: 'fa BBYTE Facility	bit in Byte	
				<b>85</b>	LCLA &F		bit within Byte	
				86 87	LCLA &L	(8)		
				88 &L(1		(8) 3,64,32,16,8,4,2,1 bit p	ositions within byte	
				89		_	<b>-</b>	
				90 &FBB 91 &FBB		TNO/8 ((&BITNO-(&FBBYTE*8))+1)		
				92 . *		checking Bit=&BITNO: FBB	YTE=&FBBYTE, FBBIT=&FBBIT	Γ'
				93	n vo	CVCNDV		
				94 95 *	В Х&	SYSNDX Fch	eck data area	
				<b>96</b> *		ski	p messgae	
				97 SKT& 98	SYSNDX DC C' DC C&	Skipping tests: ' NOTSETMSG		
				99		(bit &BITNO) is not inst	alled. '	
				100 SKL&	SYSNDX EQU *-	SKT&SYSNDX		
				101 * 102	DS FD		ility bits	
					YSNDX DS 4F	gap )		
				104	DS FD	gap		
				105 * 106 X&SY	SNDX EQU *			
				107	LA RO	((X&SYSNDX-FB&SYSNDX)/8)		
				108 109	STFLE FB	KSYSNDX get	facility bits	
				110	XGR RO	RO		
				111	IC RO	FB&SYSNDX+&FBBYTE get	fbit byte	
				112 113	N RO BNZ XC		bit set?	
				114 *				
				115 * fa	cility bit no	t set, issue message and	exi t	
				116 * 117	LA RO	SKL&SYSNDX mes	sage length	
				118	LA R1	SKT&SYSNDX mes	sage address	
				119	BAL R2	MSG		
				120 121	в во	J		
				122 XC&S	YSNDX EQU *			
				123	MEND			

ASMA Ver.	0. 7. 0 zvector- e7- 1	3- UnpackMi	sc				03 Apr 2025 15: 37: 50 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				125 ******** 126 * 127 ******	Low c	ore PSWs	*************
00000000		00000000 00000000	000035ЕВ	128 ZVE7TST 129	<b>START</b>		Low core addressability
		00000140	00000000	130 131 SVOLDPSV	W EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW
0000000 000001A0	00000001 80000000	00000000	000001A0	133 134	ORG DC	ZVE7TST+X' 1A0' X' 00000001800000	z/Archi tecure RESTART PSW 00'
000001A8	00000000 00000200			135	DC	AD(BEGIN)	
000001B0 000001D0 000001D8	00020001 80000000 0000000 0000DEAD	000001B0	000001D0	137 138 139	ORG DC DC	ZVE7TST+X' 1D0' X' 00020001800000 AD(X' DEAD' )	z/Architecure PROGRAM CHECK PSW 00'
000001E0		000001E0	00000200	141	ORG	ZVE7TST+X' 200'	Start of actual test program
				143 ******** 144 * 145 ****** 146 *	****** ****	**************************************	**************************************
				147 * Archi 148 * Regis	itectur ster Us	e Mode: z/Arch age:	
				149 * 150 * R0 151 * R1-4		work) work)	
				152 * R5 153 * R6-1	<b>T</b> R7 (	esting control tal work)	ble - current test base
				154 * R8 155 * R9 156 * R10 157 * R11	S T	irst base registe econd base registe hird base registe 7TEST call return	er r
				158 * R12 159 * R13 160 * R14	<b>E</b> (	7TEST Carr Feturn 7TESTS register work) ubroutine call	
				161 * R15 162 * 163 ******		econdary Subrouti	ne call or work  ***********************************
00000200 00000200		00000200 00001200		165 166	USING	BEGIN, R8 BEGIN+4096, R9	FIRST Base Register SECOND Base Register
00000200	0590	00002200		167		BEGIN+8192, R10	THIRD Base Register
00000202	0580 0680 0680			169 BEGIN 170 171	BALR BCTR BCTR	<b>R8</b> , 0	Initalize FIRST base register Initalize FIRST base register Initalize FIRST base register
	4190 8800 4190 9800		00000800 0000800	173 174 175	LA LA	R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register

ASMA Ver.	0. 7. 0 zvector- e7- 1	3- UnpackMi	sc				03 Apr 2025 15: 37: 50 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0000020E 00000212	41A0 9800 41A0 A800		0080000 00000800	176 177	LA LA	R10, 2048(, R9) R10, 2048(, R10)	Initalize THIRD base register Initalize THIRD base register
00000216 0000021A	B600 828C 9604 828D		0000048C 0000048D	178 179 180	STCTL 01	RO, RO, CTLRO CTLRO+1, X' 04'	Store CRO to enable AFP Turn on AFP bit
0000021E 00000222	9602 828D B700 828C		0000048D 0000048C	181 182 183	OI LCTL	CTLR0+1, X' 02'	Turn on Vector bit Reload updated CRO
				184 ******* 185 * Is z/A 186 ******	rchi te	cture vector facil	ity installed (bit 129) ************************************
0000226	47F0 80A8		000002A8	187 188 189+	FCHEC B	K 129, 'z/Archi tect X0001	cure vector facility'
0000022A 0000023E	40404040 E2928997 A961C199 838889A3			190+* 191+* 192+SKT0001 193+	DC DC	C' Skipping to C'z/Architecture	vector facility'
0000025C	404D8289 A340F1F2	000004E	0000001	194+ 195+SKL0001 196+*	DC EQU	C' (bit 129) is r *-SKT0001	not installed.' facility bits
0000278 0000280	00000000 00000000 00000000 00000000			197+ 198+FB0001	DS DS	FD 4FD	gap
000002A0	00000000 00000000	000002A8	00000001	199+ 200+* 201+X0001	DS EQU	<b>FD</b> *	gap
00002A8 000002AC 000002B0	4100 0004 B2B0 8080 B982 0000		00000004 00000280	202+ 203+ 204+	LA STFLE XGR	RO, ((X0001-FB0001 FB0001 RO, RO	)/8)-1 get facility bits
00002B4 00002B8 00002BC	4300 8090 5400 8294 4770 80D0		00000290 00000494 000002D0	205+ 206+ 207+	I C N BNZ	RO, FB0001+16 RO, =F' 64' XC0001	get fbit byte is bit set?
				208+* 209+* facili 210+*	ty bit	not set, issue m	essage and exit
	4100 004E 4110 802A 4520 81A8		0000004E 0000022A 000003A8	211+ 212+ 213+	LA LA BAL	RO, SKL0001 R1, SKT0001 R2, MSG	message length message address
000002CC	47F0 8270	000002D0	00000470 00000001	214+ 215+XC0001	B EQU	<b>E0J</b>	

ASMA Ver.	0. 7. 0 zvector- e7-1	13- UnpackMi	sc				03 Apr 2025 15: 37: 50 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMF			
				271 ******	*****		*********
				272 * 272 *******	<b>RPTEF</b> * * * * *	ROR ***********************************	eport instruction test in error ***********
				213			
000032C	50F0 8190		00000390	275 RPTERROR		R15, RPTSAVE	Save return address
00000330	5050 8194		00000394	276 277 *	ST	R5, RPTSVR5	Save R5
0000334	4820 5004		0000004	278	LH	R2, TNUM	get test number and convert
0000338	4E20 8E73		00001073	279	CVD	R2, DECNUM	6
0000033C	D211 8E5D 8E47	0000105D	00001047	280	MVC	PRT3, EDIT	
00000342 00000348	DE11 8E5D 8E73 D202 8E18 8E6A	0000105D 00001018	00001073 0000106A	281 282	ED MVC	PRT3, DECNUM PRTNUM(3), PRT3+13	fill in message with test #
0000340	DECE GLIG GLOA	00001010	0000100A	283	IVIV C	TRINUNGO), TRIOTIO	Titi in message with test "
000034E	D207 8E33 5008	00001033	8000000	284	MVC	PRTNAME, OPNAME	fill in message with instruction
0000354	E320 5007 0076		0000007	285 * 286	LB	R2, M3	get MB and convert
000035A	4E20 8E73		0000007	287	CVD	R2, DECNUM	get mb and convert
000035E	D211 8E5D 8E47	0000105D	00001047	288	MVC	PRT3, EDIT	
0000364	DE11 8E5D 8E73	0000105D	00001073	289	ED	PRT3, DECNUM	
000036A	D201 8E44 8E6B	00001044	0000106B	290	MVC	PRTM3(2), PRT3+14	fill in message with m3 field
				<b>292</b> *			
				293 *	Use I	Hercules Diagnose for 1	Message to console
0000370	9002 8198		00000398	294 * 295	STM	RO, R2, RPTDWSAV	save regs used by MSG
0000370	4100 003F		00000338 0000003F	296	LA	RO, PRTLNG	message length
0000378	4110 8E08		00001008	297	LA	R1, PRTLINE	messagfe address
0000037C 00000380	4520 81A8 9802 8198		000003A8 00000398	298 299	BAL LM	R2, MSG R0, R2, RPTDWSAV	call Hercules to display MSG
0000380	3002 0130		00000398	Lyy	LIVI	RU, RZ, RF1DWSAV	restore regs
					_		
0000384	5850 8194 5950 8100		00000394	301	L	R5, RPTSVR5	Restore R5
00000388 0000038C	58F0 8190 07FF		00000390	302 303	L BR	R15, RPTSAVE R15	Restore return address Return to caller
				305 RPTSAVE		F' 0'	R15 save area
0000394	0000000			306 RPTSVR5	DC	F' 0'	R5 save area
0000398	00000000 00000000			308 RPTDWSAV	DC	2D' 0'	RO-R2 save area for MSG call

ASMA Ver.	0. 7. 0 zvector-e7-1	3- UnpackMi	sc				03 Apr 2025 15: 37: 50 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				310 ******* 311 * 312 * 313 *****		HERCULES MESSAGE poin R2 = return address	**************************************
000003A8 000003AC	4900 82A0 07D2		000004A0	315 MSG 316	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
000003AE	9002 81E4		000003E4	318	STM	RO, R2, MSGSAVE	Save registers
000003B2 000003B6 000003BA	4900 82A2 47D0 81BE 4100 005F		000004A2 000003BE 0000005F	320 321 322	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
000003BE 000003C0 000003C2	1820 0620 4420 81F0		000003F0	324 MSGOK 325 326	LR BCTR EX	R2, R0 R2, O R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
000003C6 000003CA	4120 200A 4110 81F6		0000000A 000003F6	328 329	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
000003CE 000003D2	83120008 4780 81DE		000003DE	331 332	DC BZ	X' 83', X' 12', X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
000003D6 000003D8	1222 4780 81DE		000003DE	333 334 335 336	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
000003DC	0000			337	DC	Н' О'	CRASH for debugging purposes
000003DE 000003E2	9802 81E4 07F2		000003E4	339 MSGRET 340	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
000003E4 000003F0	00000000 00000000 D200 81FF 1000	000003FF	00000000	342 MSGSAVE 343 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
000003F6 000003FF	D4E2C7D5 D6C8405C 40404040 40404040			345 MSGCMD 346 MSGMSG 347	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector-e7-1	3- UnpackMi	sc					03 Apr 2025 15: 37: 50 Page 10
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				349 350 351	******* * ******	****** <b>Normal</b> *****	**************************************	**************************************
00000460	00020001 80000000			<b>353</b>	<b>E0JPSW</b>	DC	OD' O' , X' 0002000180000	0000', AD(0)
00000470	B2B2 8260		00000460	355	E0J	LPSWE	<b>EOJPSW</b>	Normal completion
00000478	00020001 80000000			357	FAILPSW	DC	OD' O' , X' 0002000180000	0000', AD(X'BAD')
00000488	B2B2 8278		00000478	359	FAI LTEST	LPSWE	FAILPSW	Abnormal termination
				361 362 363	******* * *****	****** Worki n *****	**************************************	*********
0000048C 00000490	00000000 0000000			365 ( 366	CTLRO	DS DS	F F	CRO
00000494				368		LTORG		Literals pool
00000494 00000498 0000049C	00000040 000034BC 00000001			369 370 371			=F' 64' =A(E7TESTS) =F' 1'	Dicciuis pool
000004A0 000004A2	0000 005F			372 373 374 375	*	some o	=H' 0' =AL2(L' MSGMSG)	
		00000400	0000001	376 377			1024	One KB
		0000400 0001000 00010000 00100000	0000001 00000001 00000001	378   379   380	PAGE K64	EQU EQU EQU	(4*K) (64*K) (K*K)	Size of one page 64 KB 1 MB
		AABBCCDD 000000DD	00000001 00000001		REG2PATT REG2LOW	EQU	X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)

SMA Ver. 0.	. 7. 0 zvector- e7-	13- UnpackMi	sc				03 Apr 2025 15: 37: 50 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				426 *****	*****	******	**********
				427 *	E7TEST	DSECT	
				428 *****	*****	*****	************
0000000 00	000000			430 E7TES		, (0)	nointan to tost
	0000000 000			431 TSUB 432 TNUM		A(0) H' 00'	pointer to test Test Number
0000006 00	0			433	DC :	X' 00'	
0000007 00	0			434 MB 435	<b>DC</b>	HL1' 00'	m4 used
	0404040 40404040			<b>436 OPNAM</b>		CL8' '	E6 name
	000000			437 V2ADD		A(0)	address of v2 source
	0000000 0000000			438 RELEN 439 READD		A(0) A(0)	RESULT LENGTH result (expected) address
0000020 00	0000000 00000000			440	<b>DS</b>	FD	gap V1 Output
	0000000 00000000 0000000 00000000			441 V10UT		XL16 FD	
5000038 00				443	DS .	r <i>u</i>	gap
				444 *	test r	outine will be	e here (from VRR-a macro)
				445 * 446 *	follow	ed by	
				447 *	10110	EXPECTED RESUL	Т
		00000000	000035EB	449 ZVE7T		•	
00010B4				450	DS	<b>OF</b>	
				452 ***** 453 *	**************************************	************ help build te	**************************************
					*****	*********	**************************************
				456 *			1 44
				457 * mac 458 *	ro to gene	rate individua	ii test
				459	MACRO		
				460 461 .*	VRR_A	&I NST, &MB	&INST - VRR-a instruction under test
				462 . *			&MB - mB field
				463 464	CDI A	OTNUM	
				464	GBLA		
					SETA .	&TNUM+1	
				465 &TNUM 466		&TNUM+1	
				465 &TNUM 466 467	DS	OFD	hase for test data and test neutine
				465 &TNUM 466		OFD	base for test data and test routine
				465 &TNUM 466 467 468 469 470 T&TNU	DS USING M DC	OFD *, R5 A(X&TNUM)	address of test routine
				465 &TNUM 466 467 468 469 470 T&TNU 471	DS USING M DC DC	OFD *, R5 A(X&TNUM) H' &TNUM	
				465 &TNUM 466 467 468 469 470 T&TNU 471 472 473	DS USING M DC DC DC DC	OFD *, R5 A(X&TNUM) H' &TNUM' X' 00' HL1' &M3'	address of test routine
				465 &TNUM 466 467 468 469 470 T&TNU 471 472	DS USING M DC DC DC DC DC	OFD *, R5 A(X&TNUM) H' &TNUM' X' 00'	address of test routine test number

000010B8   000010F8   0001   000010BF   000010BF   00	ASMA Ver.	0. 7. 0 zvector- e7-1	13- UnpackMi	sc				03 Apr 2025	15: 37: 50	Page	15
S21   S22   S23   PRINT DATA   S23   S24   S25   S25	LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
								********	******	****	
S23					521 * 522 ******	<b>E7 VR</b> *****	K-a tests ********	********	*****	****	
S25					<b>523</b>						
S26						VIIPI.I.	- Vector Unnack L	ngical Low			
See   See					526 * E7D5	<b>VUPLH</b>	- Vector Unpack L	ogi cal Hi gh			
S31					<b>529</b> *	• • • • • • • • • • • • • • • • • • • •	veccor enpuen n	- 8			
S32											
S34					532 * E75F		- Vector Sign Ext	end To Doubleword			
S38							<ul> <li>Vector Load Com</li> <li>Vector Load Pos</li> </ul>	plement i ti ve			
S37					<b>535</b> *			- · -			
16 byte 'expected result (VI)   538 *   16 byte 'expected result (VI)   540 *   540 *   540 *   541 *   VWPLL - Vector Unpack Logical Low   542 *   542 *   543 *   8yte   544 *   5						VKK- a					
S40 *					<b>538</b> *		16 byte expecte	d result (V1)			
1							16 byte vz sour				
10001088					<b>541</b> * <b>VUPLL</b>		tor Unpack Logical	Low			
100010B8											
	000010 <b>D</b> Q										
000010BC   0001	000010B8		000010B8		<b>546</b> +	<b>USING</b>	*, <b>R5</b>			ne	
D00010BE   00	000010B8								}		
D00010C0   E5E4P7D3   D3404040   D3404040   D35040600010C3   D352+   DC   A(RE1+16)   Address of v2 source   D00010C0   D353+   DC   A(RE1+16)   A(RE1)   D350400000000000000000000000000000000000	000010BE	00			<b>549</b> +	DC	X' 00'				
D00010CR   D0001124											
D00010D0	000010C8	00001124			<b>552</b> +	DC	A(RE1+16)	address of v2 source			
000010B8								result length result address			
000010F8	000010D8	0000000 00000000			<b>555</b> +	DS	FD				
D00010F0   D0000000   D00000000	000010E0 000010E8				556+V1U1	DS	XL16	VI output			
	000010F0					DS	FD	gap			
000010F8   E310   5010   0014   00000010   560+   LGF   R1, V2ADDR   load v2   source   000010FE   E761   0000   0806   00000000   561+   VL   v22, 0(R1)   use v22   to test decoder   00001104   E766   0000   0CD4	000010F8					DS	<b>OF</b>				
00001104   E766   0000   0CD4   562+   VUPLL   V22, V22, 0   test instruction (dest is a source)   0000110A   E760   5028   080E   000010E0   563+   VST   V22, V101   save v1 output   00001114   00110022   00330044   00110022   00330044   00110022   00330044   00110022   00330044   00550066   00770088   0000112   00550066   00770088   0000112   00550066   0077088   0000112   11223344   55667788   569   570   VRR_A   VUPLL, 0   00001138   VUPLL, 0   00001138   VUPLL, 0   00001138   VUPLL, 0   00001138   00001138   VUPLL, 0   00001138   VUPLL,	000010F8				<b>560</b> +	LGF	R1, V2ADDR				
00001110 07FB 564+ BR R11 return 00001114 565+RE1 DC 0F xl 16 expected result 00001114 00110022 00330044 566+ DR0P R5 0000111C 00550066 00770088 00001124 ABABABAB ABABABAB 568 DC XL16' 0011002200330044 0055006600770088' result 0000112C 11223344 55667788 569 570 VRR_A VUPLL, 0 00001138 564+ BR R11 return 00 0FF xl 16 expected result 00 011002200330044 0055006600770088' result 00 011002200330044 0055006600770088' v2	00001104	E766 0000 OCD4			<b>562</b> +	<b>VUPLL</b>	V22, V22, 0			ce)	
00001114	0000110A			000010E0							
DROP R5   DROP R5   DC XL16' 0011002200330044 0055006600770088' result   DROP R5   DC XL16' 0011002200330044 0055006600770088' result   DROP R5   DC XL16' 0011002200330044 0055006600770088' result   DROP R5   DC XL16' ABABABABABABABABABABABABABABABABABABAB	00001114	O/TD			565+RE1	DC	<b>0F</b>				
0000111C 00550066 00770088 00001124 ABABABAB ABABABB 568 DC XL16' ABABABABABABAB 1122334455667788' v2 0000112C 11223344 55667788 569 570 VRR_A VUPLL, 0 00001138 571+ DS 0FD	00001114	00110022 003300 <i>44</i>						<u>-</u>	regul t		
0000112C 11223344 55667788 569 570 VRR_A VUPLL, 0 00001138 571+ DS OFD	0000111C	00550066 00770088									
569 570 VRR_A VUPLL, 0 00001138 571+ DS OFD	00001124 0000112C				568	DC	XL16' ABABABABABABA	BAB 1122334455667788'	v2		
00001138 571+ DS OFD		1122011 00001100									
	00001138										
	00001138		00001138					base for test data and	test routi	ne	

ASMA Ver.	0. 7. 0 zvector-e7-1	3- UnpackMi s	sc				03 Apr 2025	15: 37: 50	Page	16
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00001138	00001178			573+T2	DC	A(X2)	address of test routine	<b>.</b>		
0000113C	0002			574+	DC	H' 2'	test number			
0000113E	00			575+	DC	X' 00'				
0000113F	00			<b>576</b> +	DC	HL1' 0'	MB			
00001140	E5E4D7D3 D3404040			<b>577</b> +	DC	CL8' VUPLL'	instruction name			
00001148	000011A4			578+	DC	A(RE2+16)	address of v2 source			
0000114C	00000010			<b>579</b> +	DC	A(16)	result length			
00001150	00001194			580+REA2	DC	A(RE2)	result address			
00001158	00000000 00000000			581+	DS					
00001160	0000000 00000000			582+V102	DS	XL16	gap V1 output			
00001168	0000000 00000000						•			
00001170	0000000 00000000			<b>583</b> +	DS	FD	gap			
				<b>584</b> +*						
00001178				585+X2	DS	<b>0F</b>				
00001178	E310 5010 0014		0000010	<b>586</b> +	LGF	R1, V2ADDR	load v2 source			
0000117E	E761 0000 0806		00000000	<b>587</b> +	VL	v22, 0(R1)	use v22 to test decoder			
00001184	E766 0000 OCD4			588+	VUPLL	V22, V22, 0	test instruction (dest	is a sour	ce)	
0000118A	E760 5028 080E		00001160	589+	VST	V22, V102	save v1 output			
00001190	07FB			590+	BR	R11	return			
00001194				591+RE2	DC	0F	xl16 expected result			
00001194				592+	DROP	R5		• .		
00001194	00F10002 00C30004			<b>593</b>	DC	XL16' 00F1000200C300	004 0005000600D700F8'	resul t		
0000119C	00050006 00D700F8			504	D.C.	WI 401 ADADADADADADA	NAR E40000040700R7F01	0		
000011A4 000011AC	ABABABAB ABABABAB F102C304 0506D7F8			594	DC	XL16, ARARARARARARA	BAB F102C3040506D7F8'	v2		
000011110	11020001 00002/10			595						
				596	VRR A	VUPLL, O				
000011B8				<b>597</b> +	DS _	OFD				
000011B8		000011B8		<b>598</b> +	<b>USING</b>	*, <b>R5</b>	base for test data and	test rout	i ne	
000011B8	000011F8			599+T3	DC	A(X3)	address of test routine	•		
000011BC	0003			<b>600</b> +	DC	Н' 3'	test number			
000011BE	00			601+	DC	X' 00'				
000011BF	00			602+	DC	HL1' 0'	MB			
000011C0	E5E4D7D3 D3404040			603+	DC	CL8' VUPLL'	instruction name			
000011C8	00001224			604+	DC	A(RE3+16)	address of v2 source			
000011CC	00000010			605+	DC	A(16)	result length			
000011D0	00001214			606+REA3	DC	A(RE3)	result address			
000011D8	00000000 00000000			607+	DS	FD	gap V1 output			
000011E0	00000000 00000000			608+V103	DS	XL16	vi output			
000011E8	00000000 00000000			600	DC	ED	don			
000011F0	0000000 00000000			609+ 610+*	DS	FD	gap			
000011F8				610+** 611+X3	DS	0F				
000011F8	E310 5010 0014		00000010	612+	LGF	R1, V2ADDR	load v2 source			
000011F8	E761 0000 0806		00000010	613+	VL	v22, O(R1)	use v22 to test decoder	•		
000011112	E766 0000 0CD4		0000000	614+		V22, V22, 0	test instruction (dest		ce)	
00001204 0000120A	E760 5028 080E		000011E0	615+	VST	V22, V103	save v1 output	15 a Soul		
0000120A	07FB			616+	BR	R11	return			
00001214	5 · <b>2 · 2</b>			617+RE3	DC	OF	xl16 expected result			
00001214				618+	DROP	R5				
00001214	00F100D2 00C300F4			619	DC		)F4 00F500C600D700F8'	resul t		
0000121C	00F500C6 00D700F8				•			<b>-</b>		
00001224	ABABABAB ABABABAB			620	DC	XL16' ABABABABABABAI	BAB F1D2C3F4F5C6D7F8'	v2		
0000122C	F1D2C3F4 F5C6D7F8									
				621	-					
				622 * Hal fwor	rd					

ASIVA VEr.	0. /. 0 zvector-e/-	13- unpackwi	sc				03 Apr 2025 15: 37: 50 Page 17
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				623	VRR A	VUPLL, 1	
00001238				624+	DS	OFD	
00001238		00001238		625+	<b>USING</b>	*, <b>R</b> 5	base for test data and test routine
00001238	00001278			626+T4	DC	A(X4)	address of test routine
0000123C	0004			<b>627</b> +	DC	H' 4'	test number
0000123E	00			628+	DC	X' 00'	
0000123F	01			629+	DC	HL1' 1'	MB
00001240	E5E4D7D3 D3404040			630+	DC	CL8' VUPLL'	instruction name
00001248	000012A4			631+	DC	A(RE4+16)	address of v2 source
0000124C	0000010			632+	DC	A(16)	result length
00001250	00001294			633+REA4	DC	A(RE4)	result address
00001258	0000000 00000000			634+	DS	FD	gap
00001260	0000000 00000000			635+V104	DS	XL16	gap V1 output
00001268	0000000 00000000						•
00001270	0000000 00000000			636+	DS	FD	gap
				637+*			
00001278				638+X4	DS	<b>0F</b>	
00001278	E310 5010 0014		00000010	639+	LGF	R1, V2ADDR	load v2 source
0000127E	E761 0000 0806		0000000	<b>640</b> +	VL	v22, 0(R1)	use v22 to test decoder
00001284	E766 0000 1CD4			641+	VUPLL	V22, V22, 1	test instruction (dest is a source)
0000128A	E760 5028 080E		00001260	642+	<b>VST</b>	V22, V104	save v1 output
00001290	07FB			643+	BR	R11	return
00001294				644+RE4	DC	<b>0F</b>	xl16 expected result
00001294				645+	DROP	<b>R5</b>	
00001294	00001122 00003344			646	DC	XL16' 0000112200003	344 0000556600007788' result
0000129C	00005566 00007788						
000012A4	ABABABAB ABABABAB			647	DC	XL16' ABABABABABABA	BAB 1122334455667788' v2
000012AC	11223344 55667788						
				648			
				649		VUPLL, 1	
000012B8				<b>650</b> +	DS	OFD	
000012B8		000012B8		651+	USING		base for test data and test routine
000012B8	000012F8			652+T5	DC	$\mathbf{A}(\mathbf{X5})$	address of test routine
000012BC	0005			653+	DC	H' 5'	test number
000012BE	00			654+	DC	X' 00'	
000012BF	01			655+	DC	HL1' 1'	MB
000012C0	E5E4D7D3 D3404040			<b>656</b> +	DC	CL8' VUPLL'	instruction name
000012C8	00001324			657+	DC	A(RE5+16)	address of v2 source
000012CC	00000010			658+	DC	A(16)	result length
000012D0	00001314			659+REA5	DC	A(RE5)	result address
000012D8	00000000 00000000			660+	DS	FD	gap V1 output
000012E0				661 VIN5	116.	XL16	VI output
000000	00000000 00000000			661+V105	DS	ALIU	vi output
	00000000 00000000						
				662+	DS	FD	gap
000012F0	00000000 00000000			662+ 663+*	DS	FD	
000012F0 000012F8	00000000 00000000		00000010	662+ 663+* 664+X5	DS DS	FD OF	gap
000012F0 000012F8 000012F8	00000000 00000000 00000000 00000000 E310 5010 0014		00000010	662+ 663+* 664+X5 665+	DS DS LGF	FD OF R1, V2ADDR	gap load v2 source
000012F0 000012F8 000012F8 000012FE	00000000 00000000 00000000 00000000 E310 5010 0014 E761 0000 0806		00000010 00000000	662+ 663+* 664+X5 665+ 666+	DS DS LGF VL	FD OF R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
000012F0 000012F8 000012F8 000012FE 00001304	00000000 00000000 00000000 00000000 E310 5010 0014 E761 0000 0806 E766 0000 1CD4		00000000	662+ 663+* 664+X5 665+ 666+ 667+	DS DS LGF VL VUPLL	FD  OF R1, V2ADDR v22, O(R1) V22, V22, 1	load v2 source use v22 to test decoder test instruction (dest is a source)
000012F0 000012F8 000012F8 000012FE 00001304 0000130A	00000000 00000000 00000000 00000000 E310 5010 0014 E761 0000 0806 E766 0000 1CD4 E760 5028 080E			662+ 663+* 664+X5 665+ 666+ 667+ 668+	DS DS LGF VL VUPLL VST	FD  OF R1, V2ADDR v22, O(R1) V22, V22, 1 V22, V105	load v2 source use v22 to test decoder test instruction (dest is a source) save v1 output
000012F0 000012F8 000012F8 000012FE 00001304 0000130A 00001310	00000000 00000000 00000000 00000000 E310 5010 0014 E761 0000 0806 E766 0000 1CD4		00000000	662+ 663+* 664+X5 665+ 666+ 667+ 668+ 669+	DS DS LGF VL VUPLL VST BR	FD  OF R1, V2ADDR v22, O(R1) V22, V22, 1 V22, V105 R11	load v2 source use v22 to test decoder test instruction (dest is a source) save v1 output return
000012F0 000012F8 000012F8 000012FE 00001304 0000130A 00001310 00001314	00000000 00000000 00000000 00000000 E310 5010 0014 E761 0000 0806 E766 0000 1CD4 E760 5028 080E		00000000	662+ 663+* 664+X5 665+ 666+ 667+ 668+ 669+ 670+RE5	DS DS LGF VL VUPLL VST BR DC	FD  OF R1, V2ADDR v22, O(R1) V22, V22, 1 V22, V105 R11 OF	load v2 source use v22 to test decoder test instruction (dest is a source) save v1 output
000012E8 000012F0 000012F8 000012FE 00001304 0000130A 00001310 00001314	00000000 00000000 00000000 00000000 E310 5010 0014 E761 0000 0806 E766 0000 1CD4 E760 5028 080E 07FB		00000000	662+ 663+* 664+X5 665+ 666+ 667+ 668+ 669+ 670+RE5 671+	DS DS LGF VL VUPLL VST BR DC DROP	FD  OF R1, V2ADDR v22, O(R1) V22, V22, 1 V22, V105 R11 OF R5	load v2 source use v22 to test decoder test instruction (dest is a source) save v1 output return xl16 expected result
000012F0 000012F8 000012F8 000013FE 0000130A 00001310 00001314 00001314	00000000 00000000 00000000 00000000 E310 5010 0014 E761 0000 0806 E766 0000 1CD4 E760 5028 080E 07FB		00000000	662+ 663+* 664+X5 665+ 666+ 667+ 668+ 669+ 670+RE5	DS DS LGF VL VUPLL VST BR DC	FD  OF R1, V2ADDR v22, O(R1) V22, V22, 1 V22, V105 R11 OF R5	load v2 source use v22 to test decoder test instruction (dest is a source) save v1 output return
000012F0 000012F8 000012F8 000012FE 00001304 00001310 00001314 00001314	00000000 00000000 00000000 00000000 E310 5010 0014 E761 0000 0806 E766 0000 1CD4 E760 5028 080E 07FB		00000000	662+ 663+* 664+X5 665+ 666+ 667+ 668+ 669+ 670+RE5 671+	DS DS LGF VL VUPLL VST BR DC DROP	FD  OF R1, V2ADDR v22, O(R1) V22, V22, 1 V22, V105 R11 OF R5 XL16' 0000F1020000C3	load v2 source use v22 to test decoder test instruction (dest is a source) save v1 output return xl16 expected result

ASMA Ver. 0.7.0 zvector-e7-13-UnpackMisc

ADDR1

00001338

ADDR2

00000010

0000000

00001360

00000010

00000000

000013E0

**STM** 

674 675

676 +

677 +

679 +

680 +

681 +

682 +

683+

684+

686+

688+

691+

692+

**693**+

694+

695+

697 +

698

715+

718+

719+

720+

721 +

722+

724 +

723+RE7

716+\*

717+X7

696+RE6

689+\*

690+X6

685+REA6

687+V106

678 + T6

**OBJECT CODE** 

E5E4D7D3 D3404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E766 0000 1CD4

E760 5028 080E

0000F1D2 0000C3F4

07FB

000013F8

00001424

0000010

00001414

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E766 0000 2CD4

E760 5028 080E

07FB

0007

00

02

0000132C F102C304 0506D7F8

00001378

000013A4

00000010

00001394

0006

00

01

**LOC** 

00001338

00001338

00001338

0000133C

0000133E

0000133F

00001340

00001348

0000134C

00001350

00001358

00001360

00001368

00001370

00001378

00001378

0000137E

00001384

0000138A

00001390

00001394

00001394

00001394

0000139C

000013A4

000013B8

000013B8

000013B8

000013BC

000013BE

000013BF

000013C0

000013C8

000013CC

000013D0

000013D8

000013E0 000013E8

000013F0

000013F8

000013F8

000013FE

00001404

0000140A

00001410

00001414

00001414

A(16) DC DC **A(RE7)** DS FD 714+V107 DS **XL16** DS FD

VRR\_A VUPLL, 1

USING \*, R5

DS

DC

DC

DC

DC

DC

DC

DC

DC

DS

DS

DS

DS

**LGF** 

VL

**VST** 

BR

DC

DC

DS

DC

DC

DC DC

DC

DC

DS

**LGF** 

VL

**VST** 

BR

DC

DROP

0F

**R5** 

**DROP** 

**OFD** 

A(X6)

H' 6'

X' 00'

HL1' 1'

A(16)

**XL16** 

FD

FD

0F

**VUPLL V22, V22, 1** 

**R11** 

0F

**R5** 

VRR\_A VUPLL, 2

USING \*, R5

**OFD** 

A(X7)

H' 7'

X' 00'

HL1'2'

CL8' VUPLL'

A(RE7+16)

**A(RE6)** 

CL8' VUPLL'

A(RE6+16)

R1, V2ADDR

v22, 0(R1)

V22, V106

0F R1, V2ADDR v22, 0(R1)**VUPLL V22, V22, 2** V22, V107 **R11** 

load v2 source use v22 to test decoder test instruction (dest is a source)

save v1 output

return

xl16 expected result

	0. 7. 0 zvector- e7- 1	•					03 Apr 2025	15: 37: 50	Page	19
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00001414 0000141C	00000000 11223344 00000000 55667788			725	DC	XL16' 0000000112233	344 000000055667788'	resul t		
00001424 0000142C	ABABABAB ABABABAB			726	DC	XL16' ABABABABABABA	BAB 1122334455667788'	v2		
000142C	11223344 33007766			727						
0001400				728		VUPLL, 2				
0001438 0001438		00001438		729+ 730+	DS USING	0FD *. R5	base for test data and	test routi	i ne	
0001438	00001478			731+T8	DC	A(X8)	address of test routing			
000143C 000143E	0008 00			732+ 733+	DC DC	H' 8' X' 00'	test number			
000143F	02			734+	DC	HL1' 2'	MB			
0001440	E5E4D7D3 D3404040			735+	DC	CL8' VUPLL'	instruction name			
00001448 0000144C	000014A4 00000010			736+ 737+	DC DC	A(RE8+16) A(16)	address of v2 source result length			
0001450	00001494			738+REA8	DC	A(RE8)	result address			
00001458 00001460	00000000 00000000 0000000 00000000			739+ 740+V108	DS DS	FD XL16	gap V1 output			
00001468	0000000 00000000						VI oucput			
00001470	00000000 00000000			741+ 742+*	DS	FD	gap			
0001478				742+** 743+X8	DS	<b>0F</b>				
0001478	E310 5010 0014		00000010	<b>744</b> +	LGF	R1, V2ADDR	load v2 source			
000147E 0001484	E761 0000 0806 E766 0000 2CD4		00000000	745+ 746+	VL VIIDI I	v22, 0(R1) V22, V22, 2	use v22 to test decoder test instruction (dest		ഹ	
000148A	E760 5028 080E		00001460	<b>747</b> +	VST		save v1 output	is a sour	ce)	
00001490	07FB			748+	BR	R11	return			
00001494 00001494				749+RE8 750+	DC DROP	OF R5	xl16 expected result			
0001494	00000000 F102C304			751	DC		304 000000000506D7F8'	resul t		
0000149C 000014A4	00000000 0506D7F8 ABABABAB ABABABAB			752	DC	XI 16' ARARARARARARA	BAB F102C3040506D7F8'	v2		
00014AC					ЪС	ALIO REPRESENTATION DI PROPERTI	71020000000710	<b>V</b> 2		
				753 754	V/DD A	VUPLL, 2				
00014B8				755+	DS	OFD				
000014B8	000014E0	000014B8		756+	USING		base for test data and		i ne	
000014B8 000014BC	000014F8 0009			757+T9 758+	DC DC	A(X9) H' 9'	address of test routing test number	e		
00014BE	00			<b>759</b> +	DC	X' 00'				
000014BF 000014C0	02 E5E4D7D3 D3404040			760+ 761+	DC DC	HL1' 2' CL8' VUPLL'	MB instruction name			
000014C8	00001524			<b>762</b> +	DC	A(RE9+16)	address of v2 source			
000014CC	0000010			763+ 764 - DEAO	DC	A(16)	result length			
000014D0 000014D8	00001514 00000000 00000000			764+REA9 765+	DC DS	A(RE9) FD	result address			
00014E0	0000000 00000000			766+V109	DS	XL16	gap V1 output			
000014E8 000014F0	00000000 00000000 00000000 00000000			767+ 768+*	DS	FD	gap			
00014F8	T040 F040 0044		00000010	769+X9	DS	OF	1 1 0			
00014F8 00014FE	E310 5010 0014 E761 0000 0806		00000010 00000000	770+ 771+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder	r		
00001504	E766 0000 2CD4			772+	VUPLL	V22, V22, 2	test instruction (dest		ce)	
0000150A 00001510	E760 5028 080E 07FB		000014E0	773+ 774+	VST BR	V22, V109 R11	save v1 output return			

ASMA Ver.	0. 7. 0 zvector- e7- 1	3- UnpackMi	sc				03 Apr 2025	15: 37: 50	Page	20
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00001514				775+RE9	DC	OF	xl16 expected result			
00001514 00001514	00000000 F1D2C3F4			776+ 777	DROP DC	R5 XL16' 00000000F1D2C:	3F4 00000000F5C6D7F8'	resul t		
0000151C	00000000 F5C6D7F8							resure		
00001524	ABABABAB ABABABAB			778	DC	XL16' ABABABABABABA	BAB F1D2C3F4F5C6D7F8'	v2		
00001320	F1D2C3F4 F5C6D7F8			779						
				780 *						
				781 * VUPLH 782 *	- Vec	tor Unpack Logical 1	di gh			
				783 * Byte						
00001700				784		VUPLH, 0				
00001538 00001538		00001538		785+ 786+	DS USING	0FD * P5	base for test data and	test rout	i no	
00001538	00001578	00001338		787+T10	DC	A(X10)	address of test routine		life	
0000153C	000A			<b>788</b> +	DC	H' 10'	test number			
0000153E 0000153F	00			789+ 790+	DC DC	X' 00' HL1' 0'	MB			
00001531	E5E4D7D3 C8404040			791+	DC	CL8' VUPLH'	instruction name			
00001548	000015A4			792+	DC	A(RE10+16)	address of v2 source			
0000154C 00001550	00000010 00001594			793+ 794+REA10	DC DC	A(16) A(RE10)	result length result address			
00001558	00001334			795+	DS	FD	gap			
00001560	00000000 00000000			796+V1010	DS	XL16	V1 output			
00001568 00001570	00000000 00000000 0000000 00000000			797+	DS	FD	gap			
				<b>798</b> +*			8 <b></b> P			
00001578	E910 5010 0014		00000010	799+X10	DS	OF	1 1 0			
00001578 0000157E	E310 5010 0014 E761 0000 0806		00000010 00000000	800+ 801+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder	r		
00001584	E766 0000 OCD5			<b>802</b> +	<b>VUPLH</b>	V22, V22, 0	test instruction (dest		ce)	
0000158A 00001590	E760 5028 080E		00001560	803+ 804+	VST BR	V22, V1010 R11	save v1 output return			
00001590	U/FD			805+RE10	DC	OF	xl16 expected result			
00001594				<b>806</b> +	DROP	<b>R5</b>	•			
00001594 0000159C	00110022 00330044 00550066 00770088			807	DC	XL16' 00110022003300	044 0055006600770088'	resul t		
00001536 000015A4	11223344 55667788			808	DC	XL16' 1122334455667	788 ABABABABABABABAB'	<b>v2</b>		
000015AC	ABABABAB ABABABAB			000						
				809 810	VRR A	VUPLH, O				
000015B8				811+	DS _	OFD				
000015B8	00001550	000015B8		812+ 813+T11	USING		base for test data and		i ne	
000015B8 000015BC	000015F8 000B			814+	DC DC	A(X11) H' 11'	address of test routing test number	2		
000015BE	00			<b>815</b> +	DC	X' 00'				
000015BF 000015C0	00 E5E4D7D3 C8404040			816+ 817+	DC DC	HL1' 0' CL8' VUPLH'	MB instruction name			
000015C0 000015C8	00001624			817+ 818+	DC DC	A(RE11+16)	address of v2 source			
000015CC	0000010			<b>819</b> +	DC	A(16)	result length			
000015D0 000015D8	00001614 00000000 00000000			820+REA11 821+	DC DS	A(RE11) FD	result address			
000015E0	0000000 0000000			822+V1011	DS DS	XL16	gap V1 output			
000015E8	00000000 00000000									
000015F0	0000000 00000000			823+ 824+*	DS	FD	gap			
				UNTI						

DS

875+V1013

000016E0

0000000 00000000

**XL16** 

ASMA Ver. 0.7.0 zvector-e7-13-UnpackMisc L<sub>O</sub>C **OBJECT CODE** ADDR1 ADDR2 **STM** 0000000 00000000 000016E8 000016F0 0000000 00000000 876+ DS FD gap 877+\* 878+X13 DS  $\mathbf{0F}$ 000016F8 000016F8 E310 5010 0014 0000010 879 +**LGF** R1, V2ADDR load v2 source E761 0000 0806 v22, 0(R1)000016FE 0000000 880+ VL use v22 to test decoder **VUPLH V22, V22, 1** 00001704 E766 0000 1CD5 881+ test instruction (dest is a source) 0000170A E760 5028 080E 000016E0 882+ **VST** V22, V1013 save v1 output 07FB 883+ BR **R11** 00001710 return 884+RE13 00001714 DC 0F xl16 expected result **DROP** 00001714 885+ **R5** 00001122 00003344 XL16' 0000112200003344 0000556600007788' 00001714 886 DC 00005566 00007788 0000171C 11223344 55667788 887 DC 00001724 XL16' 1122334455667788 ABABABABABABABABAB' 0000172C ABABABAB ABABABAB 888 889 VRR A VUPLH, 1 00001738 890+ DS **OFD** USING \*, R5 00001738 00001738 891+ base for test data and test routine A(X14)00001738 00001778 892+T14 DC address of test routine 0000173C **000E** 893+ DC H' 14' test number 894+ DC X' 00' 0000173E 00 0000173F 01 895+ DC HL1'1' MB CL8' VUPLH' 00001740 E5E4D7D3 C8404040 896+ DC instruction name DC A(RE14+16) address of v2 source 897+ 00001748 000017A4 0000174C 00000010 898+ DC A(16) result length 00001750 00001794 899+REA14 DC A(RE14) result address 00001758 0000000 00000000 900+ DS FD gap V1 output 901+V1014 00001760 0000000 00000000 DS **XL16** 00001768 0000000 00000000 902+ DS FD 00001770 0000000 00000000 gap 903+\* 00001778 904+X14 DS 0F 00001778 E310 5010 0014 00000010 **LGF** R1, V2ADDR load v2 source 905 +use v22 to test decoder 0000177E E761 0000 0806 0000000 906+ v22, 0(R1)VL **VUPLH V22, V22, 1** test instruction (dest is a source) E766 0000 1CD5 907+ 00001784 00001760 0000178A E760 5028 080E 908+ **VST** V22, V1014 save v1 output 00001790 07FB 909+ BR R11 return 910+RE14 DC 0F 00001794 xl16 expected result 00001794 DROP **R5** 911 +XL16' 0000F1020000C304 000005060000D7F8' 00001794 0000F102 0000C304 912 DC 0000179C 00000506 0000D7F8 000017A4 F102C304 0506D7F8 913 DC XL16' F102C3040506D7F8 ABABABABABABABABAB 000017AC ABABABAB ABABABAB 914 915 VRR\_A VUPLH, 1 **OFD** 000017B8 916 +DS 000017B8 000017B8 USING \*, R5 917+ base for test data and test routine 000017B8 A(X15)000017F8 918+T15 DC address of test routine 000F DC H' 15' 000017BC 919 +test number X' 00' 00 920+ DC 000017BE HL1'1' 000017BF 01 921+DC MB 000017C0 E5E4D7D3 C8404040 922 +DC CL8' VUPLH' instruction name 000017C8 00001824 923 +DC A(RE15+16)address of v2 source

DC

DC

A(16)

A(RE15)

result length

result address

924+

925+REA15

000017CC

000017D0

00000010

DC

DC

974+

975 +

000018BF

000018C0

02

E5E4D7D3 C8404040

HL1'2'

CL8' VUPLH'

MB

instruction name

**OFD** 

1025 +

000019B8

ASMA ver.	0. 7. 0 zvector-e/-1	13- unpackwi	SC				03 Apr 2025 15: 37: 50 Page	25
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000019B8 000019B8	000019F8	000019B8		1026+ 1027+T19	USI NG DC	*, R5 A(X19)	base for test data and test routine address of test routine	
000019BC	0013			1028+	DC	H'19'	test number	
000019BE 000019BF	00 00			1029+ 1030+	DC DC	X' 00' HL1' 0'	MB	
000019C0	E5E4D7D3 40404040			1031+	DC	CL8' VUPL'	instruction name	
000019C8	00001A24			1032+ 1033+	DC DC	A(RE19+16)	address of v2 source	
000019CC 000019D0	00000010 00001A14			1033+ 1034+REA19	DC DC	A(16) A(RE19)	result length result address	
000019D8	0000000 00000000			1035+	DS	FD	gap V1 output	
000019E0 000019E8	00000000 00000000 0000000 00000000			1036+V1019	DS	XL16	V1 output	
000019E8	0000000 0000000			1037+	DS	FD	gap	
00001000				1038+*	D.C.	O.E.	<b>.</b>	
000019F8 000019F8	E310 5010 0014		00000010	1039+X19 1040+	DS LGF	OF R1, V2ADDR	load v2 source	
000019FE	E761 0000 0806		00000000	1041+	VL	v22, 0(R1)	use v22 to test decoder	
00001A04	E766 0000 0CD6		000019E0	1042+	VUPL	V22, V22, 0	test instruction (dest is a source)	
00001A0A 00001A10	E760 5028 080E 07FB		000019E0	1043+ 1044+	VST BR	V22, V1019 R11	save v1 output return	
00001A14	0.12			1045+RE19	DC	<b>0F</b>	xl16 expected result	
00001A14 00001A14	00110022 00330044			1046+ 1047	DROP DC	R5	044 005500660077FF88' result	
00001A14	00550066 0077FF88			1047	DC	ALIO UUITUULLUUSSUO	044 005300000077FF88 Tesuit	
00001A24	ABABABAB ABABABAB			1048	DC	XL16' ABABABABABABAI	BAB 1122334455667788' v2	
00001A2C	11223344 55667788			1049				
				1050	VRR_A	VUPL, 0		
00001A38 00001A38		00001A38		1051+ 1052+	DS USING	0FD * D5	base for test data and test routine	
00001A38	00001A78	00001A36		1052+ 1053+T20	DC	A(X20)	address of test routine	
00001A3C	0014			1054+	DC	H' 20'	test number	
00001A3E 00001A3F	00 00			1055+ 1056+	DC DC	X' 00' HL1' 0'	MB	
00001A40	E5E4D7D3 40404040			1057+	DC	CL8' VUPL'	instruction name	
00001A48	00001AA4			1058+	DC	A(RE20+16)	address of v2 source	
00001A4C 00001A50	00000010 00001A94			1059+ 1060+REA20	DC DC	A(16) A(RE20)	result length result address	
00001A58	0000000 00000000			1061+	DS		gap V1 output	
00001A60 00001A68	0000000 0000000 0000000 00000000			1062+V1020	DS	XL16	V1 output	
00001A00	0000000 0000000			1063+	DS	FD	gap	
00001470				1064+*	DC	OE		
00001A78 00001A78	E310 5010 0014		00000010	1065+X20 1066+	DS LGF	OF R1, V2ADDR	load v2 source	
00001A7E	E761 0000 0806		00000000	1067+	VL	v22, 0(R1)	use v22 to test decoder	
00001A84 00001A8A	E766 0000 0CD6 E760 5028 080E		00001A60	1068+ 1069+	VUPL VST	V22, V22, 0 V22, V1020	test instruction (dest is a source)	
00001A8A	07FB		OUUTAUU	1009+ 1070+	BR	V22, V1020 R11	save v1 output return	
00001A94				1071+RE20	DC	0F	xl16 expected result	
00001A94 00001A94	FFF10002 FFC30004			1072+ 1073	DROP DC	R5 XI 16' FFF10002FFC300	004 00050006FFD7FFF8' result	
00001A94 00001A9C	00050006 FFD7FFF8			1073	DС	VEIA LLLIAMONELLOM	JOT JUUJUUUTTD/TTTO TESUIT	
00001AA4	ABABABAB ABABABAB			1074	DC	XL16' ABABABABABABAI	BAB F102C3040506D7F8' v2	
00001AAC	F102C304 0506D7F8			1075				
				1070				

isin ver.	0. 7. 0 ZV	ector-e7-1	5- unpacking	SC				03 Apr 2023	13. 37. 30	rage	20
LOC	OBJECT	CODE	ADDR1	ADDR2	STM						
					1076	VRR_A	VUPL, 0				
00001AB8					1077+	DS	OFD				
00001AB8			00001AB8		1078+	<b>USING</b>	*, <b>R</b> 5	base for test data and	test routi	i ne	
00001AB8	00001AF8				1079+T21	DC	A(X21)	address of test routine	;		
00001ABC	0015				1080+	DC	H' 21'	test number			
00001ABE	00				1081+	DC	X' 00'				
00001ABF	00				1082+	DC	HL1' 0'	MB			
00001AC0	E5E4D7D3 4	10404040			1083+	DC	CL8' VUPL'	instruction name			
00001AC8	00001B24				1084+	DC	A(RE21+16)	address of v2 source			
00001ACC	00000010				1085+	DC DC	A(16)	result length			
00001AD0	00001B14	2000000			1086+REA21	DC	A(RE21)	result address			
00001AD8	00000000				1087+ 1088+V1021	DS DS	FD XL16	gap V1 output			
00001AE0 00001AE8	00000000				1000+11021	אס	ALIO	vi output			
00001AE8	00000000				1089+	DS	FD	dan			
UUUUTAFU					1089+ 1090+*	טט	r <i>b</i>	gap			
00001AF8					1090+ 1091+X21	DS	<b>0F</b>				
00001AF8	E310 5010	0014		00000010	1092+	LGF	R1, V2ADDR	load v2 source			
00001AFE	E761 0000			00000010	1093+	VL	v22, 0(R1)	use v22 to test decoder			
00001R1 L	E766 0000			0000000	1094+		V22, V22, 0	test instruction (dest		ce)	
00001B0A	E760 5028			00001AE0	1095+	VST	V22, V1021	save v1 output	is a source		
00001B10	07FB	OOOL		OOOOTILLO	1096+	BR	R11	return			
00001B14	0.12				1097+RE21	DC	0F	xl16 expected result			
00001B14					1098+	DROP	R5	milo empereda resure			
00001B14	FFF1FFD2	FFC3FFF4			1099	DC		FF4 FFF5FFC6FFD7FFF8'	resul t		
00001B1C	FFF5FFC6										
00001B24	ABABABAB				1100	DC	XL16' ABABABABABABA	BAB F1D2C3F4F5C6D7F8'	v2		
00001B2C	F1D2C3F4	F5C6D7F8									
					1101	_					
					1102 * Halfwo						
00001700					1103		VUPL, 1				
00001B38			00001800		1104+	DS	OFD				
00001B38	00001870		00001B38		1105+	USING		base for test data and		i ne	
00001B38	00001B78				1106+T22	DC DC	A(X22)	address of test routine			
00001B3C	0016				1107+	DC	H' 22'	test number			
00001B3E	00				1108+	DC	X' 00'	1.4D			
00001B3F	01 E5E4D7D2	10404040			1109+	DC	HL1'1'	MB			
00001B40	E5E4D7D3 4	10404040			1110+ 1111+	DC	CL8' VUPL' A(RE22+16)	instruction name address of v2 source			
00001B48 00001B4C	00001BA4 00000010				1111+ 1112+	DC DC	$\begin{array}{c} A(REZZ+10) \\ A(16) \end{array}$	result length			
00001B4C	0000010 00001B94				1112+ 1113+REA22	DC DC	A(10) A(RE22)	result length result address			
00001B50	00001094	2000000			1113+REA22 1114+	DS	FD				
00001B38	00000000				1114+ 1115+V1022	DS DS	XL16	gap V1 output			
00001B00	00000000				1110   11000	טע		11 oucput			
00001B00	00000000				1116+	DS	FD	gap			
					1117+*	~~	<del></del>	5-r			
00001B78					1118+X22	DS	<b>OF</b>				
00001B78	E310 5010	0014		00000010	1119+	LGF	R1, V2ADDR	load v2 source			
00001B7E	E761 0000				1120+	VL	v22, 0(R1)	use v22 to test decoder			
00001B84	E766 0000				1121+	VUPL	V22, V22, 1	test instruction (dest		ce)	
00001B8A	E760 5028			00001B60	1122+	VST	V22, V1022	save v1 output			
00001B90	07FB				1123+	BR	R11	return			
00001B94					1124+RE22	DC	<b>OF</b>	xl16 expected result			
00001B94					1125+	DROP	<b>R5</b>	•			
00001B94	00001122				1126	DC	XL16' 00001122000033	344 0000556600007788'	resul t		
00001B9C	00005566	00007788									

1175+

1177 +

1176+RE24

BR

DC

DROP

**R11** 

0F

**R5** 

return

xl16 expected result

L<sub>0</sub>C

00001C90

00001C94

00001C94

07FB

ASMA Ver.	0. 7. 0 zvector- e7- 1	3- UnpackMi	sc				03 Apr 2025	15: 37: 50 Page	28
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00001C94 00001C9C	FFFFF1D2 FFFFC3F4 FFFFF5C6 FFFFD7F8			1178	DC	XL16' FFFFF1D2FFFFC	3F4 FFFFF5C6FFFFD7F8'	result	
00001CA4	ABABABAB ABABABAB F1D2C3F4 F5C6D7F8			1179	DC	XL16' ABABABABABABA	BAB F1D2C3F4F5C6D7F8'	v2	
0000				1180					
00001CB8				1181 * Word 1182 1183+	VRR_A DS	VUPL, 2 OFD			
00001CB8		00001CB8		1184+	USING		base for test data and	test routine	
00001CB8 00001CBC	00001CF8 0019			1185+T25 1186+	DC DC	A(X25) H' 25'	address of test routine test number		
00001CBE	00			1187+	DC	X' 00'			
00001CBF 00001CC0	02 E5E4D7D3 40404040			1188+ 1189+	DC DC	HL1' 2' CL8' VUPL'	MB instruction name		
00001CC8	00001D24			1165+ 1190+	DC	A(RE25+16)	address of v2 source		
00001CCC	0000010			1191+	DC	A(16)	result length		
00001CD0 00001CD8	00001D14 00000000 00000000			1192+REA25 1193+	DC DS	A(RE25) FD	result address		
00001CE0	0000000 00000000			1194+V1025	DS	XL16	gap V1 output		
00001CE8 00001CF0	00000000 00000000 0000000 00000000			1195+	DS	FD	dan		
	0000000			1196+*			gap		
00001CF8	E910 5010 0014		00000010	1197+X25	DS	OF	1 10		
00001CF8 00001CFE	E310 5010 0014 E761 0000 0806		00000010 00000000	1198+ 1199+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder	•	
00001D04	E766 0000 2CD6			1200+	<b>VUPL</b>	V22, V22, 2	test instruction (dest		
00001D0A 00001D10	E760 5028 080E 07FB		00001CE0	1201+ 1202+	VST BR	V22, V1025 R11	save v1 output return		
00001D10 00001D14	UTFD			1202+ 1203+RE25	DC DC	OF	xl16 expected result		
00001D14	00000000 11000044			1204+	DROP	R5	•	1.	
00001D14 00001D1C	00000000 11223344 00000000 55667788			1205	DC	XL16 000000011223	344 0000000055667788'	resul t	
00001D24	ABABABAB ABABABAB			1206	DC	XL16' ABABABABABABA	BAB 1122334455667788'	v2	
00001D2C	11223344 55667788			1207					
				1208		VUPL, 2			
00001D38		00001000		1209+	DS	OFD * D5	have Compared data and	<b>4</b> 44	
00001D38 00001D38	00001D78	00001D38		1210+ 1211+T26	USI NG DC	*, K5 A(X26)	base for test data and address of test routine		
00001D3C	001A			1212+	DC	H' 26'	test number	-	
00001D3E 00001D3F	00 02			1213+ 1214+	DC DC	X' 00' HL1' 2'	MB		
00001D3F 00001D40	E5E4D7D3 40404040			1215+	DC DC	CL8' VUPL'	instruction name		
00001D48	00001DA4			1216+	DC	A(RE26+16)	address of v2 source		
00001D4C 00001D50	00000010 00001D94			1217+ 1218+REA26	DC DC	A(16) A(RE26)	result length result address		
00001D58	0000000 00000000			1219+	DS	FD	gap V1 output		
00001D60 00001D68	00000000 00000000 0000000 00000000			1220+V1026	DS	XL16	V1 output		
00001D08	0000000 0000000			1221+	DS	FD	gap		
00001779				1222+*	DC	0E			
00001D78 00001D78	E310 5010 0014		00000010	1223+X26 1224+	DS LGF	OF R1, V2ADDR	load v2 source		
00001D7E	E761 0000 0806		00000000	1225+	VL	v22, 0(R1)	use v22 to test decoder		
00001D84 00001D8A	E766 0000 2CD6 E760 5028 080E		00001D60	1226+ 1227 <sub>+</sub>	VUPL VST	V22, V22, 2 V22, V1026	test instruction (dest	is a source)	
OUUUIDAA	E/UU JUZO UOUE		υσστροσ	1667+	<b>V31</b>	V&&, VIU&U	save v1 output		

FD

gap

DS

1277 +

00001E68

00001E70

0000000 00000000

DS

DS

FD

**XL16** 

gap V1 output

1327 +

1328+V1030

00001F58

00001F60

0000000 00000000

03 Apr 2025 15: 37: 50 Page 31
dan
gap
load v2 source
use v22 to test decoder test instruction (dest is a source) save v1 output
return xl16 expected result
FF4 FFF5FFC6FFD7FFF8' result
7F8 ABABABABABABABAB' v2
base for test data and test routine
address of test routine test number
M3
instruction name address of v2 source
result length result address gap
V1 output
gap

00001F9C	FFF5FFC6 FFD7FFF8						
	F1D2C3F4 F5C6D7F8			1340	DC	XL16' F1D2C3F4F5C6D2	7F8 ABABABABABABABAB' v2
	ABABABAB ABABABAB			1010	20	ALIG TIDECOT HOCOD.	10 IIDIDIDIDIDIDID
000011710				1341			
				1342 * Halfwor	nd		
				1342 Hall wor		WIIDU 1	
00001EB0						VUPH, 1	
00001FB8		00004500		1344+	DS	OFD	
00001FB8	00004770	00001FB8		1345+	USING		base for test data and test routine
00001FB8	00001FF8			1346+T31	DC	A(X31)	address of test routine
00001FBC	001F			1347+	DC	H' 31'	test number
00001FBE	00			1348+	DC	X' 00'	
00001FBF	01			1349+	DC	HL1' 1'	MB
00001FC0	E5E4D7C8 40404040			1350+	DC	CL8' VUPH'	instruction name
00001FC8	00002024			1351+	DC	A(RE31+16)	address of v2 source
00001FCC	0000010			1352+	DC	A(16)	result length
00001FD0	00002014			1353+REA31	DC	A(RE31)	result address
00001FD8	0000000 00000000			1354+	DS	FD	
00001FE0	0000000 00000000			1355+V1031	DS	XL16	gap V1 output
00001FE8	0000000 0000000			1000   11001	DO	ALIO	VI oucpuc
00001FF0	00000000 00000000			1356+	DS	FD	dan
00001110	0000000 00000000			1357+*	טע	10	gap
00001FF8				1358+X31	DS	<b>0</b> F	
00001FF8	E310 5010 0014		0000010	1359+		R1, V2ADDR	load v2 source
00001FFE	E761 0000 0806		0000000	1360+	VL	v22, 0(R1)	use v22 to test decoder
00002004	E766 0000 1CD7		00001550	1361+	VUPH	V22, V22, 1	test instruction (dest is a source)
0000200A	E760 5028 080E		00001FE0	1362+	VST	V22, V1031	save v1 output
00002010	07FB			1363+	BR	R11	return
00002014				1364+RE31	DC	<b>OF</b>	xl16 expected result
00002014				1365+	DROP	<b>R5</b>	
00002014	00001122 00003344			1366	DC	XL16' 00001122000033	344 0000556600007788' resul t
0000201C	00005566 00007788						
00002024	11223344 55667788			1367	DC	XL16' 11223344556677	788 ABABABABABABABAB' v2
0000202C	ABABABAB ABABABAB						
				1368			
				1369	VRR A	VUPH, 1	
00002038				1370+	DS DS	OFD .	
00002038		00002038		1371+	USING		base for test data and test routine
00002000	00000070	30000000		1071 T		A (VOO)	11 C / / / COSC TOUCH IN

DC

DC

DC

DC

DC

DC

DC

A(X32)

H' 32'

X' 00'

HL1'1'

A(16)

CL8' VUPH'

A(RE32+16)

DS

DS

VL

**LGF** 

**VUPH** 

**VST** 

BR

DC

DC

**DROP** 

FD

 $\mathbf{0F}$ 

**R11** 

0F

**R5** 

R1, V2ADDR

v22, 0(R1)

V22, V22, 0

V22, V1030

XL16' FFF1FFD2FFC3FFF4 FFF5

address of test routine

test number

instruction name

result length

address of v2 source

MB

**STM** 

1329+

1332+

1333+

1334+

1335+

1336+

1338+

1339

1337+RE30

1372+T32

1373+

1374+

1375+

1376+

1377+

1378+

1330+\*

1331+X30

ADDR2

00000010

0000000

00001F60

ASMA Ver. 0.7.0 zvector-e7-13-UnpackMisc

ADDR1

**OBJECT CODE** 

0000000 00000000

FFF1FFD2 FFC3FFF4

E310 5010 0014

00001F68 00000000 00000000

00001F7E E761 0000 0806

00001F84 E766 0000 0CD7 00001F8A E760 5028 080E

07FB

**LOC** 

00001F70

00001F78

00001F78

00001F90

00001F94

00001F94

00001F94

00002038

0000203E

0000203F

00002040

00002048

0000204C

0000203C 0020

00002078

000020A4

0000010

E5E4D7C8 40404040

00

ASMA Ver.	0. 7. 0 zvector- e7-1	3- UnpackMi	SC				03 Apr 2025	15: 37: 50 Pa	age	32
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00002050	00002094			1379+REA32	DC	A(RE32)	result address			
00002058	00000000 00000000			1380+	DS	FD	gap V1 output			
00002060	00000000 00000000			1381+V1032	DS	XL16	VI output			
00002068 00002070	00000000 00000000 0000000 00000000			1382+	DS	FD	gap			
000020.0				1383+*	2.0		8-r			
00002078				1384+X32	DS	<b>OF</b>				
00002078	E310 5010 0014		00000010	1385+	LGF	R1, V2ADDR	load v2 source			
0000207E 00002084	E761 0000 0806 E766 0000 1CD7		0000000	1386+ 1387+	VL VUPH	v22, 0(R1) V22, V22, 1	use v22 to test decoder test instruction (dest		`	
00002084 0000208A	E760 5000 1CD7 E760 5028 080E		00002060	1388+	VST	V22, V22, 1 V22, V1032	save v1 output	is a source,	,	
00002090	07FB		0000200	1389+	BR	R11	return			
00002094				1390+RE32	DC	<b>OF</b>	xl16 expected result			
00002094	EEEEE100 EEEEC004			1391+	DROP	R5	004 00000700EEEEDZEO!			
00002094 0000209C	FFFFF102 FFFFC304 00000506 FFFFD7F8			1392	DC	XL16 FFFFF102FFFFC	304 00000506FFFFD7F8'	result		
0000203C 000020A4	F102C304 0506D7F8			1393	DC	XL16' F102C3040506D2	7F8 ABABABABABABABAB'	v2		
000020AC	ABABABAB ABABABAB							. ~		
				1394						
00000000				1395		VUPH, 1				
000020B8 000020B8		000020B8		1396+ 1397+	DS USING	OFD * P5	base for test data and	tost routing	Δ	
000020B8	000020F8	ОООСОВО		1398+T33	DC	A(X33)	address of test routine		C	
000020BC	0021			1399+	DC	Н' 33'	test number			
000020BE	00			1400+	DC	X' 00'				
000020BF	01 EFF4D7C9 40404040			1401+	DC	HL1'1'	MB instruction name			
000020C0 000020C8	E5E4D7C8 40404040 00002124			1402+ 1403+	DC DC	CL8' VUPH' A(RE33+16)	address of v2 source			
000020CC	00000010			1404+	DC	A(16)	result length			
000020D0	00002114			1405+REA33	DC	A(RE33)	result address			
000020D8	00000000 00000000			1406+	DS	FD	gap V1 output			
000020E0 000020E8	00000000 00000000 0000000 00000000			1407+V1033	DS	XL16	VI output			
000020E0	0000000 0000000			1408+	DS	FD	gap			
				1409+*			8-1			
000020F8	T040 7040 0044		00000010	1410+X33	DS	OF	1 1 0			
000020F8	E310 5010 0014		00000010	1411+	LGF	R1, V2ADDR	load v2 source			
000020FE 00002104	E761 0000 0806 E766 0000 1CD7		00000000	1412+ 1413+	VL VUPH	v22, 0(R1) V22, V22, 1	use v22 to test decoder test instruction (dest		)	
00002104 0000210A	E760 5028 080E		000020E0	1414+	VST	V22, V1033	save v1 output	15 a Source,	,	
00002110	07FB			1415+	BR	R11	return			
00002114				1416+RE33	DC		xl16 expected result			
00002114 00002114	FFFFF1D2 FFFFC3F4			1417+ 1418	DROP DC	R5 XI 16' FFFFF1D2FFFFC3	3F4 FFFFF5C6FFFFD7F8'	resul t		
00002114 0000211C	FFFFF5C6 FFFFD7F8			1410	DC	ALIU TITTIDETTIC	HA TITITUOUTITIU/TO	1 CSUI C		
	F1D2C3F4 F5C6D7F8 ABABABAB ABABABAB			1419	DC	XL16' F1D2C3F4F5C6D7	7F8 ABABABABABABABAB'	v2		
				1420 1421 * Word						
00000100				1422		VUPH, 2				
00002138 00002138		00002138		1423+ 1424+	DS USING	OFD * D5	base for test data and	tost pouting	0	
00002138	00002178	00002130		1424+ 1425+T34	DC DC	A(X34)	address of test routine		<del>C</del>	
0000213C	0022			1426+	DC	H' 34'	test number			
0000213E	00			1427+	DC	X' 00'				
0000213F	02			1428+	DC	HL1' 2'	M3			

ASMA Ver.	0. 7. 0 zvector- e7- 1	13- UnpackMi	SC				03 Apr 2025 15: 37: 50 Page 33
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002140	E5E4D7C8 40404040			1429+	DC	CL8' VUPH'	instruction name
00002118	000021A4			1430+	DC	A(RE34+16)	address of v2 source
00002110 0000214C	00000010			1431+	DC	A(16)	result length
00002140	00002194			1432+REA34	DC	A(RE34)	result address
00002150	0000000 00000000			1433+	DS DS	FD	
00002138	0000000 0000000			1434+V1034	DS	XL16	gap V1 output
00002168	0000000 0000000			1434+11034	DЗ	ALIU	vi oucpuc
	0000000 0000000			1435+	DC	FD	don
00002170	0000000 0000000			1435+ 1436+*	DS	ΓU	gap
00002178				1430+* 1437+X34	DC	<b>0F</b>	
	E210 5010 0014		00000010	1437+A34 1438+	DS LGF	R1, V2ADDR	load v2 source
00002178							
0000217E	E761 0000 0806		0000000	1439+	VL	v22, 0(R1)	use v22 to test decoder
00002184	E766 0000 2CD7		00000100	1440+	VUPH	V22, V22, 2	test instruction (dest is a source)
0000218A	E760 5028 080E		00002160	1441+	VST	V22, V1034	save v1 output
00002190	07FB			1442+	BR	R11	return
00002194				1443+RE34	DC	OF	xl16 expected result
00002194	00000000 11000011			1444+	DROP	R5	044 00000000770077001
00002194				1445	DC	XL16' 00000000112233	344 000000055667788' result
0000219C	00000000 55667788			4.4.0	<b>D</b> .0	TT 401 440000 447700	~~~ IDIDIDIDIDIDIDI
000021A4				1446	DC	XL16' 11223344556677	788 ABABABABABABABAB' v2
000021AC	ABABABAB ABABABAB			4 4 4 4			
				1447			
00000170				1448		VUPH, 2	
000021B8				1449+	DS	OFD	
000021B8		000021B8		1450+	USING		base for test data and test routine
000021B8	000021F8			1451+T35	DC	A(X35)	address of test routine
000021BC	0023			1452+	DC	H' 35'	test number
000021BE	00			1453+	DC	X' 00'	
000021BF	02			1454+	DC	HL1' 2'	MB
000021C0	E5E4D7C8 40404040			1455+	DC	CL8' VUPH'	instruction name
000021C8	00002224			1456+	DC	A(RE35+16)	address of v2 source
000021CC				1457+	DC	A(16)	result length
000021D0	00002214			1458+REA35	DC	A(RE35)	result address
000021D8	00000000 00000000			1459+	DS	FD	gap V1 output
000021E0				1460+V1035	DS	XL16	V1 output
000021E8							
000021F0	0000000 00000000			1461+	DS	FD	gap
				1462+*	<b>.</b> .		
000021F8	T040 F040 05:::		000000	1463+X35	DS	OF	
000021F8			00000010	1464+	LGF	R1, V2ADDR	load v2 source
000021FE	E761 0000 0806		00000000	1465+	VL	v22, 0(R1)	use v22 to test decoder
00002204	E766 0000 2CD7		0000000	1466+		V22, V22, 2	test instruction (dest is a source)
0000220A	E760 5028 080E		000021E0	1467+	VST	V22, V1035	save v1 output
00002210	07FB			1468+	BR	R11	return
00002214				1469+RE35	DC	0F	return xl16 expected result
$00002214 \\ 00002214$	07FB			1469+RE35 1470+	DC DROP	OF R5	xl16 expected result
00002214 00002214 00002214	07FB FFFFFFF F102C304			1469+RE35	DC	OF R5	
00002214 00002214 00002214 0000221C	07FB  FFFFFFFF F102C304 00000000 0506D7F8			1469+RE35 1470+ 1471	DC DROP DC	OF R5 XL16' FFFFFFFFF102C3	xl16 expected result 304 000000000506D7F8' result
00002214 00002214 00002214 0000221C 00002224	07FB  FFFFFFFF F102C304 00000000 0506D7F8 F102C304 0506D7F8			1469+RE35 1470+	DC DROP	OF R5 XL16' FFFFFFFFF102C3	xl16 expected result
00002214 00002214 00002214 0000221C	07FB  FFFFFFFF F102C304 00000000 0506D7F8 F102C304 0506D7F8			1469+RE35 1470+ 1471 1472	DC DROP DC	OF R5 XL16' FFFFFFFFF102C3	xl16 expected result 304 000000000506D7F8' result
00002214 00002214 00002214 0000221C 00002224	07FB  FFFFFFFF F102C304 00000000 0506D7F8 F102C304 0506D7F8			1469+RE35 1470+ 1471 1472 1473	DC DROP DC DC	OF R5 XL16' FFFFFFFFF102C3 XL16' F102C3040506D3	xl16 expected result 304 000000000506D7F8' result
00002214 00002214 00002214 0000221C 00002224 0000222C	07FB  FFFFFFFF F102C304 00000000 0506D7F8 F102C304 0506D7F8			1469+RE35 1470+ 1471 1472 1473 1474	DC DROP DC DC VRR_A	OF R5 XL16' FFFFFFFFF102C3 XL16' F102C3040506D7	xl16 expected result 304 000000000506D7F8' result
00002214 00002214 00002214 0000221C 00002224 0000222C	07FB  FFFFFFFF F102C304 00000000 0506D7F8 F102C304 0506D7F8	00000000		1469+RE35 1470+ 1471 1472 1473 1474 1475+	DC DROP DC DC VRR_A DS	OF R5 XL16' FFFFFFFFF102C3 XL16' F102C3040506D3 VUPH, 2 OFD	xl16 expected result 304 00000000506D7F8' result 7F8 ABABABABABABABAB' v2
00002214 00002214 00002214 0000221C 00002224 0000222C	07FB  FFFFFFFF F102C304 00000000 0506D7F8 F102C304 0506D7F8 ABABABAB ABABABAB	00002238		1469+RE35 1470+ 1471 1472 1473 1474 1475+ 1476+	DC DROP DC DC VRR_A DS USING	OF R5 XL16' FFFFFFFFF102C3 XL16' F102C3040506D3 VUPH, 2 OFD *, R5	xl16 expected result  304 00000000506D7F8' result  7F8 ABABABABABABABAB' v2  base for test data and test routine
00002214 00002214 00002214 0000221C 00002224 0000222C	07FB  FFFFFFFF F102C304 00000000 0506D7F8 F102C304 0506D7F8	00002238		1469+RE35 1470+ 1471 1472 1473 1474 1475+	DC DROP DC DC VRR_A DS	OF R5 XL16' FFFFFFFFF102C3 XL16' F102C3040506D3 VUPH, 2 OFD	xl16 expected result 304 00000000506D7F8' result 7F8 ABABABABABABABAB' v2

DC

XL16' ABABABABABABABABOB 1122334455667718'

v2

1528

00002324

0000232C

ABABABAB ABABABOB

ISMA VEI.	U. 7. U Zvector-e7-	13- опраски	SC				03 Apr 2023	15: 57: 50 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
				1529					
				1530		VSEG, 0			
0002338		0000000		1531+	DS	OFD	have Care take data and a	L 4 4 - 9	
0002338 0002338	00002378	00002338		1532+ 1533+T38	USI NG DC	*, K5 A(X38)	base for test data and taddress of test routine	test routine	
000233C	0026			1534+	DC	н (лзо) Н' 38'	test number		
000233E	00			1535+	DC	X' 00'	test number		
000233F	00			1536+	DC	HL1'0'	MB		
0002340	E5E2C5C7 40404040			1537+	DC	CL8' VSEG'	instruction name		
0002348	000023A4			1538+	DC	A(RE38+16)	address of v2 source		
000234C	00000010			1539+	DC	A(16)	result length		
0002350	00002394			1540+REA38	DC	A(RE38)	result address		
0002358 0002360	00000000 00000000 0000000 00000000			1541+ 1542+V1038	DS DS	FD XL16	gap V1 output		
0002368	0000000 0000000			1342+11036	אמ	ALIO	vi oucput		
0002300	0000000 0000000			1543+	DS	FD	gap		
0002010				1544+*	DO	12	844		
0002378				1545+X38	DS	<b>0F</b>			
0002378	E310 5010 0014		00000010	1546+	LGF	R1, V2ADDR	load v2 source		
000237E	E761 0000 0806		0000000	1547+	VL	v22, O(R1)	use v22 to test decoder		
0002384	E766 0000 0C5F		0000000	1548+	VSEG	V22, V22, 0	test instruction (dest i	is a source)	
000238A	E760 5028 080E		00002360	1549+	VST	V22, V1038	save v1 output		
0002390 0002394	07FB			1550+ 1551+RE38	BR DC	R11 OF	return xl16 expected result		
0002394				1551+kE36 1552+	DROP	R5	xi io expected result		
0002394	00000000 0000000В			1553	DC		OOB FFFFFFFFFFFF88' 1	resul t	
000239C 00023A4 00023AC	FFFFFFFF FFFFF88 ABABABAB ABABABOB 11223344 55667788			1554	DC			v2	
00020110				1555					
0000000				1556		VSEG, 0			
00023B8 00023B8		000023B8		1557+ 1558+	DS UST NC	OFD *, R5	base for test data and t	tost routino	
00023B8	000023F8	00002300		1559+T39	DC	A(X39)	address of test routine	test foutilie	
00023BC	0027			1560+	DC	H' 39'	test number		
00023BE	00			1561+	DC	X' 00'	0000 114111101		
00023BF	00			1562+	DC	HL1' 0'	MB		
00023C0	E5E2C5C7 40404040			1563+	DC	CL8' VSEG'	instruction name		
00023C8	00002424			1564+	DC	A(RE39+16)	address of v2 source		
00023CC	00000010			1565+	DC	A(16)	result length		
00023D0 00023D8	00002414 00000000 00000000			1566+REA39 1567+	DC DS	A(RE39) FD	result address		
00023E0	0000000 0000000			1568+V1039	DS DS	XL16	gap V1 output		
00023E8	0000000 00000000			1000111000	20		· · · · · · · · · · · · · · · · · · ·		
00023F0	00000000 00000000			1569+ 1570 · *	DS	FD	gap		
00023F8				1570+* 1571+X39	DC	<b>0F</b>			
00023F8	E310 5010 0014		0000010	1571+X39 1572+	DS LGF	R1, V2ADDR	load v2 source		
00023FE	E761 0000 0806		00000010	1572+ 1573+	VL	v22, O(R1)	use v22 to test decoder		
0002311	E766 0000 0C5F		0000000	1574+	VSEG	V22, V22, 0	test instruction (dest i	is a source)	
000240A	E760 5028 080E		000023E0	1575+	VST	V22, V1039	save v1 output		
0002410	07FB			1576+	BR	R11	return		
0002414				1577+RE39	DC	<b>OF</b>	xl16 expected result		
0002414				1578+	DROP	R5	TEAD 000000000000000000000000000000000000	1	
0002414 000241C	FFFFFFF FFFFFAB 00000000 00000048			1579	DC	XL16' FFFFFFFFFFFF	FFAB 000000000000048'	resul t	
JUWAIL	00000000 00000040								

BR

DC

**R11** 

0F

return

xl16 expected result

1629+

1630+RE41

00002510

00002514

07FB

v22, 0(R1)

V22, V22, 1

V22, V1043

use v22 to test decoder

save v1 output

test instruction (dest is a source)

VL

**VST** 

**VSEG** 

000025FE

00002604

0000260A

E761 0000 0806

E766 0000 1C5F

E760 5028 080E

00000000

000025E0

1678+

1679 +

1680+

ASMA ver.	0. 7. 0 zvector- e7- 1	3- UnpackM	SC				03 Apr 2025	15: 37: 50	Page	38
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00002610 00002614	07FB			1681+ 1682+RE43	BR DC	R11 OF	return xl16 expected result			
00002614 00002614 0000261C	FFFFFFF FFFFABAB 00000000 00007748			1683+ 1684	DROP DC	R5 XL16' FFFFFFFFFFA	BAB 000000000007748'	resul t		
00002624 0000262C	ABABABAB ABABABAB 11223344 55667748			1685	DC	XL16' ABABABABABABA	BAB 1122334455667748'	v2		
				1686	*******	Nama 4				
00002638				1687 1688+	VKK_A DS	VSEG, 1 OFD				
00002638		00002638		1689+	USING		base for test data and	test routi	ne	
00002638	00002678	00002000		1690+T44	DC	A(X44)	address of test routing		110	
0000263C	002C			1691+	DC	H' 44'	test number	C		
0000263E	00			1692+	DC	X' 00'				
0000263F	01			1693+	DC	HL1' 1'	MB			
00002640	E5E2C5C7 40404040			1694+	DC	CL8' VSEG'	instruction name			
00002648	000026A4			1695+	DC	A(RE44+16)	address of v2 source			
0000264C	0000010			1696+	DC	A(16)	result length			
00002650	00002694			1697+REA44	DC	A(RE44)	result address			
00002658	00000000 00000000			1698+	DS	FD	gap V1 output			
00002660	00000000 00000000			1699+V1044	DS	XL16	V1 output			
00002668	00000000 00000000			1700	D.C					
00002670	00000000 00000000			1700+	DS	FD	gap			
00000070				1701+*	DC	OF				
00002678 00002678	E310 5010 0014		00000010	1702+X44 1703+	DS LGF	OF R1, V2ADDR	load v2 source			
00002678 0000267E	E761 0000 0806		00000010	1703+ 1704+	VL	v22, O(R1)	use v22 to test decode:	n		
00002671	E766 0000 1C5F		0000000	1704+ 1705+	VSEG	V22, V(N1) V22, V22, 1	test instruction (dest		<u>a)</u>	
0000268A	E760 5028 080E		00002660	1706+	VST	V22, V1044	save v1 output	is a sourc		
00002690	07FB		00002000	1707+	BR	R11	return			
00002694				1708+RE44	DC	0F	xl16 expected result			
00002694				1709+	DROP	<b>R5</b>	-			
00002694	FFFFFFF FFFFABAB			1710	DC	XL16' FFFFFFFFFFA	BAB FFFFFFFFFFC7F8'	resul t		
0000269C	FFFFFFF FFFC7F8			4744	D.C.	W 401 ABABABABABA	DAD E4000004050000000			
000026A4 000026AC	ABABABAB ABABABAB F102C304 0506C7F8			1711	DC	XL16, ARARARARARARA	BAB F102C3040506C7F8'	v2		
				1712 1713 * Word						
00000000				1714		VSEG, 2				
000026B8		опологро		1715+	DS	0FD * D5	hase for test data said	togt	mo	
000026B8 000026B8	000026F8	000026B8		1716+ 1717+T45	USI NG DC	^, R5 A(X45)	base for test data and address of test routing		пе	
000026BC	00020F8 002D			1717+145 1718+	DC DC	H' 45'	test number	е		
000026BE	002D 00			1710+ 1719+	DC DC	X' 00'	CCSC HUMBEI			
000026BF	02			1719+ 1720+	DC	HL1' 2'	MB			
000026E0	E5E2C5C7 40404040			1721+	DC	CL8' VSEG'	instruction name			
000026C8	00002724			1722+	DC	A(RE45+16)	address of v2 source			
000026CC	00000010			1723+	DC	A(16)	result length			
000026D0	00002714			1724+REA45	DC	A(RE45)	result address			
000026D8	00000000 00000000			1725+	DS	FD	gap V1 output			
000026E0	00000000 00000000			1726+V1045	DS	XL16	V1 output			
000026E8	00000000 00000000			1707	DC	ED	*			
000026F0	00000000 00000000			1727+	DS	FD	gap			
000026F8				1728+* 1729+X45	DS	<b>OF</b>				
	E310 5010 0014		00000010	1729+X45 1730+	LGF	R1, V2ADDR	load v2 source			
UUUULUFO	E310 3010 0014		01000010	1/30+	LUI	RI, VAADDR	Todu va Source			

ASMA Ver.	0. 7. 0 zvector- e7- 1	3- UnpackMi	sc				03 Apr 2025	15: 37: 50 Page	39
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
000026FE 00002704 0000270A 00002710 00002714	E761 0000 0806 E766 0000 2C5F E760 5028 080E 07FB		00000000 000026E0	1731+ 1732+ 1733+ 1734+ 1735+RE45	VL VSEG VST BR DC	v22, 0(R1) V22, V22, 2 V22, V1045 R11 OF	use v22 to test decoder test instruction (dest save v1 output return x116 expected result		
00002714 00002714 0000271C	00000000 0B0B0B0B 00000000 55667718			1736+ 1737	DROP DC	R5 XL16' 000000000B0B0	•	result	
00002724	ABABABAB OBOBOBOB 11223344 55667718			1738	DC	XL16' ABABABABOBOBO	BOB 1122334455667718'	v2	
00002738 00002738 00002738	00002778	00002738		1739 1740 1741+ 1742+ 1743+T46	DS USING DC	A(X46)	base for test data and address of test routine		
0000273C 0000273E 0000273F	002E 00 02			1744+ 1745+ 1746+	DC DC DC	H' 46' X' 00' HL1' 2'	test number MB		
00002740 00002748 0000274C 00002750 00002758	E5E2C5C7 40404040 000027A4 00000010 00002794 00000000 00000000			1747+ 1748+ 1749+ 1750+REA46 1751+	DC DC DC DC DC	CL8' VSEG' A(RE46+16) A(16) A(RE46) FD	instruction name address of v2 source result length result address		
00002760 00002768 00002770	0000000 0000000 0000000 0000000 0000000 000000			1752+V1046 1753+	DS DS	XL16 FD	gap V1 output gap		
00002778 00002778	E310 5010 0014		00000010	1754+* 1755+X46 1756+	DS LGF	OF R1, V2ADDR	load v2 source		
0000277E 00002784 0000278A	E761 0000 0806 E766 0000 2C5F E760 5028 080E		00000000 00002760	1757+ 1758+ 1759+	VL VSEG VST	v22, 0(R1) V22, V22, 2 V22, V1046	use v22 to test decoder test instruction (dest save v1 output		
00002790 00002794 00002794	07FB			1760+ 1761+RE46 1762+		R11 OF R5	return xl16 expected result	1.	
00002794 0000279C 000027A4	00000000 1B0B1B0B FFFFFFF C566D788 ABABABAB 1B0B1B0B			1763 1764	DC DC		BOB FFFFFFFFC566D788' BOB 11223344C566D788'	result v2	
000027AC	11223344 C566D788			1765 1766		VSEG, 2			
000027B8 000027B8 000027B8 000027BC	000027F8 002F	000027B8		1767+ 1768+ 1769+T47 1770+	DS USING DC DC	OFD *, R5 A(X47) H' 47'	base for test data and address of test routing test number		
000027BE 000027BF 000027C0	00 00 02 E5E2C5C7 40404040			1770+ 1771+ 1772+ 1773+	DC DC DC	T 47 X' 00' HL1' 2' CL8' VSEG'	MB instruction name		
000027C0 000027CC 000027D0	00002824 00000010 00002814			1774+ 1775+ 1776+REA47	DC DC DC	A(RE47+16) A(16) A(RE47)	address of v2 source result length result address		
000027B0 000027E0 000027E8	00002314 00000000 00000000 00000000 00000000 000000			1777+ 1777+ 1778+V1047	DS DS	FD XL16	gap V1 output		
000027F0	00000000 00000000			1779+ 1780+*	DS	FD	gap		

1761   1782   1784	ASMA Ver.	0. 7. 0 zvector- e7-	13- Unpack <b>M</b> i	sc				03 Apr 2025	15: 37: 50	Page	40
00002778   E310 5010 0014			•		STMI			r		8	_
00002778   E310 5010 0014	000027F8				1781+X47	DS	OF				
0000287E F78 0000 806		E310 5010 0014		00000010				load v2 source			
00002804   F766 0000 2CF   1784   VSE   VST   VS											
00002810   07FB		E766 0000 2C5F			1784+		V22, V22, 2	test instruction (dest	is a sourc	ce)	
1787   1788   1789				000027E0							
00002814   FFFFFFF ABABABA   1788   DROP   RS   1789   DROP   RS   178		07FB									
O0002814   FFFFFFF ABABABA   1789   DC   XL16 FFFFFFFABABABAB 0000000055667748   result								xl16 expected result			
0000281C   00002000   55667748   1790   DC   XL16'ABABABABABABABABABABABABABABABABABABAB		PEPPEPE ADADADAD						TAR COCCOCCACAC	1.		
00002824   ABABABAB ABABABB   1790   DC   X1.16 ABABABABABABAB   1122334455667748   v2					1789	DC	XL16 FFFFFFFABABA	MBAB 00000000055667748	result		
11923344 55667748					1700	DC	VI 16' ARARARARARARA	RAR 1199224455667748'	.,9		
1791					1790	DC	ALIO ADADADADADADA	DAD 1122334433007748	٧ <i>د</i>		
1792	00002020	11223344 33007740			1791						
1793-						VRR A	VSEG. 2				
00002838   00002878   1796+	00002838					DS	OFD				
1796+   DC	00002838		00002838		1794+					i ne	
0000283E   00											
0000283F   02								test number			
00002840   052E25C7 4040404   1799+   DC   CL8 VSEG   instruction name   0000284C   00000840   1801+   DC   A(16)   result length   00002850   00000800   1803+   DC   A(16)   result length   00002850   00000000   00000000   1803+   DC   A(16)   result address   00002860   00000000   00000000   1803+   DC   A(16)   result address   00002860   00000000   00000000   1803+   DC   A(16)   result address   00002860   00000000   00000000   000000000   1803+   DC   A(16)   V1   Output   00002860   00000000   00000000   00000000   000000											
00002846   000002814   1800+ DC   A(RE48+16)   address of v2 source   00002850   000002850   00000000   1801+ DC   A(16)   result length   00002850   00000000   1803+ DS   DC   A(RE48)   result address   000002850   00000000   00000000   1803+ DS   DC   A(RE48)   Total tength   00002850   00000000   00000000   1803+ DS   DS   DS   DS   DS   DS   DS   DS											
0000284C   0000010   1801+											
1802-REA48   DC   A(RE48)   result address   pap   p											
00002858   00000000   00000000   1803+								result address			
00002860											
00002878								V1 output			
1806+*   1807+X48   DS   OF								, a caspac			
1807+X48	00002870	0000000 00000000				DS	FD	gap			
00002878   E310 5010 0014   00000010   1808+											
0000287E   E761 0000 0806   00000000   1809+   VI		E010 5010 0014		00000010				1 - 1 - 0			
None											
0000288A F760 5028 080E				0000000						(02	
1812				00002860				•	is a sourc	L <del>e</del> )	
00002894				00002000							
00002894 FFFFFFF ABABABAB 1815 DC XL16' FFFFFFFB506C7F8' result 0000289C FFFFFFF B506C7F8 000028AC B506C7F8 000028AC F102C304 B506C7F8  1817 1818 *											
0000280C FFFFFFF B506C7F8								<del>-</del>			
000028A4 ABABABA ABABABA BF102C304B506C7F8					1815	DC	XL16' FFFFFFFABABA	ABAB FFFFFFFFB506C7F8'	resul t		
000028AC F102C304 B506C7F8    1817					1010	DC	VI 101 ADADADADADADA	DAD E100000 ABC000000	0		
1817					1816	DC	XL16 ABABABABABABA	MBAB F102C304B506C7F8	vz		
1818 *	UUUUAAAU	F102C304 D300C/F8			1817						
1819 * VLC   - Vector Load Complement   1820 *											
1820 *							tor Load Complement	-			
1822   VRR_A VLC, 0					1820 *						
000028B8       1823+       DS OFD         000028B8 000028F8       1824+       USING *, R5 base for test data and test routine         000028BC 0031       1826+       DC H' 49' test number         000028BE 00 000028F 00 1827+       DC X' 00' DC HL' 0' MB         000028C0 E5D3C340 40404040 1829+       DC CL8' VLC' instruction name         000028C8 00002924       1830+       DC A(RE49+16) address of v2 source											
000028B8       000028B8       1824+       USING *, R5       base for test data and test routine         000028B8       000028F8       1825+T49       DC       A(X49)       address of test routine         000028BC       0031       1826+       DC       H' 49'       test number         000028BE       00       1827+       DC       X' 00'         000028BF       00       1828+       DC       HL1' 0'       MB         000028C0       E5D3C340       40404040       1829+       DC       CL8' VLC'       instruction name         000028C8       00002924       1830+       DC       A(RE49+16)       address of v2 source	000000										
000028B8 000028F8       1825+T49       DC A(X49)       address of test routine         000028BC 0031       1826+       DC H' 49'       test number         000028BE 00       1827+       DC X' 00'         000028BF 00       1828+       DC HL1' 0'       MB         000028C0 E5D3C340 40404040       1829+       DC CL8' VLC'       instruction name         000028C8 00002924       1830+       DC A(RE49+16)       address of v2 source			00000000					have Court to I to I			
000028BC 0031       1826+       DC H' 49'       test number         000028BE 00       1827+       DC X' 00'         000028BF 00       1828+       DC HL1' 0'       MB         000028C0 E5D3C340 40404040       1829+       DC CL8' VLC'       instruction name         000028C8 00002924       1830+       DC A(RE49+16)       address of v2 source		00009950	00002888							ne	
000028BE 00       1827+       DC X' 00'         000028BF 00       1828+       DC HL1' 0'       MB         000028C0 E5D3C340 40404040       1829+       DC CL8' VLC'       instruction name         000028C8 00002924       1830+       DC A(RE49+16)       address of v2 source											
000028BF 00       1828+       DC       HL1' 0'       MB         000028C0 E5D3C340 40404040       1829+       DC       CL8' VLC'       instruction name         000028C8 00002924       1830+       DC       A(RE49+16)       address of v2 source								cese number			
000028C0       E5D3C340 40404040       1829+       DC       CL8' VLC'       instruction name         000028C8       00002924       1830+       DC       A(RE49+16)       address of v2 source								MB			
	000028C0	E5D3C340 40404040			1829+	DC	CL8' VLC'	instruction name			
000028CC 00000010 1831+ DC A(16) result length											
	000028CC	0000010			1831+	DC	A(16)	result length			

X' 00'

HL1'0'

CL8' VLC'

MB

instruction name

DC

DC

DC

1879+

1880+

1881 +

000029BE

000029BF

000029C0

00

00

E5D3C340 40404040

ASMA Ver.	0. 7. 0 zvector- e7- 1	3- UnpackMi	sc				03 Apr 2025 15: 37: 50 Page 42
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000029C8 000029CC	00002A24 00000010			1882+ 1883+	DC DC	A(RE51+16) A(16)	address of v2 source result length
000029D0 000029D8 000029E0	00002A14 00000000 00000000 0000000 00000000			1884+REA51 1885+ 1886+V1051	DC DS DS	A(RE51) FD XL16	result address gap V1 output
000029E8 000029F0	00000000 00000000			1887+ 1888+*	DS	FD	gap
000029F8 000029F8 000029FE	E310 5010 0014 E761 0000 0806		00000010 00000000	1889+X51 1890+ 1891+	DS LGF VL	OF R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
00002A04 00002A0A 00002A10	E766 0000 0CDE E760 5028 080E 07FB		000029E0	1892+ 1893+ 1894+	VLC VST BR	V22, V22, 0 V22, V1051 R11	test instruction (dest is a source) save v1 output return
00002A14 00002A14				1895+RE51 1896+	DC DROP	0F R5	xl16 expected result
00002A14 00002A1C 00002A24	00FFFEFD FCFBFAF9 100F0E0D 0C0B0A09 00010203 04050607			1897 1898	DC DC		AF9 100F0E0D0C0B0A09' result 607 F0F1F2F3F4F5F6F7' v2
00002A2C	F0F1F2F3 F4F5F6F7			1899			
00000400				1900 * Hal fwo 1901	VRR_A	VLC, 1	
00002A38 00002A38 00002A38	00002A78	00002A38		1902+ 1903+ 1904+T52	DS USING DC	A(X52)	base for test data and test routine address of test routine
00002A3C 00002A3E 00002A3F	0034 00 01			1905+ 1906+ 1907+	DC DC DC	H' 52' X' 00' HL1' 1'	test number MB
00002A40 00002A48 00002A4C	E5D3C340 40404040 00002AA4 00000010			1908+ 1909+ 1910+	DC DC DC	CL8' VLC' A(RE52+16) A(16)	instruction name address of v2 source result length
00002A4C 00002A50 00002A58 00002A60	00002A94 00000000 00000000 00000000 00000000			1911+REA52 1912+ 1913+V1052	DC DS DS	A(RE52) FD XL16	result rength result address gap V1 output
00002A60 00002A68 00002A70	00000000 00000000 00000000 00000000 000000			1914+	DS DS	FD	gap
00002A78 00002A78	E310 5010 0014		00000010	1915+* 1916+X52 1917+	DS LGF	OF R1, V2ADDR	load v2 source
00002A7E 00002A84 00002A8A	E761 0000 0806 E766 0000 1CDE E760 5028 080E		00000000 00002A60	1918+ 1919+ 1920+	VL VLC VST	v22, 0(R1) V22, V22, 1 V22, V1052	use v22 to test decoder test instruction (dest is a source) save v1 output
00002A90 00002A94 00002A94	07FB			1921+ 1922+RE52 1923+	BR DC DROP	R11 OF R5	return xl16 expected result
00002A94 00002A9C 00002AA4	00000000 00000000 00010001 00010001 00000000			1924 1925	DC DC		000 0001000100010001' result 000 FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
00002AAC	FFFFFFFF FFFFFFFF			1926 1927	VRR A	VLC, 1	
00002AB8 00002AB8 00002AB8	00002AF8	00002AB8		1928+ 1929+ 1930+T53	DS USING DC	OFD	base for test data and test routine address of test routine
00002ABC	00002AF8 0035			1930+133	DC	H' 53'	test number

ASMA Ver.	0. 7. 0 zvector-e7-1	3- UnpackMi	sc				03 Apr 2025	15: 37: 50	Page	43
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00002ABF	00 01			1932+ 1933+	DC DC	X' 00' HL1' 1'	МВ			
00002AC8	E5D3C340 40404040 00002B24			1934+ 1935+	DC DC	CL8' VLC' A(RE53+16)	instruction name address of v2 source			
00002ACC 00002AD0	00000010 00002B14			1936+ 1937+REA53	DC DC	A(16) A(RE53)	result length result address			
00002AE0	00000000 00000000 00000000 00000000 000000			1938+ 1939+V1053	DS DS	FD XL16	gap V1 output			
00002AF0	0000000 0000000			1940+ 1941+*	DS	FD	gap			
00002AF8 00002AF8 00002AFE	E310 5010 0014		00000010	1942+X53 1943+	DS LGF	OF R1, V2ADDR	load v2 source use v22 to test decoder	_		
00002B04	E761 0000 0806 E766 0000 1CDE E760 5028 080E		00000000 00002AE0	1944+ 1945+ 1946+	VL VLC VST	v22, 0(R1) V22, V22, 1 V22, V1053	test instruction (dest save v1 output		ce)	
00002B10 00002B14	07FB		30000000	1947+ 1948+RE53	BR DC	R11 OF	return xl16 expected result			
	54555455 545554F5			1949+ 1950	DROP DC	<b>R5</b>	IF5 EEDECCBCAA9A88E8'	resul t		
00002B24	EEDECCBC AA9A88E8 ABABABAB ABABABOB 11223344 55667718			1951	DC	XL16' ABABABABABABA	30B 1122334455667718'	v2		
00002B38				1952 1953 1954+	VRR_A DS	VLC, 1 OFD				
00002B38 00002B38	00002B78	00002B38		1955+ 1956+T54	USI NG DC	*, R5 A(X54)	base for test data and address of test routine		i ne	
00002B3C 00002B3E 00002B3F	0036 00 01			1957+ 1958+ 1959+	DC DC DC	H' 54' X' 00' HL1' 1'	test number MB			
00002B40	E5D3C340 40404040 00002BA4			1960+ 1961+	DC DC	CL8' VLC' A(RE54+16)	instruction name address of v2 source			
00002B4C 00002B50	00000010 00002B94			1962+ 1963+REA54	DC DC	A(16) A(RE54)	result length result address			
00002B60	00000000 00000000 00000000 00000000 000000			1964+ 1965+V1054	DS DS	FD XL16	gap V1 output			
00002B70	0000000 00000000			1966+ 1967+*	DS	FD	gap			
	E310 5010 0014 E761 0000 0806		00000010 00000000	1968+X54 1969+ 1970+	DS LGF VL	0F R1, V2ADDR v22, 0(R1)	load v2 source use v22 to test decoder			
00002B84	E766 0000 1CDE E760 5028 080E		00000000 00002B60	1970+ 1971+ 1972+	VLC VST	V22, V(R1) V22, V22, 1 V22, V1054	test instruction (dest save v1 output		ce)	
00002B9A 00002B90 00002B94	07FB		3000×100	1972+ 1973+ 1974+RE54	BR DC	R11 0F	return xl16 expected result			
00002B94 00002B94	FFFFDFD FBFBF9F9 OFOFODOD OBOBO909			1975+ 1976		<b>R5</b>	OF9 OFOFODODOBOBO909'	result		
00002BA4	00010203 04050607 F0F1F2F3 F4F5F6F7			1977	DC	XL16' 00010203040506	607 F0F1F2F3F4F5F6F7'	v2		
				1978 1979 * Word						
00002BB8				1980 1981+	VRR_A DS	VLC, 2 OFD				

ASMA Ver.	0. 7. 0 zvector- e7-1	13- UnpackMi	sc				03 Apr 2025 15: 37: 50 Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00002BB8		00002BB8		1982+	USING	*, <b>R</b> 5	base for test data and test routine	
0002BB8	00002BF8			1983+T55	DC	A(X55)	address of test routine	
0002BBC	0037			1984+	DC	H' 55'	test number	
0002BBE	00			1985+	DC	X' 00'		
0002BBF	02			1986+	DC	HL1' 2'	MB	
0002BC0	E5D3C340 40404040			1987+	DC	CL8' VLC'	instruction name	
0002BC8	00002C24			1988+	DC	A(RE55+16)	address of v2 source	
0002BCC				1989+	DC	A(16)	result length	
0002BD0 0002BD8	00002C14 00000000 00000000			1990+REA55 1991+	DC DS	A(RE55) FD	result address	
0002BE0	0000000 0000000			1991+ 1992+V1055	DS DS	XL16	gap V1 output	
0002BE8	0000000 0000000			100271000	טע	ALIO	vi oucpuc	
0002BF0	00000000 00000000			1993+	DS	FD	gap	
OUZDIU				1994+*	20		5"P	
0002BF8				1995+X55	DS	<b>OF</b>		
0002BF8	E310 5010 0014		00000010	1996+	LGF	R1, V2ADDR	load v2 source	
0002BFE	E761 0000 0806		00000000	1997+	VL	v22, 0(R1)	use v22 to test decoder	
0002C04	E766 0000 2CDE			1998+	VLC	V22, V22, 2	test instruction (dest is a source)	
0002C0A	E760 5028 080E		00002BE0	1999+	VST	V22, V1055	save v1 output	
0002C10	07FB			2000+	BR	R11	return	
0002C14				2001+RE55	DC	OF	xl16 expected result	
0002C14	00000000 0000000			2002+	DROP	R5	000 000000100000011	
0002C14	00000000 00000000 0000001 00000001			2003	DC	XL16 0000000000000	000 000000100000001' result	
	00000001 0000001			2004	DC	YI 16' 0000000000000	000 FFFFFFFFFFFFFFF v2	
	FFFFFFF FFFFFFF			2004	DC	AL10 00000000000000000000000000000000000	000 FFFFFFFFFFFFFF V2	
0002020				2005				
				2006	VRR_A	VLC, 2		
0002C38				2007+	DS _	OFD		
0002C38		00002C38		2008+	USING		base for test data and test routine	
0002C38	00002C78			2009+T56	DC	A(X56)	address of test routine	
0002C3C	0038			2010+	DC	H' 56'	test number	
0002C3E	00			2011+	DC DC	X' 00'	10	
0002C3F				2012+	DC DC	HL1'2'	MB	
0002C40	E5D3C340 40404040 00002CA4			2013+ 2014+	DC DC	CL8' VLC' A(RE56+16)	instruction name address of v2 source	
0002C48	00002CA4 00000010			2015+	DC DC	A(16)	result length	
0002C4C	0000010 00002C94			2016+REA56	DC	A(RE56)	result address	
0002C58	00000000 00000000			2017+	DS	FD		
0002C60	00000000 00000000			2018+V1056	DS	XL16	gap V1 output	
0002C68	0000000 00000000						1	
0002C70	0000000 00000000			2019+	DS	FD	gap	
				2020+*				
0002C78	T040 F040 0000		000000	2021+X56	DS	OF	1 1 0	
0002C78	E310 5010 0014		00000010	2022+	LGF	R1, V2ADDR	load v2 source	
0002C7E	E761 0000 0806		0000000	2023+	VL VLC	v22, 0(R1)	use v22 to test decoder	
0002C84	E766 0000 2CDE		00009000	2024+	VLC	V22, V22, 2	test instruction (dest is a source)	
0002C8A 0002C90	E760 5028 080E 07FB		00002C60	2025+ 2026+	VST BR	V22, V1056 R11	save v1 output return	
0002C90 0002C94	U/FD			2020+ 2027+RE56	DC	OF	xl16 expected result	
0002C94 0002C94				2028+		R5	ATTO EXPECTED TESUIT	
0002C94 0002C94	54545455 545454F5			2029	DKOF		4F5 EEDDCCBCAA9988E8' result	
0002C9C	EEDDCCBC AA9988E8			2 <b>020</b>	2.5		I COUI C	
0002CA4	ABABABAB ABABABOB			2030	DC	XL16' ABABABABABABA	BOB 1122334455667718' v2	
				2031				

00002D9C

BR

DC

DROP

**R11** 

0F

**R5** 

return

xl16 expected result

2131+

2133 +

2132+RE60

00002E90

00002E94

00002E94

07FB

ASMA Ver.	0. 7. 0 zve	ctor- e7- 13	B- UnpackMi	sc				03 Apr 2025	15: 37: 50	Page	47
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI						
	FFFEFDFC F OFOEODOC O	B0A0909			2134			OF9 OF0E0D0C0B0A0909'	resul t		
	00010203 0 F0F1F2F3 F				2135	DC	XL16' 00010203040506	607 F0F1F2F3F4F5F6F7'	v2		
					2136						
					2138 * VLP 2139 *	- Vect	tor Load Positive				
					2140 * Byte						
00002EB8					2141 2142+	VRR_A DS	VLP, 0 OFD				
00002EB8			00002EB8		2143+	<b>USING</b>	*, <b>R</b> 5	base for test data and		i ne	
00002EB8	00002EF8				2144+T61			address of test routine	•		
00002EBC 00002EBE	003D 00				2145+ 2146+		H' 61' X' 00'	test number			
00002EBE	00				2147+			MB			
00002EC0	E5D3D740 4	0404040			2148+	DC	CL8' VLP'	instruction name			
00002EC8	00002F24				2149+			address of v2 source			
00002ECC 00002ED0	00000010 00002F14				2150+ 2151+REA61	DC DC		result length result address			
00002ED8	00000000 0	0000000			2152+	DS	` '				
00002EE0	00000000 0				2153+V1061	DS	XL16	gap V1 output			
00002EE8 00002EF0	00000000 0				2154+	DS	FD	don			
00002EF0	00000000	000000			2155+* 2156+X61	DS DS	OF	gap			
00002EF8	E310 5010	0014		00000010	2157+		R1, V2ADDR	load v2 source			
00002EFE	E761 0000 E766 0000	0806		00000000	2158+ 2159+	VL	v22, 0(R1)	use v22 to test decoder test instruction (dest		ce)	
00002F0A	E760 5028			00002EE0		VST		save v1 output	is a sour	ccy	
00002F10	07FB				2161+	BR		return			
00002F14 00002F14					2162+RE61 2163+	DC DROP		xl16 expected result			
00002F14	00000000 0 01010101 0				2164	DC		000 0101010101010101	resul t		
	00000000 0				2165	DC	XL16' 000000000000000	000 FFFFFFFFFFFFFF	v2		
00002F2C	FFFFFFF F	FFFFFF			9100						
					2166 2167	VPR A	VLP, 0				
00002F38					2168+	DS	OFD				
00002F38	00000		00002F38		2169+	<b>USING</b>	*, <b>R</b> 5	base for test data and		i ne	
00002F38 00002F3C	00002F78				2170+T62 2171+	DC DC	• •	address of test routine	2		
00002F3E	003E 00				2171+ 2172+	DC DC	X' 00'	test number			
00002F3F	00				2173+	DC	HL1' 0'	MB			
00002F40	E5D3D740 4	0404040			2174+			instruction name			
00002F48 00002F4C	00002FA4 00000010				2175+ 2176+	DC DC	A(RE62+16) A(16)	address of v2 source result length			
00002F4C 00002F50	0000010 00002F94				2170+ 2177+REA62	DC DC		result address			
00002F58	00000000 0				2178+	DS	FD	gap			
00002F60	00000000 0				2179+V1062	DS	XL16	V1 output			
00002F68 00002F70	00000000 0 00000000 0				2180+	DS	FD	gap			
00002F78				0000010	2181+* 2182+X62	DS	OF				
00002F78	E310 5010	UU14		00000010	2183+	LGF	R1, V2ADDR	load v2 source			

ASMA Ver.	0. 7. 0 zvector- e7-1	13- UnpackMi	sc				03 Apr 2025 15: 37: 50 Page 48
LOC	OBJECT CODE	ADDR1	ADDR2	STMF			
00002F7E	E761 0000 0806		00000000	2184+	VL VI D	v22, 0(R1)	use v22 to test decoder
00002F84 00002F8A	E766 0000 0CDF E760 5028 080E		00002F60	2185+ 2186+	VLP VST	V22, V22, 0 V22, V1062	test instruction (dest is a source) save v1 output
00002F8A 00002F90	07FB		00002100	2187+	BR	R11	return
00002F94	OIIB			2188+RE62	DC	OF	xl16 expected result
00002F94				2189+	DROP	<b>R5</b>	
00002F94	55555555 555550B			2190	DC	XL16' 55555555555555	50B 1122334455667718' result
00002F9C	11223344 55667718						
00002FA4 00002FAC	ABABABAB ABABABOB			2191	DC	XL16' ABABABABABABA	BOB 1122334455667718' v2
UUUUZFAC	11223344 55667718			2192			
				2193	VRR A	VLP, 0	
00002FB8				2194+	DS DS	OFD OFD	
00002FB8		00002FB8		2195+	<b>USING</b>		base for test data and test routine
00002FB8	00002FF8			2196+T63	DC	A(X63)	address of test routine
00002FBC	003F			2197+	DC	Н' 63'	test number
00002FBE	00			2198+	DC	X' 00'	ND.
00002FBF	00 E5D2D740 40404040			2199+	DC	HL1' 0'	MB
00002FC0 00002FC8	E5D3D740 40404040 00003024			2200+ 2201+	DC DC	CL8' VLP' A(RE63+16)	instruction name address of v2 source
00002FC8	00000024			2202+	DC	A(16)	result length
00002FD0	00003014			2203+REA63	DC DC	A(RE63)	result address
00002FD8	00000000 00000000			2204+	DS	FD	gap
00002FE0	0000000 00000000			2205+V1063	DS	XL16	V1 output
00002FE8	0000000 00000000						•
00002FF0	00000000 00000000			2206+	DS	FD	gap
00000EE0				2207+*	DC.	OF	
00002FF8 00002FF8	E310 5010 0014		00000010	2208+X63 2209+	DS LGF	OF R1, V2ADDR	load v2 source
00002FFE	E761 0000 0806		00000010	2210+	VL	v22, 0(R1)	use v22 to test decoder
00003004	E766 0000 OCDF		0000000	2211+	VLP	V22, V22, 0	test instruction (dest is a source)
0000300A	E760 5028 080E		00002FE0	2212+	VST	V22, V1063	save v1 output
00003010	07FB			2213+	BR	R11	return
00003014				2214+RE63	DC	<b>OF</b>	xl16 expected result
00003014	00010000 04050007			2215+	DROP	R5	007 100505050000000000000000000000000000
00003014	00010203 04050607			2216	DC	XL16, 0001020304020	607 100F0E0D0C0B0A09' result
0000301C 00003024	100F0E0D 0C0B0A09 00010203 04050607			2217	DC	YI 16' 0001020304050	607 F0F1F2F3F4F5F6F7' v2
00003024 0000302C	F0F1F2F3 F4F5F6F7			<i>₩</i> ₩11	ЪС	AL10 00010203040300	007 FOF IF 2F 3F 4F 3F 0F 7
3000000				2218			
				2219 * Halfwo			
				2220		VLP, 1	
00003038		0000000		2221+	DS	OFD	have Constant let 1.1
00003038	00002079	00003038		2222+ 2223+T64	USING		base for test data and test routine
00003038 0000303C	00003078 0040			2223+164 2224+	DC DC	A(X64) H' 64'	address of test routine test number
0000303C	0040			2225+	DC DC	X' 00'	COSC HUMBET
0000303E	01			2226+	DC	HL1' 1'	MB
00003040	E5D3D740 40404040			2227+	DC	CL8' VLP'	instruction name
00003048	000030A4			2228+	DC	A(RE64+16)	address of v2 source
0000304C	00000010			2229+	DC	A(16)	result length
00003050	00003094			2230+REA64	DC	A(RE64)	result address
00003058 00003060	00000000 00000000 0000000 00000000			2231+ 2232+V1064	DS DS	FD XL16	gap V1 output
00003068	0000000 0000000			2232+V1U04	אס	VIIO	vi ouchuc
00003008	0000000 0000000			2233+	DS	FD	gap
3000010					23		ō~r

ASMA Ver.	0. 7. 0 zvector- e7- 1	3- UnpackMi	sc				03 Apr 2025	15: 37: 50	Page	49
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00003078				2234+* 2235+X64	DS	<b>OF</b>				
00003078 0000307E 00003084	E310 5010 0014 E761 0000 0806 E766 0000 1CDF		00000010 00000000	2236+ 2237+ 2238+	LGF VL VLP	R1, V2ADDR v22, O(R1) V22, V22, 1	load v2 source use v22 to test decoder test instruction (dest		re)	
0000308A 00003090 00003094	E760 5028 080E 07FB		00003060	2239+ 2240+ 2241+RE64	VST BR DC	V22, V1064 R11 OF	save v1 output return xl16 expected result	IS a sour		
00003094 00003094 0000309C	00000000 00000000 00010001 00010001			2242+ 2243	DROP DC	<b>R5</b>	000 0001000100010001'	resul t		
000030A4	0000000 00000000 FFFFFFF FFFFFFF			2244 2245	DC	XL16' 00000000000000	000 FFFFFFFFFFFFFF	v2		
000030B8 000030B8		000030B8		2246 2247+ 2248+	VRR_A DS USING	VLP, 1 OFD *. R5	base for test data and	test rout	i ne	
000030B8 000030BC 000030BE	000030F8 0041 00	0000000		2249+T65 2250+ 2251+	DC DC DC	A(X65) H' 65' X' 00'	address of test routing test number		_ 110	
000030BF 000030C0 000030C8	01 E5D3D740 40404040 00003124			2252+ 2253+ 2254+	DC DC DC	HL1' 1' CL8' VLP' A(RE65+16)	MB instruction name address of v2 source			
000030CC 000030D0 000030D8	00000010 00003114 00000000 00000000			2255+ 2256+REA65 2257+	DC DC DS	A(16) A(RE65) FD	result length result address			
000030E0 000030E8 000030F0	00000000 00000000 00000000 00000000 000000			2258+V1065 2259+	DS DS	XL16 FD	gap V1 output gap			
000030F8 000030F8	E310 5010 0014		00000010	2260+* 2261+X65 2262+	DS LGF	OF R1, V2ADDR	load v2 source			
000030FE 00003104	E761 0000 0806 E766 0000 1CDF E760 5028 080E		00000000 000030E0	2263+ 2264+ 2265+	VL VLP VST	v22, 0(R1) V22, V22, 1 V22, V1065	use v22 to test decoder test instruction (dest save v1 output		ce)	
00003110 00003114 00003114	07FB		OOOOOLO	2266+ 2267+RE65 2268+	BR DC DROP	R11 OF R5	return xl16 expected result			
00003114 0000311C	54555455 545554F5 11223344 55667718 ABABABAB ABABABOB			2269 2270	DC DC	XL16' 54555455545554	4F5 1122334455667718' BOB 1122334455667718'	resul t v2		
	11223344 55667718			2271 2272		VLP, 1	DOD IIWWOOTIOOOU//IO	<b>∀</b> ≈		
	00003178	00003138		2273+ 2274+ 2275+T66	DS USING DC	OFD *, R5 A(X66)	base for test data and address of test routine		i ne	
0000313C 0000313E 0000313F	0042 00 01			2276+ 2277+ 2278+	DC DC DC	H' 66' X' 00' HL1' 1'	test number MB			
00003148 0000314C	E5D3D740 40404040 000031A4 00000010			2279+ 2280+ 2281+	DC DC DC	CL8' VLP' A(RE66+16) A(16)	instruction name address of v2 source result length			
00003150 00003158 00003160	00003194 00000000 00000000 00000000 00000000			2282+REA66 2283+ 2284+V1066	DC DS DS	A(RE66) FD XL16	result address gap V1 output			

ASMA Ver.	0. 7. 0 zvector- e7-	13- Unpack <b>M</b> i	sc				03 Apr 2025 15: 37: 50 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00003168	0000000 00000000						
00003170	00000000 00000000			2285+	DS	FD	gap
00003178				2286+* 2287+X66	DS	<b>0F</b>	
00003178	E310 5010 0014		0000010	2288+	LGF	R1, V2ADDR	load v2 source
0000317E	E761 0000 0806		0000000	2289+	VL	v22, 0(R1)	use v22 to test decoder
00003184 0000318A	E766 0000 1CDF E760 5028 080E		00003160	2290+ 2291+	VLP VST	V22, V22, 1 V22, V1066	test instruction (dest is a source) save v1 output
00003190	07FB		00000100	2292+	BR	R11	return
00003194				2293+RE66	DC	0F	xl16 expected result
00003194 00003194	00010203 04050607			2294+ 2295	DROP DC	R5	50607 0F0F0D0D0B0B0909' result
00003194 0000319C	0F0F0D0D 0B0B0909			223	ЪС	ALIU 00010203040	Tesuit
000031A4	00010203 04050607			2296	DC	XL16' 00010203040	50607 F0F1F2F3F4F5F6F7' v2
000031AC	F0F1F2F3 F4F5F6F7			2297			
				2298 * Word			
				2299		VLP, 2	
000031B8		00000170		2300+	DS	OFD	have Constant data and that must be
000031B8 000031B8	000031F8	000031B8		2301+ 2302+T67	USI NG DC	*, K5 A(X67)	base for test data and test routine address of test routine
000031BC	0043			2303+	DC	H' 67'	test number
000031BE	00			2304+	DC	X' 00'	
000031BF 000031C0	02 E5D3D740 40404040			2305+ 2306+	DC DC	HL1' 2' CL8' VLP'	MB instruction name
000031C0	00003224			2307+	DC	A(RE67+16)	address of v2 source
000031CC	0000010			2308+	DC	A(16)	result length
000031D0 000031D8	00003214			2309+REA67	DC DS	A(RE67) FD	result address
000031E0	00000000 00000000 0000000 00000000			2310+ 2311+V1067	DS DS	XL16	gap V1 output
000031E8	00000000 00000000						очорчо
000031F0	00000000 00000000			2312+	DS	FD	gap
000031F8				2313+* 2314+X67	DS	<b>0F</b>	
000031F8	E310 5010 0014		0000010	2315+	LGF	R1, V2ADDR	load v2 source
000031FE	E761 0000 0806		0000000	2316+	VL	v22, 0(R1)	use v22 to test decoder
00003204 0000320A	E766 0000 2CDF E760 5028 080E		000031E0	2317+ 2318+	VLP VST	V22, V22, 2 V22, V1067	test instruction (dest is a source) save v1 output
0000320A	07FB		000031E0	2319+	BR	R11	return
00003214				2320+RE67	DC	0F	xl16 expected result
00003214 00003214	0000000 00000000			2321+ 2322	DROP DC	R5	00000 000000100000001' result
00003214 0000321C	00000001 00000001			2322	DC	ALIO UUUUUUUUU	oooo oooooooo lesult
00003224	0000000 00000000			2323	DC	XL16' 000000000000	00000 FFFFFFFFFFFFFFFFFFFF v2
0000322C	FFFFFFFF FFFFFFFF			0004			
				2324 2325	VRR A	VLP, 2	
00003238				2326+	DS	OFD	
00003238	00000070	00003238		2327+	USING		base for test data and test routine
00003238 0000323C	00003278 0044			2328+T68 2329+	DC DC	A(X68) H' 68'	address of test routine test number
0000323E	00			2330+	DC	X' 00'	
0000323F	02			2331+	DC	HL1' 2'	MB
00003240	E5D3D740 40404040			2332+	DC	CL8' VLP'	instruction name
00003248	000032A4			2333+	DC	A(RE68+16)	address of v2 source

address of test routine

test number

MB

DC

DC

DC

DC

H' 70'

X' 00'

HL1'3'

2381+T70

2382+

2383+

2384+

ASMA Ver. 0.7.0 zvector-e7-13-UnpackMisc

00003378

0046

00

03

0000333C

0000333E

0000333F

ASMA ver.	0. 7. 0 zvector- e7- 1	13- UnpackMI	SC				03 Apr 2025 15: 37: 50 Page 52
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00003340	E5D3D740 40404040			2385+	DC	CL8' VLP'	instruction name
00003348	000033A4			2386+	DC	A(RE70+16)	address of v2 source
0000334C	0000010			2387+	DC	A(16)	result length
00003350	00003394			2388+REA70	DC	A(RE70)	result address
00003358	00000000 00000000			2389+	DS	FD	
00003360	0000000 00000000			2390+V1070	DS	XL16	gap V1 output
00003368	0000000 00000000			2000111010	DS	ALIO	VI oucput
00003300	0000000 00000000			2391+	DS	FD	gap
00003370	0000000 00000000			2392+*	טע	I D	βαh
00003378				2393+X70	DS	<b>0F</b>	
00003378	E310 5010 0014		00000010	2394+	LGF	R1, V2ADDR	load v2 source
00003378 0000337E	E761 0000 0806		00000010	2395+	VL	v22, 0(R1)	use v22 to test decoder
0000337E	E766 0000 3CDF		0000000	2396+	VLP	V22, V22, 3	test instruction (dest is a source)
0000338A	E760 5028 080E		00003360	2397+	VET		
	07FB		00003300	2398+	BR	V22, V1070 R11	save v1 output return
00003390	U/FB						
00003394				2399+RE70	DC	OF Dr	xl16 expected result
00003394	0000000 0000000			2400+	DROP	R5	000 000000000000001114
00003394	00000000 00000000			2401	DC	XL16, 0000000000000000	000 000000000000001' result
0000339C	00000000 00000001			0.400	D.C.	W 401000000000000000	
000033A4	0000000 00000000			2402	DC	XL16, 0000000000000000	000 FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
000033AC	FFFFFFF FFFFFFF			0.400			
				2403			
				2404		VLP, 3	
000033B8				2405+	DS	OFD	
000033B8		000033B8		2406+	<b>USING</b>		base for test data and test routine
000033B8	000033F8			2407+T71	DC	A(X71)	address of test routine
000033BC	0047			2408+	DC	H' 71'	test number
000033BE	00			2409+	DC	X' 00'	
000033BF	03			2410+	DC	HL1' 3'	MB
000033C0	E5D3D740 40404040			2411+	DC	CL8' VLP'	instruction name
000033C8	00003424			2412+	DC	A(RE71+16)	address of v2 source
000033CC	0000010			2413+	DC	A(16)	result length
000033D0	00003414			2414+REA71	DC	A(RE71)	result address
000033D8	0000000 00000000			2415+	DS	FD	gap
000033E0	0000000 00000000			2416+V1071	DS	XL16	gap V1 output
000033E8	0000000 00000000						•
000033F0	0000000 00000000			2417+	DS	FD	gap
				2418+*			
000033F8				2419+X71	DS	<b>0F</b>	
000033F8	E310 5010 0014		0000010	<b>2420</b> +	LGF	R1, V2ADDR	load v2 source
000033FE	E761 0000 0806		00000000	2421+	VL	v22, 0(R1)	use v22 to test decoder
00003404	E766 0000 3CDF			2422+	VLP	V22, V22, 3	test instruction (dest is a source)
0000340A	E760 5028 080E		000033E0	2423+	VST	V22, V1071	save v1 output
00003410	07FB			2424+	BR	R11	return
00003414				2425+RE71	DC	0F	xl16 expected result
00003414				2426+	DROP	R5	1
00003414	54545454 545454F5			2427	DC		4F5 1122334455667718' result
0000341C	11223344 55667718					1 1 1 1 1 1 1 1 1 1	
00003424	ABABABAB ABABABOB			2428	DC	XL16' ABABABABABABA	BOB 1122334455667718' v2
0000342C	11223344 55667718				-		
				2429			
				2430	VRR A	VLP, 3	
00003438				2431+	DS DS	OFD OFD	
00003438		00003438		2432+	USING		base for test data and test routine
00003438	00003478	0000100		2433+T72	DC	A(X72)	address of test routine
0000343C	0048			2434+	DC	H' 72'	test number
30000100	0010			~ 10 1	<b>D</b>	11 / W	COSC Hamber

	0. 7. 0 zvector-e7-	- 13- unpackivi	SC					03 Apr 2025	15: 37: 50	Page	54
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
0003514	00001BB8			2488+	DC	A(T23)					
0003518	00001C38			2489+	DC	A(T24)					
000351C	00001CB8			2490+	DC	A(T25)					
0003520	00001D38			<b>2491</b> +	DC	A(T26)					
0003524	00001DB8			2492+	DC	A(T27)					
0003528	00001E38			2493+	DC	A(T28)					
000352C	00001EB8			2494+	DC	A(T29)					
003530	00001F38			2495+	DC	A(T30)					
0003534	00001FB8			<b>2496</b> +	DC	A(T31)					
0003538	00002038			2497+	DC	A(T32)					
000353C	000020B8			<b>2498</b> +	DC	A(T33)					
0003540	00002138			2499+	DC	A(T34)					
0003544	000021B8			<b>2500</b> +	DC	A(T35)					
0003548	00002238			2501+	DC	A(T36)					
00354C	000022B8			2502+	DC	A(T37)					
0003550	00002338			2503+	DC	A(T38)					
0003554	000023B8			2504+	DC	A(T39)					
0003558	00002438			2505+	DC	A(T40)					
000355C	000024B8			2506+	DC	A(T41)					
0003560	00002538			2507+	DC	A(T42)					
0003564	000025B8			2508+	DC	A(T43)					
0003568	00002638			2509+	DC	A(T44)					
00356C	000026B8			2510+	DC	A(T45)					
0003570	00002738			2511+	DC	A(T46)					
003574	000027B8			2512+	DC	A(T47)					
0003578	00002838			2513+	DC	A(T48)					
000357C	000028B8			2514+	DC	A(T49)					
0003580	00002938			2515+	DC	A(T50)					
0003584	000029B8			2516+	DC	A(T51)					
0003588	00002A38			2517+	DC	A(T52)					
000358C	00002AB8			2518+	DC	A(T53)					
0003590	00002B38			2519+	DC	A(T54)					
0003594	00002BB8			2520+	DC	A(T55)					
0003598	00002C38			2521+	DC	A(T56)					
000359C	00002CB8			2522+	DC	A(T57)					
0035A0	00002D38			2523+	DC DC	A(T58)					
0035A4	00002DB8			2524+	DC DC	A(T59)					
0035A8	00002E38			2525+	DC	A(T60)					
0035AC	00002EB8			2526+	DC DC	A(T61)					
0035B0	00002F38			2527+	DC DC	A(T62)					
0035B4	00002FB8			2528+	DC	A(T63)					
00035B8	00003038			2529+	DC DC	A(T64)					
00035BC	000030B8			2530+	DC DC	A(T65)					
0035C0	00003138			2531+ 2532+	DC DC	A(T66) A(T67)					
00035C4 00035C8	000031B8 00003238			2532+ 2533+	DC DC	A(167) A(T68)					
)0035CC	00003238 000032B8			2534+	DC DC	A(168) A(T69)					
0035D0	00003238			2535+	DC DC	A(109) A(T70)					
)0035D4	000033B8			2536+ 2536+	DC DC	A(170) A(T71)					
)0035D8	00003438			2537+	DC DC	A(171) A(T72)					
OUCCOU	00003130			2538+*	שנ	$\Lambda(1/L)$					
00035DC	00000000			2539+	DC	A(0)		END OF TABLE			
00035E0	0000000			2540+	DC DC	A(0) A(0)		END OF TABLE			
OUSJEU				2540+ 2541	DС	A(U)		END OF TABLE			
00035E4	00000000			2541 2542	DC	F' 0'	END OF TABLE				
)0035E8	0000000			2542 2543	DC DC	F' O'	END OF TABLE				
UUJJEO	0000000			2040	DC	r U					

ASMA Ver.	0. 7. 0 zvector- e7-	- 13- UnpackMi	sc			03 Apr 2025 15: 37: 50 Page	<b>55</b>
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
					******	************	
				2545 ****** 2546 *	Register equates		
				2547 *****		***********	
		00000000	0000001	2549 RO	EQU O		
		$\begin{array}{c} 00000001 \\ 00000002 \end{array}$	00000001 00000001	2550 R1 2551 R2	EQU 1		
		0000002	00000001	2552 R3	EQU 2 EQU 3		
		0000004	00000001	2553 R4	EQU 4		
		00000005 00000006	00000001 00000001	2554 R5 2555 R6	EQU 5 EQU 6		
		0000007	0000001	2556 R7	EQU 7		
		00000008 00000009	00000001 00000001	2557 R8 2558 R9	EQU 8 EQU 9		
		000000A	0000001	2559 R10	EQU 10		
		0000000B 0000000C	00000001 00000001	2560 R11 2561 R12	EQU 11 EQU 12		
		000000C	00000001	2562 R13	EQU 13		
		000000E	0000001	2563 R14	EQU 14		
		000000F	0000001	2564 R15	EQU 15		
				2566 ***** 2567 *		*************	
				2568 *****	<b>Register equates</b> ************************************	***********	
		0000000	00000001	2570 VO	EQU O		
		0000001	0000001	2571 V1	EQU 1		
		00000002 00000003	00000001 00000001	2572 V2 2573 V3	EQU 2 EQU 3		
		0000004	0000001	2574 V4	EQU 4		
		00000005 00000006	00000001 00000001	2575 V5 2576 V6	EQU 5 EQU 6		
		0000007	0000001	2577 V7	EQU 7		
		00000008	0000001	2578 V8	EQU 8		
		0000009 000000A	00000001 00000001	2579 V9 2580 V10	EQU 9 EQU 10		
		000000B	0000001	2581 V11	EQU 11		
		000000C 000000D	00000001 00000001	2582 V12 2583 V13	EQU 12 EQU 13		
		000000E	0000001	2584 V14	EQU 14		
		000000F	00000001	2585 V15	EQU 15		
		$00000010 \\ 00000011$	$00000001 \\ 00000001$	2586 V16 2587 V17	EQU 16 EQU 17		
		0000012	0000001	2588 V18	EQU 18		
		$00000013 \\ 00000014$	00000001 00000001	2589 V19 2590 V20	EQU 19 EQU 20		
		00000011	00000001	2591 V21	EQU 21		

vh vei.	0. 7. 0 zvector- e7	- 13- Unpackivi	SC					US Api	r <b>2025</b> 15	5. 37. 30	rage	<b>56</b>
LOC	OBJECT CODE	ADDR1	ADDR2	STM								
		0000016	00000001	2592 V22	EQU	22						
		00000017	00000001	2593 V23	EQU EQU	23						
		$00000018 \\ 00000019$	00000001 00000001	2594 V24 2595 V25	EQU FOII	24 25						
		000001A	00000001	2596 V26	EQU	<b>26</b>						
		0000001B	00000001	2597 V27	EQU EQU EQU EQU EQU EQU EQU	22 23 24 25 26 27 28 29 30						
		0000001C 0000001D	00000001 00000001	2598 V28 2599 V29	EQU EQU	28 29						
		000001E	00000001	2600 V30	EQU	30						
		000001F	0000001	2601 V31 2602	EQU	31						
				2603	END							

GIN I 00000200 2 169 135 165 166 167 CLRO F 0000048C 4 365 179 180 181 182 CCNUM C 00001073 16 416 279 281 287 289	SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	ENCES											
LIKO								4.0.0										
CRUM C 00001073 16 416 279 281 287 289  TESTS																		
TESTS		F																
TESTS	ECNUM	C	00001073	16	416	279	281	287	289									
TESTS F 000031RC 4 2463 221   UTEST U 0000011	TEST	4	00000000	64	430	228												
TT X 00001047 18 411 280 288  TTST U 00000470 4 3 355 214 268  J J 00000470 4 3 355 214 268  J 00000470 4 3 355 214 268  J 00000440 8 355 355 355 4	TESTS	F	000034BC	4														
December   U				18			288											
JESW D 00000460 8 353 355 11				1			700											
JPSW D 0 00000460 8 3.53 355   1		Ť		1			268											
ILLONT		J.			252		200											
ILED   F   00001000				0	333 955	333												
TIMEN				1		057	000											
ILPSW   D				4	393		266											
ILTEST I 00000488 4 359 269 202 203 205				1														
0001   F   00000280		D	00000478	8														
0001   F   00000280	ILTEST	Ι	00000488	4	359	269												
NGE   1 00000000   13804   0   13807   378   379   380   4   4   4   4   4   4   4   4   4		F			198		203	205										
V		1																
4 U 00100000 1 379 U 00100000 1 379 U 00100000 1 380 GCM 0 1 0000358 4 315 213 298 GCM	<b></b>	Û		1		378	379	380										
U   00000000	4	_		1		070	373	500										
G I 000003A8 4 315 213 298 GCMO C 000003F6 9 345 328 329 GCMC C 000003F6 9 345 328 329 GCMC I 000003F6 9 5 346 322 343 320 GCMC I 000003F6 9 345 328 329 GCMC I 000003F6 9 345 328 329 GCMC I 000003F6 9 345 328 329 GCMC I 000003F6 9 345 328 325 GCMC I 000003F6 4 339 332 335 GCMC I 000003BE 2 324 321 GCMC I 000003BE 2 324 321 GCMC I 000003BE 4 339 332 335 GCMC I 000003BE 4 339 332 335 GCMC I 0000003F4 4 342 318 339 GMME C 0 00000008 8 436 284 GMME C 0 00001000 1 378 GMME C 0 00001000 1 2549 129 179 182 202 204 205 206 211 230 231 256 257 295 GMME C 0 00001044 2 404 290 GMME C 0 00000000 1 2549 129 179 182 202 203 234 339 GMME C 0 00001044 1 1 1 1 1 1 1 1 1 1 1 1 1 1				1		996												
GCMD C 000003R6 9 345 328 329				1		200												
GCMO C 000003FF 95 346 322 343 320		U		1		010	000											
GMSC C 000003FP 95 346 322 343 320 GMV I 000003FP 2 324 321		l			315													
GMYC I 000003F0 6 343 326 GOK I 000003BE 2 324 321		C			345	328	329											
GOK I 000003BE 2 324 321  GERT I 000003DE 4 339 332 335  GSAVE F 000003E4 4 342 318 339  XTF7 U 000000D4 1 223 242 260  NAME C 00000008 8 436 284  GE U 00001000 1 378  T3 C 0000105D 18 414 280 281 282 288 289 290  TLINE C 00001008 16 399 406 297  TLINE C 00001008 16 399 406 297  TLINE C 00001044 2 404 290  TRM C 00001048 3 400 282  TRUM C 0000108 3 400 282  TRUM C 0000108 3 400 282  TRUM C 0000108 3 400 282  U 00000000 1 2549 129 179 182 202 204 205 206 211 230 231 256 257 295  296 299 315 318 320 322 324 339  U 00000000 1 2559 212 237 238 266 267 297 329 343 560 561 586 587 612  800 801 826 827 852 853 879 880 905 906 931 932 958  140 140 171 1172 1198 1199 1224 1225 1250 1251 1280 1281 1306  140 141 145 1146 1171 1172 1198 1199 1224 1225 1250 1251 1280 1281 1306  1307 1332 1333 1359 1360 1385 1386 1411 1412 1438 1439 1464 1465  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1525 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 140 140 140 140 140 140 140 140 140		C	000003FF		<b>346</b>	322	<b>343</b>	<b>320</b>										
GOK I 000003BE 2 324 321  GERT I 000003DE 4 339 332 335  GSAVE F 000003E4 4 342 318 339  XTF7 U 000000D4 1 223 242 260  NAME C 00000008 8 436 284  GE U 00001000 1 378  T3 C 0000105D 18 414 280 281 282 288 289 290  TLINE C 00001008 16 399 406 297  TLINE C 00001008 16 399 406 297  TLINE C 00001044 2 404 290  TRM C 00001048 3 400 282  TRUM C 0000108 3 400 282  TRUM C 0000108 3 400 282  TRUM C 0000108 3 400 282  U 00000000 1 2549 129 179 182 202 204 205 206 211 230 231 256 257 295  296 299 315 318 320 322 324 339  U 00000000 1 2559 212 237 238 266 267 297 329 343 560 561 586 587 612  800 801 826 827 852 853 879 880 905 906 931 932 958  140 140 171 1172 1198 1199 1224 1225 1250 1251 1280 1281 1306  140 141 145 1146 1171 1172 1198 1199 1224 1225 1250 1251 1280 1281 1306  1307 1332 1333 1359 1360 1385 1386 1411 1412 1438 1439 1464 1465  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1525 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651  140 140 140 140 140 140 140 140 140 140	GMVC	Ι	000003F0	6	343	326												
GRET I 000003BE 4 339 332 335	<b>GOK</b>	I	000003BE	2														
GSAVE F 000003E4 4 342 318 339 XTET U 0000002P4 1 223 242 260 NAME C 00000008 8 436 284 (C 00000008 1 378 (C 0000105D 18 414 280 281 282 288 289 290 (C 0000105D 18 414 280 281 282 288 289 290 (C 0000105D 18 414 280 281 282 288 289 290 (C 0000105D 18 414 414 280 296 (C 00001044 2 404 290 (C 00001048 2 404 290 (C 000001048 2 404 290 (C 000000148 2 404 290 (C 0000000148 2 404 290 (C 000000148 2 404 2 404 2 404 2 404 (C 000000148 2 404		I					335											
XTET U 0000004 1 223 242 260   NAME C 00000008 8 436 284    GE U 0000105D 18 414 280 281 282 288 289 290   TILINE C 0000105D 18 414 280 297   TILINE C 0000105B 16 399 406 297   TILINE C 00001044 2 404 290   TILINE C 00001044 2 2404 290   TILINE C 00001018 3 400 282    U 0000000 1 2549 129 179 182 202 204 205 206 211 230 231 256 257 295    TILINE C 00001018 3 400 282    U 0000000 1 2549 129 179 182 802 202 204 205 306 311 230 231 256 587 612    U 0000000 1 2550 212 237 238 266 267 297 329 343 560 561 586 587 612    E		F			342	318												
NAME C 00000008 8 436 284 GE U 00001000 1 378 T3 C 0000105D 18 414 280 281 282 288 289 290 TILINE C 00001008 16 399 406 297 TILING U 0000003F 1 406 296 TIMB C 00001044 2 404 290 TIMB C 00001018 3 400 282 TINM C 00001018 3 400 282 TINM C 00000000 1 2549 129 179 182 202 204 205 206 211 230 231 256 257 295 296 299 315 318 320 322 324 339 U 00000001 1 2550 212 237 238 266 267 297 329 343 560 561 586 587 612 800 801 826 827 852 853 879 880 905 906 931 932 958 800 801 826 827 852 853 879 880 905 906 931 932 958 800 801 826 827 852 853 879 880 905 906 931 119 1120 1145 1146 1171 1172 1198 1199 1224 1225 1250 1251 1280 1281 1306 1307 1332 1333 1359 1360 1385 1388 1411 1412 1438 1439 1464 1465 1490 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651 1652 1677 1678 1703 1704 1730 1731 1756 1757 1782 1783 1808 1809 1838 1839 1864 1865 1890 1891 1917 1918 1943 1944 1969 1970 1996 1997 2022 2023 2048 2049 2075 2076 2101 2102 2127 2128 2157 2158 0 U 00000008 1 2550 167 167 177 0 U 00000008 1 2550 167 167 177 1 U 00000008 1 2560 234 235 564 590 616 643 669 695 722 748 774 804 830 856 883 909 935 962 988 1014 1044 1070 1096 1123 1149 1175 1100 100000008 1 2560 234 235 564 590 616 643 669 695 722 748 774 804 830 1856 883 909 935 962 988 1014 1044 1070 1096 1123 1149 1175				1														
GE U 00001000 11 378   TITING C 00001050 18 414 280 281 282 288 289 290   TITING C 00001008 16 399 406 297   TITING C 00001008 1 1 406 296   TITING C 00001044 2 2 404 290   TITING C 00001033 8 402 284   TITING C 00001033 8 402 284   TITING C 00001018 3 400 282   TITING C 00000000 1 2549 129 179 182 202 204 205 206 211 230 231 256 257 295   TITING C 00000000 1 2550 212 237 238 266 267 297 329 343 560 561 586 587 612   TITING C 00000001 1 2550 212 237 238 266 267 297 329 343 560 561 586 587 612   TITING C 00000001 1 2550 212 237 238 266 267 297 329 343 560 561 586 587 612   TITING C 00000001 1 2550 212 237 238 266 267 297 329 343 560 561 586 587 612   TITING C 00000001 1 2550 212 237 238 266 267 297 329 343 560 561 586 587 612   TITING C 00000001 1 2550 212 237 238 266 267 297 329 343 560 561 586 587 612   TITING C 00000001 1 2550 212 237 238 268 287 852 853 879 880 905 906 906 931 932 958   TITING C 00000001 1 146 1146 1171 1172 1198 1199 1224 1225 1250 1251 1280 1281 1306 1306 1385 1386 1411 1412 1438 1439 1464 1465   TITING C 00000001 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651 1490 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651 1490 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651 1490 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651 1490 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651 1490 1491 1520 1521 1546 1547 1572 1573 1598 2315 2316 2341 1997 1296 1290 1290 1290 1290 1290 1290 1290 1290		C		Q	42G		200											
TILINE C 0000105B 18 414 280 281 282 288 289 290  TILINE C 00001003F 1 406 296  TILING U 0000003F 1 406 296  TILING C 00001044 2 404 290  TILING C 00001018 3 400 282  TILING C 0000000 1 2549 129 179 182 202 204 205 206 211 230 231 256 257 295  296 299 315 318 320 322 324 339  U 00000001 1 2550 212 237 238 266 267 297 329 343 560 561 586 587 612  613 639 640 665 666 691 692 718 719 744 745 770 771  800 801 826 827 852 853 879 880 905 906 931 932 958  1 4 5 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8		U		0		204												
TLINE C 00001008 16 399 406 297  TRING U 0000003F 1 406 296  TRING C 00001044 2 404 290  TNAME C 00001033 8 402 284  TNUM C 00001018 3 400 282  U 00000000 1 2549 129 179 182 202 204 205 206 211 230 231 256 257 295  296 299 315 318 320 322 324 333 560 561 586 587 612  8 0 0000000 1 25549 129 179 182 202 204 205 206 211 230 231 256 257 295  8 0 0000000 1 25549 129 179 182 202 204 205 206 211 230 231 256 257 295  8 0 0000000 1 25549 129 179 182 202 204 205 324 333 560 561 586 587 612  8 0 0 0000000 1 1 2550 212 237 238 266 267 297 329 343 560 561 586 587 612  8 0 0 0 000000 801 826 827 852 853 879 880 905 906 931 932 958  8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				1		000	001	000	000	000	000							
TING U 0000003F 1 406 296 TINB C 00001044 2 404 290 TINAME C 00001033 8 402 284 TNUM C 00001018 3 400 282  U 00000000 1 2549 129 179 182 202 204 205 206 211 230 231 256 257 295 296 299 315 318 320 322 324 339  U 00000001 1 2550 212 237 238 266 267 297 329 343 560 561 586 587 612 800 801 826 827 852 853 879 880 905 906 931 932 958  800 801 826 827 852 853 879 880 905 906 931 932 958  959 984 985 1010 1011 1040 1041 1066 1067 1092 1093 1119 1120 1145 1146 1171 1172 1198 1199 1224 1225 1250 1251 1280 1281 1306 1307 1332 1333 1359 1360 1385 1386 1411 1412 1438 1439 1464 1465 1490 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651 1652 1677 1678 1703 1704 1730 1731 1756 1757 1782 1783 1808 1809 1838 1839 1864 1865 1890 1891 1917 1918 1943 1944 1969 1970 1996 1838 1839 1864 1865 1890 1891 1917 1918 1943 1944 1969 1970 1996 1838 1839 1846 1865 1890 1891 1917 1918 1943 1944 1969 1970 1996 1838 1839 1846 1865 1890 1891 1917 1918 1943 1944 1969 1970 1996 1838 1839 1846 1865 1890 1891 1917 1918 1943 1944 1969 1970 1996 1838 1839 1846 1865 1890 1891 1917 1918 1943 1944 1969 1970 1996 1838 1839 1846 2049 2075 2076 2101 2102 2127 2128 2157 2316 2341  0 U 00000008 1 2559 167 176 177  1 U 00000008 1 2560 234 235 564 590 616 643 669 695 722 748 774 804 830 10 U 00000008 1 2560 234 235 564 590 616 643 669 695 722 748 774 804 830 1202 1228 1254 1284 1310 1336 1363 1389 1415 1442 1468 1494 1524								282	288	289	290							
TM8				16	399		297											
TNAME C 00001018 3 400 282 TNUM C 00001018 3 400 282 U 00000000 1 2549 129 179 182 202 204 205 206 211 230 231 256 257 295 296 299 315 318 320 322 324 339 U 00000001 1 2550 212 237 238 266 267 297 329 343 560 561 586 587 612 613 639 640 665 666 691 692 718 719 744 745 770 771 800 801 826 827 852 853 879 880 905 906 931 932 958  8 959 984 985 1010 1011 1040 1041 1066 1067 1092 1093 1119 1120 1145 1146 1171 1172 1198 1199 1224 1225 1250 1251 1280 1281 1306 1307 1332 1333 1359 1360 1385 1386 1411 1412 1438 1439 1464 1465 1307 1332 1333 1359 1360 1385 1386 1411 1412 1438 1439 1464 1465 1490 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651 1652 1677 1678 1703 1704 1730 1731 1756 1757 1782 1783 1808 1809 1838 1839 1864 1865 1890 1891 1917 1918 1943 1944 1969 1970 1996 1997 2022 2023 2048 2049 2075 2076 2101 2102 2127 2128 2157 2158 2183 2184 2209 2210 2236 2237 2262 2263 2288 2289 2315 2316 2341 2342 2367 2368 2394 2395 2420 2421 2446 2447  0 U 00000008 1 2550 234 235 564 590 616 643 669 695 722 748 774 804 830 856 883 909 935 962 988 1014 1044 1070 1096 1123 1149 1175 1202 1228 1254 1284 1310 1336 1363 1369 1415 1442 1468 1494 1524		U		1														
TNUM C 00001018	TMB	C	00001044	2	404	290												
TNUM C 00001018	TNAME	C	00001033	8	402	284												
U 00000000 1 2549 129 179 182 202 204 205 206 211 230 231 256 257 295 296 299 315 318 320 322 324 339 320 322 324 339 320 322 324 339 320 322 324 339 320 322 324 339 320 322 324 339 320 322 324 339 320 322 324 339 320 322 324 339 320 322 324 339 320 322 324 339 320 322 324 339 320 322 324 339 320 322 324 339 320 322 324 339 320 322 324 339 320 322 324 339 320 322 324 320 320 320 320 320 320 320 320 320 320		C																
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				1			179	182	202	204	205	206	211	230	231	256	257	295
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		J	3000000	•	~010									~00	~01	~00	~01	~00
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		TI	0000001	1	2550									560	561	590	597	R19
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		U	0000001	1	<b>≈</b> JJU													
959 984 985 1010 1011 1040 1041 1066 1067 1092 1093 1119 1120 1145 1146 1171 1172 1198 1199 1224 1225 1250 1251 1280 1281 1306 1307 1332 1333 1359 1360 1385 1386 1411 1412 1438 1439 1464 1465 1490 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651 1652 1677 1678 1703 1704 1730 1731 1756 1757 1782 1783 1808 1809 1838 1839 1864 1865 1890 1891 1917 1918 1943 1944 1969 1970 1996 1970 1996 1997 2022 2023 2048 2049 2075 2076 2101 2102 2127 2128 2157 2158 2183 2184 2209 2210 2236 2237 2262 2263 2288 2289 2315 2316 2341 2342 2367 2368 2394 2395 2420 2421 2446 2447 1990 1990 1990 1990 1990 1990 1990 199																		
1145 1146 1171 1172 1198 1199 1224 1225 1250 1251 1280 1281 1306 1307 1332 1333 1359 1360 1385 1386 1411 1412 1438 1439 1464 1465 1490 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651 1652 1677 1678 1703 1704 1730 1731 1756 1757 1782 1783 1808 1809 1838 1839 1864 1865 1890 1891 1917 1918 1943 1944 1969 1970 1996 1997 2022 2023 2048 2049 2075 2076 2101 2102 2127 2128 2157 2158 2183 2184 2209 2210 2236 2237 2262 2263 2288 2289 2315 2316 2341 2342 2367 2368 2394 2395 2420 2421 2446 2447 1990 1990 1990 1990 1990 1990 1990 199																		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$																		
1490 1491 1520 1521 1546 1547 1572 1573 1598 1599 1625 1626 1651 1652 1677 1678 1703 1704 1730 1731 1756 1757 1782 1783 1808 1809 1838 1839 1864 1865 1890 1891 1917 1918 1943 1944 1969 1970 1996 1997 2022 2023 2048 2049 2075 2076 2101 2102 2127 2128 2157 2158 2183 2184 2209 2210 2236 2237 2262 2263 2288 2289 2315 2316 2341 2342 2367 2368 2394 2395 2420 2421 2446 2447 1999 1999 1999 1999 1999 1999 1999 1																		
1652 1677 1678 1703 1704 1730 1731 1756 1757 1782 1783 1808 1809 1838 1839 1864 1865 1890 1891 1917 1918 1943 1944 1969 1970 1996 1997 2022 2023 2048 2049 2075 2076 2101 2102 2127 2128 2157 2158 2183 2184 2209 2210 2236 2237 2262 2263 2288 2289 2315 2316 2341 2342 2367 2368 2394 2395 2420 2421 2446 2447 2342 2367 2368 2394 2395 2420 2421 2446 2447 2468 2447 2560 234 235 564 590 616 643 669 695 722 748 774 804 830 856 883 909 935 962 988 1014 1044 1070 1096 1123 1149 1175 1202 1228 1254 1284 1310 1336 1363 1389 1415 1442 1468 1494 1524																		
1838 1839 1864 1865 1890 1891 1917 1918 1943 1944 1969 1970 1996 1997 2022 2023 2048 2049 2075 2076 2101 2102 2127 2128 2157 2158 2183 2184 2209 2210 2236 2237 2262 2263 2288 2289 2315 2316 2341 2342 2367 2368 2394 2395 2420 2421 2446 2447  0 U 0000000A 1 2559 167 176 177 1 U 0000000B 1 2560 234 235 564 590 616 643 669 695 722 748 774 804 830 856 883 909 935 962 988 1014 1044 1070 1096 1123 1149 1175 1202 1228 1254 1284 1310 1336 1363 1389 1415 1442 1468 1494 1524								1520	1521	1546	1547	1572	1573	1598	1599		1626	1651
1838 1839 1864 1865 1890 1891 1917 1918 1943 1944 1969 1970 1996 1997 2022 2023 2048 2049 2075 2076 2101 2102 2127 2128 2157 2158 2183 2184 2209 2210 2236 2237 2262 2263 2288 2289 2315 2316 2341 2342 2367 2368 2394 2395 2420 2421 2446 2447  0 U 0000000A 1 2559 167 176 177 1 U 0000000B 1 2560 234 235 564 590 616 643 669 695 722 748 774 804 830 856 883 909 935 962 988 1014 1044 1070 1096 1123 1149 1175 1202 1228 1254 1284 1310 1336 1363 1389 1415 1442 1468 1494 1524						1652	1677	1678	1703	1704	1730	1731	1756	1757	1782	1783	1808	1809
1997 2022 2023 2048 2049 2075 2076 2101 2102 2127 2128 2157 2158 2183 2184 2209 2210 2236 2237 2262 2263 2288 2289 2315 2316 2341 2342 2367 2368 2394 2395 2420 2421 2446 2447  0 U 0000000A																		
2183 2184 2209 2210 2236 2237 2262 2263 2288 2289 2315 2316 2341																		
2342 2367 2368 2394 2395 2420 2421 2446 2447  0 U 0000000A 1 2559 167 176 177  1 U 0000000B 1 2560 234 235 564 590 616 643 669 695 722 748 774 804 830 856 883 909 935 962 988 1014 1044 1070 1096 1123 1149 1175 1202 1228 1254 1284 1310 1336 1363 1389 1415 1442 1468 1494 1524																		
0     U     00000000A     1     2559     167     176     177       1     U     0000000B     1     2560     234     235     564     590     616     643     669     695     722     748     774     804     830       856     883     909     935     962     988     1014     1044     1070     1096     1123     1149     1175       1202     1228     1254     1284     1310     1336     1363     1389     1415     1442     1468     1494     1524															~~00	2010	2010	~UTI
1 U 0000000B 1 2560 234 235 564 590 616 643 669 695 722 748 774 804 830 856 883 909 935 962 988 1014 1044 1070 1096 1123 1149 1175 1202 1228 1254 1284 1310 1336 1363 1389 1415 1442 1468 1494 1524	0	TT	00000004	1	2550				<b>&amp;334</b>	LUUU	242U	44 L	244U	~44 <i>1</i>				
856 883 909 935 962 988 1014 1044 1070 1096 1123 1149 1175 1202 1228 1254 1284 1310 1336 1363 1389 1415 1442 1468 1494 1524				I a					700	010	0.40	000	005	700	740	~~ 4	004	000
1202 1228 1254 1284 1310 1336 1363 1389 1415 1442 1468 1494 1524	1	U	OUUUUUU	1	2560													
1550 1576 1602 1629 1655 1681 1707 1734 1760 1786 1812 1842 1868																		
						1550	1576	1602	1629	1655	1681	1707	1734	1760	1786	1812	1842	1868

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
					2240	2266	2292	2319	2345	2371	2398	2424	2450				
12	U	000000C	1	2561	221	224	241	259									
13	U	000000D	1	2562													
14	U	000000E	1	<b>2563</b>													
15	U	000000F	1	2564	<b>250</b>	275	302	<b>303</b>									
2	U	00000002	1	2551	213	278	279	286	287	295	298	299	316	318	324	325	326
0	***	0000000		0550	328	334	339	340									
3	U	00000003	1	2552													
<b>4</b> 5	U U	00000004	1	2553 2554	994	995	990	976	201	5 A G	566	579	502	500	610	695	GAE
3	U	00000005	1	2554	224 651	225 671	228 677	276 697	301 704	546 724	566 730	572 750	592 756	598 776	618 786	625 806	645 812
					832	838	858	865	885	891	911	917	937	944	964	970	990
					996	1016	1026	1046	1052	1072	1078	1098	1105	1125	1131	1151	1157
					1177	1184	1204	1210	1230	1236	1256	1266	1286	1292	1312	1318	1338
					1345	1365	1371	1391	1397	1417	1424	1444	1450	1470	1476	1496	1506
					1526	1532	1552	1558	1578	1584	1604	1611	1631	1637	1657	1663	1683
					1689	1709	1716	1736	1742	1762	1768	1788	1794	1814	1824	1844	1850
					1870	1876	1896	1903	1923	1929	1949	1955	1975	1982	2002	2008	2028
					2034	2054	2061	2081	2087	2107	2113	2133	2143	2163	2169	2189	2195
					2215	2222	2242	2248	2268	2274	2294	2301	2321	2327	2347	2353	2373
0	TT	0000000	4	0555	2380	2400	2406	2426	2432	2452							
6	U	00000006	1	2555													
7	U	00000007	1	2556	165	160	170	171	179								
<b>8</b> 9	U	00000008 00000009	1	2557 2558	165 166	169 173	170 174	171 176	173								
5 E1	F	00000003	4	_ ~ _	552	554	1/4	170									
E10	F	00001114	4	805	792	794											
E11	F	00001614	$\overline{4}$	831	818	820											
E12	$ar{\mathbf{F}}$	00001694	$ar{4}$	857	844	846											
E13	F	00001714	4	884	871	873											
E14	F	00001794	4	910	897	899											
E15	<u><b>F</b></u>	00001814	4	936	923	925											
E16	F	00001894	4		950	952											
E17	F	00001914	4	989	976	978											
E18	F	00001994	4	1015	1002	1004											
E19 E2	r r	00001A14	4	1045 591	1032 578	1034 580											
E20	r r	00001194 00001A94	4	1071	1058	1060											
E21	F	00001A94 00001B14	1	1071	1038	1086											
E22	F	00001B14	4	1124		1113											
E23	F	00001E04	4	1150	1137	1139											
E24	F	00001C94	4	44~0		1165											
E25	F	00001D14	4	1203		1192											
E26	F	00001D94	4	1229	1216	1218											
E27	F	00001E14	4	1255	1242	1244											
E28	$ar{\mathbf{F}}$	00001E94	4	1285	1272	1274											
E29	F	00001F14	4	1311	1298	1300											
E3	F	00001214	4	617	604	606											
E30	F	00001F94	4	1337	1324	1326											
E31	r r	00002014	4	1364	1351	1353											
E32 E33	r T	00002094 00002114	4	1390 1416	1377 1403	1379 1405											
езэ E34	r r	00002114	4	1416	1403 1430	1403 1432											
E35	F F	00002194	4	1443		1452											
E36	F	00002214	4	1409	1430												
E37	F	00002234	4														

ASMA Ver. 0.7.0	zvector	- e7- 13- Unpa	ckMi sc						03	Apr 2	025 15:	37: 50	Page	59
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCE	ES								
RE38	F	00002394	4	1551	1538 154	10								
RE39	F	00002414	$\dot{4}$	1577	1564 156									
RE4	F	00001294	4	644	631 63									
RE40	F	00002494	$ar{4}$	1603	1590 159									
EE41	$ar{\mathbf{F}}$	00002514	$\bar{4}$	1630	1617 161									
RE42	F	00002594	4	1656	1643 164									
RE43	F	00002614	4	1682	1669 167									
RE44	F	00002694	4	1708	1695 169									
RE45	F	00002714	4	1735	1722 172									
RE46	${f F}$	00002794	4	1761	1748 175									
RE47	F	00002814	4	1787	1774 177									
RE48	<u><b>F</b></u>	00002894	4	1813	1800 180									
RE49	<u>F</u>	00002914	4	1843	1830 183									
RE5	F	00001314	4	670	657 65									
RE50	<u>F</u>	00002994	4	1869	1856 185									
RE51	F T	00002A14	4	1895	1882 188									
RE52	r F	00002A94	4	1922	1909 191									
RE53	r E	00002B14	4	1948	1935 193									
RE54 RE55	r E	00002B94 00002C14	4 4	1974 2001	1961 196 1988 199									
RE56	r C	00002C14 00002C94	4	2027	2014 201									
RE57	r F	00002C94 00002D14	4	2053	2040 204									
RE58	F	00002D14 00002D94	4	2080	2067 206									
RE59	F	00002B34	4	2106	2093 209									
RE6	F	00001394	4	696	683 68									
RE60	F	00001554 00002E94	4	2132	2119 212									
RE61	F	00002F14	4	2162	2149 215									
RE62	F	00002F94	$\overline{4}$	2188	2175 217									
RE63	${f F}$	00003014	4	2214	2201 220									
RE64	F	00003094	4	2241	2228 223									
RE65	F	00003114	4	2267	2254 225									
RE66	F	00003194	4	2293	2280 228	32								
RE67	F	00003214	4	2320	2307 230	9								
RE68	${f F}$	00003294	4	2346	<b>2333 233</b>									
RE69	F	00003314	4	2372	2359 236									
RE7	<u>F</u>	00001414	4	723	710 71									
RE70	F	00003394	4	2399	2386 238									
RE71	F	00003414	4	2425	2412 241									
RE72	F F	00003494	4	2451	2438 244									
RE8	r T	00001494	4	749	736 73									
RE9	Ľ A	00001514	4	775	762 76	)4								
REA1 REA10	A A	000010D0	4	554 794										
REATU REATT	A A	00001550 000015D0	4 4	794 820										
REA12	A A	00001300	4	846										
REA12	A	00001630 000016D0	4	873										
REA14	A	00001000	4	899										
REA15	A	00001730 000017D0	4	925										
REA16	Ä	00001720	$\dot{\tilde{4}}$	952										
REA17	Ä	000018D0	$\overline{4}$	978										
REA18	Ā	00001950	4	1004										
REA19	Ā	000019D0	$\bar{4}$	1034										
REA2	Ā	00001150	$\bar{4}$	580										
REA20	A	00001A50	4	1060										
REA21	A	00001AD0	4	1086										
REA22	A	00001B50	4	1113										

CVMDAT	TVDE	WAT THE	I EMOTH	DEEM	DEEEDENCES	
SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	REFERENCES	
A23	A	00001BD0	4	1139		
A24	A	00001C50	4	1165		
A25	A	00001CD0	4	1192		
A26	A	00001D50	4	1218		
A27	A	00001DD0	4	1244		
A28	A	00001E50	4	1274		
A29	A	00001ED0	4	1300		
A3	A	000011D0	4	606		
A30	A	00001F50	4	1326		
A31	A	00001FD0	4	1353		
A32	A	00002050	4	1379		
A33	A	000020D0	4	1405		
A34	A	00002150	4	1432		
A35	A	000021D0	4	1458		
A36	A	00002250	4	1484		
A37	A	000022D0	4	1514		
A38	A	00002350	4	1540		
A39	A	000023D0 00001250	4	1566		
A4	A.	00001250	4	633		
A40 A41	A	00002450 000024D0	4	1592 1619		
A42	A	00002400	4	1615		
A43	A.	000025D0	4	1643 1671		
A44	A	00002300	4	1697		
A45	A	00002630 000026D0	4	1724		
A46	A	00002000	4	1750		
A47	A	00002730 000027D0	4	1776		
A48	Δ	00002750	4	1802		
A49	Ä	000028D0	4	1832		
A5	A	000012D0	4	659		
A50	A	00002950	$\dot{\tilde{4}}$	1858		
A51	Ā	000029D0	4	1884		
A52	Ā	00002A50	4	1911		
A53	Ā	00002AD0	4	1937		
A54	Ā	00002B50	$\bar{4}$	1963		
A55	A	00002BD0	4	1990		
A56	Ā	00002C50	4	2016		
A57	A	00002CD0	$\bar{4}$	2042		
A58	A	00002D50	4	2069		
A59	A	00002DD0	$\bar{4}$	2095		
<b>A6</b>	A	00001350	4	685		
A60	A	00002E50	4	2121		
A61	A	00002ED0	4	2151		
A62	A	00002F50	4	2177		
A63	A	00002FD0	4	2203		
A64	A	00003050	4	2230		
A65	A	000030D0	4	2256		
A66	A	00003150	4	2282		
A67	A	000031D0	4	2309		
A68	A	00003250	4	2335		
A69	A	000032D0	4	2361		
A7	A	000013D0	4	712		
A70	A	00003350	4	2388		
A71 A72	A	000033D0	4	2414		
	A	00003450	4	2440		


CVAROT	FETE / EN ET	T/AT TIT	I DIOMI	DESTRICT	DEPENDE		
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFEREN		
i	A	000012B8	4	652	2470		
50	A	00002938	4	1851	2515		
51	A	000029B8	4	1877	2516		
52	A	00002A38	4	1904	2517		
53	A	00002AB8	4	1930	2518		
54	A	00002B38	4	1956	2519		
55	A	00002BB8	4	1983	2520		
56	A	00002C38	4	2009	2521		
57	A	00002CB8	4	2035	2522		
58	A	00002D38	4	2062	2523		
59	A	00002DB8	4	2088	2524		
6	A	00001338	4	678	2471		
60	A	00002E38	4	2114	2525		
61	A	00002EB8	4	2144	2526		
62	A	00002F38	4	2170 2196	2527 2528		
63 64	A	00002FB8 00003038	4	2196 2223	2528 2529		
65	A	00003038 000030B8	4	2249	2529 2530		
66	A A	00003138	4	2249 2275	2530 2531		
67	A	00003138 000031B8	4	2302	2532		
6 <b>8</b>	A	00003118	4	2328	2533		
69	Ä	00003238 000032B8	4	2354	<b>2534</b>		
7	Ä	000032B0 000013B8	4	705	2472		
, 70	A	00001328	4	2381	2535		
71	Ä	000033B8	4	2407	2536		
72	Ä	00003438	$\overline{4}$	2433	2537		
8	Ä	00001438	4	731	2473		
9	Ā	000014B8	$\bar{4}$	757	2474		
ESTI NG	F	00001004	4	394	231		
NUM	H	00000004	2	432	230		
SUB	A	00000000	4	431	234		
ΓABLE	F	000034BC	4	2465			
0	U	00000000	1	2570			
1	U	0000001	1	2571	233		
10	U	000000A	1	2580			
11	U	000000B	1	2581			
12	U	000000C	1	2582			
13	Ü	000000D	1	2583			
14	U	000000E	1	2584			
15 10	U	000000F	1	2585			
16	U	00000011	1	2586			
17	U	00000011	1	2587			
18	U	00000012	1	2588			
19 1FUDGE	U X	00000013 00001094	16	2589 423	233		
17UDGE 101	X	00001094 000010E0	16 16	423 556	233 563		
1010	X	000010E0	16	796	803		
1010	X	000015E0	16	822	829		
1011 1012	X	000013E0	16	848	855		
1012	X	000016E0	16	875	882		
1013	X	00001020	16	901	908		
1014	X	00001700 000017E0	16	927	934		
1016	X	00001720	16	954	961		
1017	X	000018E0	16	980	987		
1018	X	00001960	16	1006	1013		
1019	X	000019E0	16				

CVMDAT	TVDE	WAT THE	I ENCTH	DEEM	DEFEDENCEC		
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES		
102	X	00001160	16	<b>582</b>	589		
1020	X	00001A60	16	1062	1069		
1021	X	00001AE0	16	1088	1095		
1022	X	00001B60	16	1115	1122		
1023	X	00001BE0	16	1141	1148		
1024	X	00001C60	16	1167	1174		
1025	X	00001CE0	16	1194	1201		
1026	X	00001D60	16	1220	1227		
1027	X	00001DE0	16	1246	1253		
1028	X	00001E60	16	1276	1283		
1029	X	00001E00	16	1302	1309		
103	X	00001EE0	16	608	615		
1030	X	000011E0	16	1328	1335		
1031		00001F00 00001FE0	16	1355	1362		
1001	X	000017E0	16	1333			
1032	X				1388		
1033	X	000020E0	16	1407	1414		
1034	X	00002160	16	1434	1441		
1035	X	000021E0	16	1460	1467		
1036	X	00002260	16	1486	1493		
1037	X	000022E0	16	1516	1523		
1038	X	00002360	16	1542	1549		
1039	X	000023E0	16	1568	1575		
104	X	00001260	16	635	642		
1040	X	00002460	16	1594	1601		
1041	X	000024E0	16	1621	1628		
1042	X	00002560	16	1647	1654		
1043	X	000025E0	16	1673	1680		
1044	X	00002660	16	1699	1706		
1045	X	000026E0	16	1726	1733		
1046	X	00002760	16	1752	1759		
1047	X	000027E0	16	1778	1785		
1048	X	00002860	16	1804	1811		
1049	Y	000028E0	16		1841		
105	X	000012E0	16	661	668		
1050	X	00001220	16	1860	1867		
1051	X	000029E0	16	1886	1893		
1052	X	000023E0	16	1913	1920		
				1913			
1053	X	00002AE0	16		1946		
1054	X	00002B60	16	1965	1972		
1055	X	00002BE0	16	1992	1999		
1056	X	00002C60	16	2018	2025		
1057	X	00002CE0	16	2044	2051		
1058	X	00002D60	16	2071	2078		
1059	X	00002DE0	16	2097	2104		
106	X	00001360	16	687	694		
1060	X	00002E60	16	2123	2130		
1061	X	00002EE0	16	2153	2160		
1062	X	00002F60	16	2179	2186		
1063	X	00002FE0	16	2205	2212		
1064	X	00003060	16	2232	2239		
1065	X	000030E0	16	2258	2265		
1066	X	00003160	16	2284	2291		
1067	X	000031E0	16	2311	2318		
1068	X	00003260	16	2337	2344		
1069	X	000032E0	16	2363	2370		
07	X	000002E0	16	714	721		

ASMA Ver. 0.7.0	zvector	- e7- 13- Unpa	ckMi sc										03 Apr	2025	15: 37:	50 Pa	ge	64
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCES												
/1070 /1071	X X	00003360 000033E0	16 16	2390 2416	2397 2423													
/1072 /108 /109	X X X	00003460 00001460 000014E0	16 16 16	2442 740 766	2449 747 773													
/10UTPUT /2 /20	X U U	00000028 00000002 00000014	16 1	441 2572 2590	238													
21  22	Ŭ U	00000015 00000016	1 1	2591 2592	561 667	562 668	563 692	587 693	588 694	589 710	613	614 721	615 745	640 746	641 747	642	666 772	
					773 906	801 907	802 908	803 932	827 933	719 828 934	720 829 959	853 960	854 961	855 985	880 986	771 881 987	882 1011	
					1012 1122 1251	1013 1146 1252	1041 1147 1253	1042 1148 1281	1043 1172 1282	1067 1173 1283	1068 1174 1307	1069 1199 1308	1093 1200 1309	1094 1201 1333	1095 1225 1334	1120 1226 1335	1121 1227 1360	
					1361 1467 1599	1362 1491 1600	1386 1492 1601	1387 1493 1626	1388 1521 1627	1412 1522 1628	1413 1523 1652	1414 1547 1653	1439 1548 1654	1440 1549 1678	1441 1573 1679	1465 1574 1680	1466 1575 1704	
					1705 1811 1944	1706 1839 1945	1731 1840 1946	1732 1841 1970	1733 1865 1971	1757 1866 1972	1758 1867 1997	1759 1891 1998	1783 1892 1999	1784 1893 2023	1785 1918 2024	1809 1919 2025	1810 1920 2049	
					2050 2160	2051 2184	2076 2185	2077 2186	2078 2210	2102 2211	2103 2212	2104 2237	2128 2238	2129 2239	2130 2263	2158 2264	2159 2265	
			_		2289 2396	2290 2397	2291 2421	2316 2422	2317 2423	2318 2447	2342 2448	2343 2449	2344	2368	2369	2370	2395	
/23 /24 /25	U U U	$\begin{array}{c} 00000017 \\ 00000018 \\ 00000019 \end{array}$	1 1 1	2593 2594 2595														
/26 /27 /28	U U U	0000001A 0000001B 0000001C	1 1 1	2596 2597 2598														
729 72ADDR	U A	0000001D 00000010	1 4	2599 437	560 905	586 931	612 958	639	665	691	718	744	770	800	826	852	879	
					1250 1598	1280 1625	1306 1651	984 1332 1677	1010 1359 1703	1040 1385 1730	1066 1411 1756	1092 1438 1782	1119 1464 1808	1145 1490 1838	1171 1520 1864	1198 1546 1890	1224 1572 1917	
/3	<u>U</u>	00000003	1	2573	1943 2288	1969 2315	1996 2341	2022 2367	2048 2394	2075 2420	2101 2446	2127	2157	2183	2209	2236	2262	
730 731 74	U U U	0000001E 0000001F 00000004	1 1 1	2600 2601 2574														
75 76 77	U U U	00000005 00000006 00000007	1 1 1	2575 2576 2577														
/8 /9 (0001	Ü U	00000008 00000009 000002A8	1	2578 2579 201	189	202												
(1 (10	F F	000010F8 00001578	4 4	559 799	547 787	LUL												
(11 (12 (13	F F F	000015F8 00001678 000016F8	4 4 4	825 851 878	813 839 866													
114 115	F F	00001778 000017F8	4 4	904 930	892 918													

CVAROT	(E) X (E) X T	T/AT TIT		DEFE	DEFEDENCES		
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES		
.6	F	00001878	4	957	945		
.7	F	000018F8	4	983	971		
.8	$\mathbf{F}$	00001978	4	1009	997		
9	$\mathbf{F}$	000019F8	4	1039	1027		
	F	00001178	4	585	573		
0	F	00001A78	4	1065	1053		
1	F	00001AF8	4	1091	1079		
<b>2 3</b>	F F	00001B78 00001BF8	4	1118 1144	1106 1132		
3 4	F	00001BF8	4	1170	1152		
5	F	00001C78	4	1197	1185		
6	F	00001018	4	1223	1211		
7	F	00001DF8	$\dot{4}$	1249	1237		
8	F	00001E78	$\overline{4}$	1279	1267		
29	F	00001EF8	4	1305	1293		
	F	000011F8	4	611	<b>599</b>		
80	F	00001F78	4	1331	1319		
31	F	00001FF8	4	1358	1346		
2	F	00002078	4	1384	1372		
3	F	000020F8	4	1410	1398		
<b>4</b>	F	00002178	4	1437	1425		
5 6	F F	000021F8 00002278	4	1463 1489	1451 1477		
.7	F	00002278 000022F8	4	1519	1507		
8	F	00002278	4	1515	1533		
<b>39</b>	F	00002378	4	1571	1559		
	F	00001278	$\overline{4}$	638	626		
0	$ar{\mathbf{F}}$	00002478	$\overline{4}$	1597	1585		
1	$\mathbf{F}$	000024F8	4	1624	1612		
2	F	00002578	4	1650	1638		
3	F	000025F8	4	1676	1664		
4	<u><b>F</b></u>	00002678	4	1702	1690		
5	F	000026F8	4	1729	1717		
6	F	00002778	4	1755	1743		
7	F	000027F8	4	1781	1769		
. <b>8</b> .9	F F	00002878 000028F8	4	1807 1837	1795 1825		
:9	r F	000028F8 000012F8	4	1837 664	652		
<b>60</b>	F	00001218	4	1863	1851		
1	F	00002978 000029F8	4	1889	1877		
2	F	00002010 00002A78	4	1916	1904		
$\tilde{3}$	F	00002AF8	$\overline{4}$	1942	1930		
4	$ar{\mathbf{F}}$	00002B78	$ar{4}$	1968	1956		
5	F	00002BF8	4	1995	1983		
6	F	00002C78	4	2021	2009		
7	<u><b>F</b></u>	00002CF8	4	2047	2035		
8	F	00002D78	4	2074	2062		
9	F	00002DF8	4	2100	2088		
	F	00001378	4	690	678		
0	F	00002E78	4	2126	2114		
1	F F	00002EF8	4	2156 2182	2144 2170		
2 3	F F	00002F78 00002FF8	4	2182 2208	2170 2196		
5 <b>4</b>	F F	00002FF8	4	2235	2190 2223		
5	F	00003078 000030F8	4	2261	2249		
6 6	F	00003018	4	2287	2275		

<b>ACRO</b>		REFERE		13- Unpac										оо прі	2020	15: 37: 50	Tage	67
HECK TABLE	81 501	188 2464																
R_A	460	544 994 1448 1901 2351	570 1024 1474 1927 2378	596 1050 1504 1953 2404	623 1076 1530 1980 2430	649 1103 1556 2006	675 1129 1582 2032	702 1155 1609 2059	728 1182 1635 2085	754 1208 1661 2111	784 1234 1687 2141	810 1264 1714 2167	836 1290 1740 2193	863 1316 1766 2220	889 1343 1792 2246	1822	942 1395 1848 2299	968 1422 1874 2325



MA Ver. 0.7.0 z	vector- e7- 13- UnpackMi sc	03 Apr 2025 15: 37: 50 Page 69
STMI	FILE NAME	
/home/tn529/s	sharedvfp/tests/zvector-e7-13-UnpackMisc. asm	
NO ERRORS FOUND	**	