SMA Ver.	0. 7. 0 zvector-e7-	25-VSTRS		04 Apr 2025 12: 54: 34 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMI
				2 ************************************
				4 * Zvector E7 instruction tests for VRR-d encoded: 5 *
				6 * E78B VSTRS - Vector String Search 7 *
				8 * James Wekel March 2025 9 ************************************
				11 ********************
				12 * 13 * basic instruction tests 14 *
				15 ************************************
				18 * Exceptions are not tested. 19 *
				20 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch 21 * obvious coding errors. None of the tests are thorough. They are 22 * NOT designed to test all aspects of any of the instructions. 23 *
				24 ************************************
				27 * * 28 * * Zvector E7 instruction tests for VRR-d encoded: 29 * *
				30 * * E78B VSTRS - Vector String Search 31 * * 32 * * #
				33 * * # This tests only the basic function of the instruction. 34 * * # Exceptions are NOT tested. 35 * * #
				36 * * * 37 * mainsize 2 38 * numcpu 1
				39 * sysclear 40 * archlyl z/Arch
				41 * 42 * loadcore "\$(testpath)/zvector-e7-25-VSTRS.core" 0x0 43 *
				44 * diag8cmd enable # (needed for messages to Hercules console) 45 * runtest 5 # 46 * diag8cmd disable # (reset back to default)
				47 * 48 * *Done 49 *
				50 ********************

A ver.	0. 7. 0 zvector- e7-	25- VSTRS				04 Apr 2025 12: 54: 34 Page
<b>0C</b>	OBJECT CODE	ADDR1	ADDR2	STMI		
				52 *****	*****	***************
				53 * 54 *	FCHECK Mad	cro - Is a Facility Bit set?
				<b>55</b> *	If the fac	cility bit is NOT set, an message is issued and
				56 * 57 *	the test i	is skipped.
				<b>58</b> *	Fcheck use	es RO, R1 and R2
				59 * 60 * ag	FCHFCK 13/	4, 'vector-packed-decimal'
				60 * eg. 61 *****	*****	**************************************
				62 63	MACRO FCUECK & RI	ITNO, &NOTSETMSG
				<b>64</b> . *	renieck adi	&BITNO: facility bit number to check
				65 . * 66	LCLA &FBI	&NOTSETMSG: 'facility name'
				67	LCLA &FBI	BIT Facility bit in Byte
				68 69	LCLA &L(8	·
				70 &L(1)		, 64, 32, 16, 8, 4, 2, 1 bit positions within byte
				71 72 &FBBYT	SETA &BIT	TNO/8
				73 &FBBIT	SETA &L(	(&BITNO-(&FBBYTE*8))+1)
				74 . * 75	MNOTE 0, '	checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'
				76	B X&SY	YSNDX
				77 * 78 *		Fcheck data area skip messgae
				79 SKT&SY	NDX DC C'	Skipping tests: '
				80 81		OTSETMSG (bit &BITNO) is not installed.'
				82 SKL&SY	NDX EQU *- SI	KT&SYSNDX
				83 * 84	DS FD	facility bits gap
				85 FB&SYS	DX DS 4FD	
				86 87 *	DS FD	gap
				88 X&SYSN		((Vacychry Fragychry) (a) 1
				89 90	LA RO, ( STFLE FB&S	((X&SYSNDX-FB&SYSNDX)/8)-1 SYSNDX get facility bits
				91		C v
				92 93	XGR RO, I IC RO, I	
				94	N RO, =	=F'&FBBIT' is bit set?
				95 96 *	BNZ XC&S	2 I 21/NY
				97 * faci	ity bit not	set, issue message and exit
				98 * 99	LA RO, S	SKL&SYSNDX message length
				100	LA R1, S	SKT&SYSNDX message address
				101 102	BAL R2, M	VDU
				103	B EOJ	
				104 XC&SYS 105	DX EQU * MEND	

ASMA Ver.	0. 7. 0 zvector-e7-2	5- VSTRS				04 Apr 2025 12: 54: 34 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	ГМГ			
				108 * Low cor	e PSWs	*************	
00000000		00000000 00000000	00005A3F	110 ZVE7TST START 0 111 USING Z		Low core addressability	
		00000140	00000000	112 113 SVOLDPSW EQU Z	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW	
00000000 000001A0 000001A8	00000001 80000000 00000000 00000200	00000000	000001A0	116 DC X	XVE7TST+X' 1A0' X' 0000000180000000'	z/Architecure RESTART PSW	
000001A8	0000000 00000200			117 DC A	AD(BEGIN)		
000001B0 000001D0 000001D8	00020001 80000000 0000000 0000DEAD	000001B0	000001D0	120 DC X	ZVE7TST+X' 1DO' X' 0002000180000000' AD(X' DEAD' )	z/Architecure PROGRAM CHECK PSW	
000001E0		000001E0	00000200	123 ORG Z	VE7TST+X' 200'	Start of actual test program	
				<b>27</b> ************	The actual "ZVE7TS"	**************************************	
				28 *  29 * Architecture  30 * Register Usag			
					ork) ork)		
				34 * R5 Tes   35 * R6-R7 (wo		- current test base	
				137 * R9 Sec 138 * R10 Thi	cond base register rd base register TEST call return		
				40 * R12 E7T   41 * R13 (wo	TESTS register ork) oroutine call		
					condary Subroutine ( ************************************	call or work ***********	
00000200 00000200		00000200 00001200		48 USING	BEGI N+4096, R9 SE	RST Base Register COND Base Register	
00000200	0590	00002200				IRD Base Register	
00000200 00000202 00000204	0580 0680 0680			151 BEGIN	<b>R8</b> , 0 In:	italize FIRST base register italize FIRST base register italize FIRST base register	
00000206 0000020A	4190 8800 4190 9800		00000800 00000800			italize SECOND base register italize SECOND base register	

BC

O, CCMSG

(unexpected condition code?)

0000031C

231 TESTCC

00000318 4700 811C

	o o zvector c	e7-25-VSTRS					04 Apr 2025 12: 54: 34 Page 7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				279 * result	t not a	s expected:	*********
				~~~	*****	and instruction m5.	number, instruction under test , m6 **********
	4820 5004 4E20 8ED4	000003A0	00000001 00000004 000010D4	283 FAILMSG 284 285	EQU LH CVD	* R2, TNUM R2, DECNUM	get test number and convert
<b>000003AE</b>	D211 8EBE 8EA8 DE11 8EBE 8ED4 D202 8E18 8ECB	000010BE	000010A8 000010D4 000010CB	286 287 288	MVC ED MVC	PRT3, EDIT PRT3, DECNUM PRTNUM(3), PRT3+13	fill in message with test #
000003BA	D207 8E33 5015	00001033	00000015	289 290 291	MVC	PRTNAME, OPNAME	fill in message with instruction
000003C4	B982 0022 4320 5007 4E20 8ED4		00000007 000010D4	292 293 294	XGR I C CVD	R2, R2 R2, M5 R2, DECNUM	get M5 as U8 and convert
000003CC 000003D2	D211 8EBE 8EA8 DE11 8EBE 8ED4 D201 8E44 8ECC	000010BE	000010D4 000010D4 000010CC	295 296 297	MVC ED MVC	PRT3, EDIT PRT3, DECNUM PRTM5(2), PRT3+14	fill in message with M5 field
000003E2	B982 0022 4320 5008		00000008	298 299 300	XGR I C	R2, R2 R2, M6	get M6 as U8
000003EA 1	4E20 8ED4 D211 8EBE 8EA8 DE11 8EBE 8ED4		000010D4 000010A8 000010D4	301 302 303	CVD MVC ED	R2, DECNUM PRT3, EDIT PRT3, DECNUM	and convert
	D201 8E50 8ECC 4100 004B	00001050	000010CC 000004B	304 305 306	MVC LA	PRTM6(2), PRT3+14 RO, PRTLNG	fill in message with M6 field message length
00000400	4110 8E08 45F0 8226		00001008 00000426	307 308	LA BAL	R1, PRTLINE R15, RPTERROR	messagfe address
				311 * conti	nue aft	er a failed test	**********
00000408	5800 8358	00000408	00000001 00000558	312 ******** 313 FAILCONT 314		**************************************	**************************************
0000040C	5000 8E00		00001000	315 316	ST	RO, FAILED	
	41C0 C004 47F0 80D4		00000004 000002D4	317 318	LA B	R12, 4(0, R12) NEXTE7	next test address
						**************************************	*********
	5810 8E00 1211	00000418	00000001 00001000	323 ENDTEST 324 325	EQU L LTR	* R1, FAILED R1, R1	did a test fail?
0000041E	4780 8328 47F0 8340		00000528 00000540	326 327	BZ B	EOJ FAI LTEST	No, exit Yes, exit with BAD PSW

ASMA Ver.	0. 7. 0 zvector- e7- 25-	VSTRS					04 Apr 2025	12: 54: 34	Page	8
LOC	OBJECT CODE	ADDR1 A	ADDR2 ST	MΓ						
				29 ******	*****	********	********	*****	****	
			3	30 *	RPTERI	ROR R	eport instruction test	in error		
			3	31 ******	*****	*******	********	*****	****	
00000426	50F0 8244	00	0000444 3	33 RPTERROR		R15, RPTSAVE	Save return address			
0000042A	5050 8248	00		34	ST	R5, RPTSVR5	Save R5			
				35 * 36 *	Use Ho	ercules Diagnose for	Message to console			
				37 *						
0000042E	9002 8250			38	STM	RO, R2, RPTDWSAV	save regs used by MSG	100 H	•	
	4520 8260			39	BAL	R2, MSG	call Hercules console	MSG displ	ay	
00000436	9802 8250	U	0000450 3	40	LM	RO, R2, RPTDWSAV	restore regs			
0000043A	5850 8248			42	Ĺ	R5, RPTSVR5	Restore R5			
0000043E	58F0 8244 07FF	00		43	L BR	R15, RPTSAVE	Restore return addres	S		
00000442	U/FF		ა	44	DK	R15	Return to caller			
00000444	0000000		3	46 RPTSAVE	DC	F' 0'	R15 save area			
00000448	0000000		3	47 RPTSVR5	DC	F' 0'	R5 save area			
00000450	0000000 00000000		3	49 RPTDWSAV	DC	2D' 0'	RO-R2 save area for M	SG call		
					-	-				

ASMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS					04 Apr 2025 12: 54: 34 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				351 ******** 352 * 353 * 354 ******		HERCULES MESSAGE poin R2 = return address	**************************************
00000460 00000464	4900 835C 07D2		0000055C	356 MSG 357	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
00000466	9002 829C		0000049C	359	STM	RO, R2, MSGSAVE	Save registers
0000046A 0000046E 00000472	4900 835E 47D0 8276 4100 005F		0000055E 00000476 0000005F	361 362 363	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
00000476 00000478 0000047A	1820 0620 4420 82A8		000004A8	365 MSGOK 366 367	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
0000047E 00000482	4120 200A 4110 82AE		000000A 000004AE	369 370	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
00000486 0000048A	83120008 4780 8296		00000496	372 373	DC BZ	X' 83' , X' 12' , X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
0000048E 00000490	1222 4780 8296		00000496	374 375 376	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
00000494	0000			377 378	DC	Н' О'	CRASH for debugging purposes
00000496 0000049A	9802 829C 07F2		0000049C	380 MSGRET 381	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
0000049C 000004A8	00000000 00000000 D200 82B7 1000	000004B7	00000000	383 MSGSAVE 384 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
000004AE 000004B7	D4E2C7D5 D6C8405C 40404040 40404040			386 MSGCMD 387 MSGMSG 388	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector- e7- 2	25-VSTRS						04 Apr 2025 12: 54: 34 Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
				391	********  * ******	***** Norma *****	**************** l completion or **********	**************************************	
0000510	0000001 0000000			904	EO IDCM	D.C.		0190000001 AD(0)	
00000518	00020001 80000000				E0JPSW	DC		0180000000', AD(0)	
00000528	B2B2 8318		00000518	396	EOJ	LPSWE	EOJPSW	Normal completion	
00000530	00020001 80000000			398	FAILPSW	DC	OD' O' , X' 000200	018000000', AD(X'BAD')	
00000540	B2B2 8330		00000530	400	FAI LTEST	LPSWE	FAILPSW	Abnormal termination	
				402 403 404	****** * *****		**************************************	**************************************	
00000544	0000000			406	CTLRO	DS	F	CRO	
00000548	00000000			407		DS	F		
0000054C 0000054C 00000550 00000554 00000558 0000055C	00000040 000058DC 00000003 00000001 0000 005F			409 410 411 412 413 414 415		LTORG	; =F' 64' =A(E7TESTS) =XL4' 3' =F' 1' =H' 0' =AL2(L' MSGMSG)	Literals pool	
				416 417 418			constants		
		00000400 00001000 00010000 00100000	00000001 00000001 00000001		PAGE K64	EQU EQU EQU EQU	1024 (4*K) (64*K) (K*K)	One KB Size of one page 64 KB 1 MB	
		AABBCCDD 000000DD	00000001 00000001	423 424	REG2PATT REG2LOW	EQU	X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

ASMA Ver.	0. 7. 0 zvector- e7-2	25-VSTRS				04 Apr 2025 12: 54: 34 Page 13
LOC	OBJECT CODE	ADDR1	ADDR2	STMI		
				492 ******* 493 * 494 *****	**************************************	**************
00000000 0000004	00000000 0000			496 E7TEST 497 TSUB 498 TNUM	DSECT , DC A(0) DC H' 00'	pointer to test Test Number
00000006 00000007 00000008	00 00 00			499 500 M5 501 M6	DC X' 00' DC HL1' 00' DC HL1' 00'	m5 used m6 used
00000009 0000000A	00			502 CC 503 CCMASK 504 * 505 *	DC HL1'00' DC HL1'00' CC extrtaction	cc expected not expected CC mask
0000000C 0000014	00000000 00000000			506 * 507 CCPSW 508 CCFOUND	DS 2F	extract PSW after test (has CC) extracted cc
00000015 00000020 00000024 00000028	40404040 40404040 00000000 00000000 00000000			509 510 OPNAME 511 V2ADDR 512 V3ADDR 513 V4ADDR	DC CL8' ' DC A(0) DC A(0) DC A(0)	E7 name address of v2 source address of v3 source address of v4 source
0000028 0000002C 00000030 00000038	0000000 0000000 0000000 0000000 0000000			513 V4ADDR 514 RELEN 515 READDR 516 517 V10UTPU	DC A(0) DC A(0) DS FD	RESULT LENGTH result (expected) address gap V1 Output
0000040	0000000 0000000			518 519 520 *	DS FD	be here (from VRR-d macro)
				521 * 522 * 523 *	followed by EXPECTED RES	SULT
0001114		00000000	00005A3F	525 ZVE7TST 526	CSECT , DS OF	
				528 ******* 529 * M 530 *****	**************************************	**************************************
				532 * 533 * macro	to generate individ	dual test
				534 * 535 536 537 . *	MACRO VRR_D &I NST, &M5, &M	MB, &CC &INST - VRR-d instruction under test
				538 . * 539 . * 540 . *		&M5 - m5 field - element size &M6 - m6 field - ZS &CC - expected CC
				541 542	LCLA &XCC(4) &XC	CC has mask values for FAILED condition codes

								•
C	OBJECT CODE	ADDR1	ADDR2	STMI				
				543	&XCC(1)	SETA	7	CC != 0
					&XCC(2)	SETA		CC != 1
					&XCC(3)	SETA	13	CC != 2
				<b>546</b>	&XCC(4)	<b>SETA</b>		CC != 3
				<b>547</b>		~=-		
				548	0/10/14/3-5	GBLA	&TNUM	
					&TNUM	SETA	&TNUM+1	
				550 551		DS	OFD	
				552		USI NG		base for test data and test routine
				553		OSTNU	, <b>N</b> O	base for ease data and test fourthe
					T&TNUM	DC	A(X&TNUM)	address of test routine
				555		DC	H' &TNUM	test number
				<b>556</b>		DC	X' 00'	
				557		DC	HL1' &M5'	m5 used
				558		DC	HL1' &M6'	m6 used
				559 560		DC DC	HL1' &CC'	CC CC failed mask
				560 561		DC	HL1' &XCC(&CC+1)'	CC Talleu mask
				562		DS	2F	extracted PSW after test (has CC)
				563		DC	X' FF'	extracted CC, if test failed
				<b>564</b>		-		
				<b>565</b>		DC	CL8' &INST'	instruction name
				566		DC	A(RE&TNUM+16)	address of v2 source
				567		DC	A(RE&TNUM+32)	address of v3 source
				568		DC	A(RE&TNUM+48)	address of v4 source
				569 570	REA&TNUM	DC DC	A(16) A(RE&TNUM)	result length result address
				570 571	NLAQINUWI	DS DS	FD	
					V10&TNUM		XL16	gap V1 output
				573		DS	FD	gap
				574				
				575			.=	
					X&TNUM	DS	OF	1 1 0
				577		LGF	R1, V2ADDR	load v2 source
				578 579		VL	v22, 0(R1)	use v22 to test decoder
				580		LGF	R1, V3ADDR	load v3 source
				581		VL	v23, 0(R1)	use v23 to test decoder
				<b>582</b>				
				<b>583</b>		LGF	R1, V4ADDR	load v4 source
				584		VL	v24, 0(R1)	use v24 to test decoder
				585		OTNOR	VOO VOO VOO VO	01/17 01/10 2
				586 587		&I NST	VZZ, VZZ, VZ3, VZ4, 8	&M5, &M6 instruction (dest is a source)
				588		<b>EPSW</b>	R2, R0	extract psw
				589		ST	R2, CCPSW	to save CC
				590		~ -		
				591		<b>VST</b>	V22, V10&TNUM	save v1 output
				592				-
				593		BR	R11	return
				594 505	DEOTNIIN	DC	OE	vl16 avmosted magnit
				595 596	RE&TNUM	DC	0F	xl16 expected result
				597		DROP	DE	
				547		DKUP	K.)	

ASMA Ver.	0. 7. 0 zvector- e7- 2	25-VSTRS					04 Apr 2025 12: 54: 34 Page 16
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
							**********
				624 * 625 ******	<b>E7 VR</b>	R-d tests *******	**********
00001110	0000000 0000000			626	<b>PRINT</b>	DATA	
00001118	0000000 00000000			627 628 *	DS	FV .	
				629 * E78B 630 *	VSTRS	- Vector String	Search
				631 *	VRR- d	instruction, m5,	MB, CC
				632 * 633 *		followed by 16 byte expect	ed result (V1)
				634 * 635 *		16 byte V2 sour	rce
				<b>636</b> *		16 byte V3 sou 16 byte V4 sou	rce
				637 *		tor String Search	
				639 *			
				640 641 *			
				642 * case 0	- tes	t: ZS=0	
				644 * test -	ZS=0		
				645 *NO Matc 646 *Byte	:h		
00001120				647 648+	VRR_D DS	VSTRS, 0, 0, 0 OFD	no match
00001120		00001120		649+	<b>USING</b>	*, <b>R</b> 5	base for test data and test routine
				650+T1 651+	DC DC		address of test routine test number
00001126	00			652+	DC	X' 00'	
00001127 00001128	00			653+ 654+	DC	HL1'0' HL1'0'	m5 used m6 used
00001129 0000112A				655+ 656+	DC DC	HL1' 0' HL1' 7'	CC CC failed mask
0000112C	0000000 00000000			<b>657</b> +	DS	<b>2F</b>	extracted PSW after test (has CC)
	FF E5E2E3D9 E2404040			658+ 659+	DC DC	X' FF' CL8' VSTRS'	extracted CC, if test failed instruction name
00001140 00001144	000011C4 000011D4			660+ 661+	DC DC	A(RE1+16) A(RE1+32)	address of v2 source address of v3 source
00001148	000011E4			662+	DC	A(RE1+48)	address of v4 source
0000114C 00001150	00000010 000011B4			663+ 664+REA1	DC DC	A(16) A(RE1)	result length result address
00001158	0000000 00000000			<b>665</b> +	DS	FD	gap V1 output
00001168				666+V101	DS	XL16	vi output
00001170	00000000 00000000			667+ 668+*	DS	FD	gap
00001178	F210 5020 0014		0000000	669+X1	DS	OF	load we counce
0000117E	E310 5020 0014 E761 0000 0806		00000020 00000000	670+ 671+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
	E310 5024 0014 E771 0000 0806		00000024 00000000	672+ 673+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder
00001190	E310 5028 0014		0000028	674+	LGF	R1, V4ADDR	load v4 source
	E781 0000 0806 E766 7000 8F8B		00000000	675+ 676+	VL VSTRS	v24, 0(R1) V22, V22, V23, V24, 0	use v24 to test decoder , 0 instruction (dest is a source)
	B98D 0020			677+	<b>EPSW</b>	R2, R0	extract psw

		ector-e7-2			C			04 Apr 2025	12: 34: 34	rage	
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT						
0011A6	5020 500C			000000C	678+	ST	R2, CCPSW	to save CC			
0011AA	E760 5040	080E		00001160	679+	VST	V22, V101	save v1 output			
0011B0	07FB				680+	BR		return			
0011B4					681+RE1	DC	<u>of</u>	xl16 expected result			
0011B4	0000000				682+	DROP	R5		<b>T</b> 74		
0011B4 0011BC	00000000				683	DC	XL16' 00000000000000	010 000000000000000000	V1		
0011C4	01020304	05060708			684	DC	XL16' 0102030405060	708 090A0B0C0D0E0F10'	v2		
0011CC 0011D4	090A0B0C ( F0F1F2F3	F4F5F6F7			685	DC	XL16' F0F1F2F3F4F5F	6F7 F8F9FAFBFCFDFEFF'	v3		
011DC 011E4	F8F9FAFB 1				686	DC	XI.16' 00000000000000	008 00000000000000000	v4		
	00000000								v <del>-</del>		
					687						
					688 *Halfword		VCTDC 1 0 0				
)(11TO					689		VSTRS, 1, 0, 0		no match		
0011F8 0011F8			000011F8		690+ 691+	DS USING	0FD * D5	hasa for test data and	tost nouti	no	
011F8 011F8	00001250		00001118		691+ 692+T2	DC		base for test data and address of test routine		пе	
)011F6 )011FC	00001250				693+	DC DC		test number			
011FC 011FE	0002				694+	DC	π	cest number			
011FE 011FF	01				695+	DC DC	HL1' 1'	m5 used			
01200	00				696+	DC	HL1' 0'	m6 used			
01201	00				697+	DC	HL1' 0'	CC			
01202	07				698+	DC	HL1' 7'	CC failed mask			
01204	00000000	0000000			699+	DS	2F	extracted PSW after te	st (has CC	)	
0120C	FF				700+	DC	X' FF'	extracted CC, if test			
0120D	<b>E5E2E3D9</b>	E2404040			701+	DC		instruction name			
01218	0000129C				<b>702</b> +	DC	A(RE2+16)	address of v2 source			
00121C	000012AC				703+	DC	A(RE2+32)	address of v3 source			
01220	000012BC				<b>704</b> +	DC	A(RE2+48)	address of v4 source			
01224	00000010				<b>705</b> +	DC		result length			
01228	0000128C				706+REA2	DC	(	result address			
01230	00000000				<b>707</b> +	DS	FD	gap			
001238	0000000				708+V102	DS	XL16	V1 output			
01240	00000000										
01248	0000000	0000000			709+	DS	FD	gap			
01070					710+*	DC	O.T.				
01250	E010 7000	0014		0000000	711+X2	DS	OF	l a d = 0			
01250	E310 5020			00000020	712+	LGF		load v2 source			
01256	E761 0000			00000000	713+	VL		use v22 to test decoder load v3 source			
0125C 01262	E310 5024 E771 0000			00000024 00000000	714+ 715+	LGF VL	•	use v23 to test decoder			
01268	E310 5028			0000000	715+ 716+	LGF		load v4 source			
0126E	E781 0000			00000028	710+ 717+	VL		use v24 to test decoder			
0120E 01274	E766 7100			3000000	717+ 718+		V24, U(R1) V22, V22, V23, V24, 1,			rce)	
0127A	B98D 0020	OI OD			719+		R2, R0	extract psw	c is a sou.		
0127E	5020 500C			000000C	720+	ST	R2, CCPSW	to save CC			
01282	E760 9038	080E		00001238	721+	VST	V22, V102	save v1 output			
01288	07FB			222223	722+	BR		return			
0128C					723+RE2	DC		xl16 expected result			
0128C					724+	DROP	R5	r recent a court			
0128C	00000000	0000010			725	DC		010 00000000000000000	V1		
01294	00000000										
00129C	01020304 090A0B0C	05060708			726	DC	XL16' 0102030405060	708 090A0B0C0D0E0F10'	v2		

ASMA Ver.	0. 7. 0 zvector-e7-2	25-VSTRS					04 Apr 2025	12: 54: 34 Pag	ge 18
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
000012AC 000012B4	F0F1F2F3 F4F5F6F7 F8F9FAFB FCFDFEFF			727	DC	XL16' F0F1F2F3F4F5	F6F7 F8F9FAFBFCFDFEFF'	v3	
000012BC	0000000 00000008			728	DC	XL16' 000000000000	00008 000000000000000000000000000000000	<b>v4</b>	
000012C4	0000000 00000000			729					
				730 *Word					
000012D0				731 732+	VRR_D DS	VSTRS, 2, 0, 0 OFD		no match	
000012D0		000012D0		733+	<b>USING</b>	*, <b>R</b> 5	base for test data and		
000012D0 000012D4	00001328 0003			734+T3 735+	DC DC	A(X3) H' 3'	address of test routine test number		
000012D6	0003			736+	DC	X' 00'	test number		
000012D7 000012D8	02 00			737+ 738+	DC DC	HL1'2' HL1'0'	m5 used m6 used		
000012D8 000012D9	00			739+	DC	HL1' 0'	CC CC		
000012DA	07			740+	DC	HL1' 7'	CC failed mask	at (baa CC)	
000012DC 000012E4	00000000 00000000 FF			741+ 742+	DS DC	2F X' FF'	extracted PSW after te extracted CC, if test		
000012E5	E5E2E3D9 E2404040			743+	DC	CL8' VSTRS'	instruction name		
000012F0 000012F4	00001374 00001384			744+ 745+	DC DC	A(RE3+16) A(RE3+32)	address of v2 source address of v3 source		
000012F8	00001394			<b>746</b> +	DC	A(RE3+48)	address of v4 source		
000012FC 00001300	00000010 00001364			747+ 748+REA3	DC DC	A(16) A(RE3)	result length result address		
00001308	00000000 00000000			<b>749</b> +	DS	FD	gap V1 output		
00001310 00001318	00000000 00000000 0000000 00000000			750+V103	DS	XL16	V1 output		
00001310	00000000 00000000			751+	DS	FD	gap		
00001328				752+* 753+X3	DS	<b>OF</b>			
00001328	E310 5020 0014		00000020	<b>754</b> +	LGF	R1, V2ADDR	load v2 source		
0000132E 00001334	E761 0000 0806 E310 5024 0014		00000000 0000024	755+ 756+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
0000133A	E771 0000 0806		00000000	<b>757</b> +	VL	v23, 0(R1)	use v23 to test decoder		
	E310 5028 0014 E781 0000 0806		00000028 00000000	758+ 759+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder		
0000134C	E766 7200 8F8B		0000000	760+	<b>VSTRS</b>	V22, V22, V23, V24, 2			
00001352 00001356	B98D 0020 5020 500C		000000C	761+ 762+	EPSW ST	R2, R0	extract psw to save CC		
0000135A	E760 5040 080E		000000000000000000000000000000000000000	763+	<b>VST</b>	R2, CCPSW V22, V103	save v1 output		
00001360	07FB			764+	BR	R11	return		
00001364 00001364				765+RE3 766+	DC DROP	OF R5	xl16 expected result		
00001364	00000000 00000010			767	DC		00010 0000000000000000000000	V1	
0000136C 00001374	00000000 00000000 01020304 05060708			768	DC	XL16' 010203040506	60708 090A0B0C0D0E0F10'	$\mathbf{v2}$	
0000137C	O9OAOBOC ODOEOF1O								
00001384 0000138C	F0F1F2F3 F4F5F6F7 F8F9FAFB FCFDFEFF			769	DC	ALIO FUFIFZF3F4F5	F6F7 F8F9FAFBFCFDFEFF'	v3	
00001394	0000000 00000008			770	DC	XL16' 0000000000000	00008 000000000000000000000000000000000	v4	
0000139C	00000000 00000000			771 772 *Full Ma	itch CC:	=2			
				773 *Byte				C-11	
000013A8				774 775+	VRR_D DS	VSTRS, 0, 0, 2 OFD		full match	
300010/10				,,,,,	2.5	V2 2			

DS

2F

extracted PSW after test (has CC)

826 +

0000000 00000000

0000148C

	0. 7. 0 zvector- e7-2						04 Apr 2025	12: 54: 34	Page	20
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
00001494	FF			827+	DC	X' FF'	extracted CC, if test f	ai l ed		
00001495	E5E2E3D9 E2404040			828+	DC	CL8' VSTRS'	instruction name			
000014A0 000014A4	00001524 00001534			829+ 830+	DC DC	A(RE5+16) A(RE5+32)	address of v2 source address of v3 source			
000014A4 000014A8	00001534			831+	DC	A(RE5+32) A(RE5+48)	address of v4 source			
000014AC	00000010			832+	DC	A(16)	result length			
000014B0	00001514			833+REA5	DC	A(RE5)	result address			
000014B8	00000000 00000000			834+	DS	FD	gap			
000014C0	00000000 00000000			835+V105	DS	XL16	V1 output			
000014C8 000014D0	00000000 00000000 00000000 00000000			836+	DS	FD	gan			
00001400	0000000			837+*	DO	10	gap			
000014D8				838+X5	DS	0F				
000014D8	E310 5020 0014		00000020	839+	LGF	R1, V2ADDR	load v2 source			
000014DE	E761 0000 0806		00000000	840+	VL	v22, 0(R1)	use v22 to test decoder			
000014E4	E310 5024 0014		00000024	841+	LGF	R1, V3ADDR	load v3 source			
000014EA 000014F0	E771 0000 0806 E310 5028 0014		00000000 00000028	842+ 843+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source			
000014F6	E781 0000 0806		00000028	844+	VL	v24, 0(R1)	use v24 to test decoder			
000014FC	E766 7100 8F8B			845+		V22, V22, V23, V24,		is a sour	ce)	
00001502	B98D 0020			<b>846</b> +	<b>EPSW</b>	R2, R0	extract psw			
00001506	5020 500C		000000C	847+	ST	R2, CCPSW	to save CC			
0000150A	E760 5040 080E 07FB		000014C0	848+ 849+	VST	V22, V105	save v1 output			
00001510 00001514	U/FD			850+RE5	BR DC	R11 OF	return xl16 expected result			
00001514				851+	DROP	R5	Allo expected result			
00001514	80000000 00000008			852	DC		00008 0000000000000000'	V1		
0000151C	0000000 00000000									
00001524	F0F1F2F3 F4F5F6F7			853	DC	XL16' F0F1F2F3F4F3	5F6F7 01020304AAFDFEFF'	v2		
0000152C 00001534	01020304 AAFDFEFF 01020304 05060708			854	DC	YI 16' 01020304050	60708 090A0B0C0D0E0F10'	v3		
00001534 0000153C	090A0B0C 0D0E0F10			004	ЪС	ALIO UIU&UUUTUUU	00700 UJUAUBUCUBULUI 10	VJ		
	0000000 00000004			855	DC	XL16' 000000000000	00004 0000000000000000'	$\mathbf{v4}$		
0000154C	0000000 00000000									
				856						
				857 *Word 858	VDD N	VSTRS, 2, 0, 2		full match		
00001558				859+	DS	OFD		Turr match		
00001558		00001558		860+	USING		base for test data and t	est routin	e	
00001558	000015B0			861+T6	DC	A(X6)	address of test routine			
0000155C	0006			862+	DC	H' 6'	test number			
0000155E 0000155F	00 02			863+ 864+	DC DC	X' 00' HL1' 2'	m5 used			
00001551	00			865+	DC	HL1' 0'	m6 used			
00001561	02			866+	DC	HL1' 2'	CC			
00001562	OD			<b>867</b> +	DC	HL1' 13'	CC failed mask			
00001564	00000000 00000000			868+	DS	2F	extracted PSW after tes			
0000156C 0000156D	FF E5E2E3D9 E2404040			869+ 870+	DC DC	X' FF' CL8' VSTRS'	extracted CC, if test f instruction name	arred		
0000156D 00001578	000015FC			870+ 871+	DC DC	A(RE6+16)	address of v2 source			
0000157C	0000160C			872+	DC	A(RE6+32)	address of v2 source			
00001580	0000161C			<b>873</b> +	DC	A(RE6+48)	address of v4 source			
00001584				874+	DC	A(16)	result length			
00001588	000015EC			875+REA6	DC	A(RE6)	result address			
00001590 00001598	00000000 00000000 00000000 00000000			876+ 877+V106	DS DS	FD XL16	gap V1 output			
00001000				01171100	טע	ALIU	vi oucput			

ASMA Ver.	0. 7. 0 zvector- e7-	25-VSTRS					04 Apr 2025	12: 54: 34	Page	21
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
000015A0 000015A8	0000000 0000000 0000000 0000000			878+	DS	FD	gap			
				879+*			8-7			
000015B0 000015B0	E310 5020 0014		00000020	880+X6 881+	DS LGF	OF R1, V2ADDR	load v2 source			
000015B6	E761 0000 0806		00000000	882+	VL	v22, 0(R1)	use v22 to test decoder	•		
000015BC	E310 5024 0014		00000024	883+	LGF	R1, V3ADDR	load v3 source			
000015C2 000015C8	E771 0000 0806 E310 5028 0014		00000000 00000028	884+ 885+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source			
000015CE	E781 0000 0806		00000000	886+	VL	v24, 0(R1)	use v24 to test decoder			
000015D4 000015DA	E766 7200 8F8B B98D 0020			887+ 888+	VSTRS	V22, V22, V23, V24, 2, R2, R0	0 instruction (des extract psw	st is a sou	rce)	
000015DE	5020 500C		000000C	889+	ST	R2, CCPSW	to save CC			
000015E2	E760 5040 080E		00001598	890+	VST	V22, V106	save v1 output			
000015E8 000015EC	07FB			891+ 892+RE6	BR DC	R11 0F	return xl16 expected result			
000015EC				893+	DROP	<b>R5</b>	<del>-</del>	***		
000015EC 000015F4	00000000 00000008 0000000 00000000			894	DC	XL16' 00000000000000	0008 0000000000000000000000000000000000	V1		
000015FC	F0F1F2F3 F4F5F6F7			895	DC	XL16' F0F1F2F3F4F51	F6F7 0102030405AAAAFF'	v2		
00001604 0000160C	01020304 05AAAAFF 01020304 05060708			896	DC	VI 16' 0102020405060	0708 090A0B0C0D0E0F10'	v3		
00001600	090A0B0C 0D0E0F10			090	ЪС	AL10 0102030403000	7708 USUAUDUCUDUEUT 10	VS		
0000161C	00000000 00000004			897	DC	XL16' 00000000000000	0004 0000000000000000000000	<b>v4</b>		
00001624	0000000 00000000			898						
				899 *Partial	Match	CC=3				
				900 *Byte 901	VRR D	VSTRS, 0, 0, 3		partial m	atch	
00001630				902+	DS	OFD		•		
00001630 00001630	00001688	00001630		903+ 904+T7	USI NG DC	*, R5 A(X7)	base for test data and address of test routine		ne	
00001634	0007			905+	DC	H' 7'	test number			
00001636	00			906+	DC	X' 00'				
00001637 00001638	00			907+ 908+	DC DC	HL1' 0' HL1' 0'	m5 used m6 used			
00001639	03			909+	DC	HL1' 3'	CC			
0000163A 0000163C	0E 00000000 00000000			910+ 911+	DC DS	HL1' 14' 2F	CC failed mask extracted PSW after to	st (has CC	`	
00001644	FF			912+	DC	X' FF'	extracted CC, if test		,	
00001645	E5E2E3D9 E2404040			913+	DC	CL8' VSTRS'	instruction name			
00001650 00001654	000016D4 000016E4			914+ 915+	DC DC	A(RE7+16) A(RE7+32)	address of v2 source address of v3 source			
00001658	000016F4			916+	DC	A(RE7+48)	address of v4 source			
0000165C 00001660	00000010 000016C4			917+ 918+REA7	DC DC	A(16) A(RE7)	result length result address			
00001668	00000000 00000000			919+	DS	FD				
00001670	00000000 00000000			920+V107	DS	XL16	gap V1 output			
00001678 00001680	0000000 0000000 0000000 0000000			921+	DS	FD	gap			
				922+*						
00001688 00001688	E310 5020 0014		00000020	923+X7 924+	DS LGF	OF R1, V2ADDR	load v2 source			
0000168E	E761 0000 0806		0000000	925+	VL	v22, 0(R1)	use v22 to test decoder	•		
00001694 0000169A	E310 5024 0014 E771 0000 0806		00000024	926+ 927+	LGF VL	R1, V3ADDR	load v3 source			
OUUUIO9A	E//I 0000 0800		0000000	JL 1 +	V L	v23, 0(R1)	use v23 to test decoder			

DROP

978 +

0000179C

**R5** 

ASMA Ver.	0.7.0 zvector-e7-2	5-VSTRS					04 Apr 2025	12: 54: 34 P	age 2	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
0000179C 000017A4	0000000 0000000A 0000000 00000000			979	DC	XL16' 00000000000000	000A 0000000000000000'	V1		
000017AC				980	DC	XL16' F0F1F2F3F4F5I	F6F7 AAFF010203040506'	v2		
000017BC	01020304 05060708			981	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	<b>v</b> 3		
000017C4 000017CC 000017D4				982	DC	XL16' 0000000000000	0008 00000000000000000	<b>v4</b>		
				983 984 *Word 985	VPP N	VSTRS, 2, 0, 3		partial mat	ch	
000017E0				986+	DS	OFD		partrai mat	.CII	
000017E0		000017E0		987+	USING		base for test data and	test routine		
000017E0	00001838			988+T9	DC	A(X9)	address of test routine			
000017E4	0009			989+	DC	H' 9'	test number			
000017E6	00			990+	DC	X' 00'				
000017E7	02			991+	DC	HL1' 2'	m5 used			
000017E8	00			992+	DC	HL1' 0'	m6 used			
000017E9	03			993+	DC	HL1'3'	CC			
000017EA	0E			994+	DC	HL1' 14'	CC failed mask	at (has CC)		
000017EC 000017F4	00000000 00000000 FF			995+ 996+	DS DC	2F X' FF'	extracted PSW after te extracted CC, if test			
000017F4 000017F5	E5E2E3D9 E2404040			997+	DC DC	CL8' VSTRS'	instruction name	1 al 1 eu		
00001713	00001884			998+	DC	A(RE9+16)	address of v2 source			
00001804	00001894			999+	DC	A(RE9+32)	address of v3 source			
00001808	000018A4			1000+	DC	A(RE9+48)	address of v4 source			
0000180C	0000010			1001+	DC	A(16)	result length			
00001810	00001874			1002+REA9	DC	A(RE9)	result address			
00001818	0000000 00000000			1003+	DS	FD	gap			
00001820	00000000 00000000			1004+V109	DS	XL16	Ĭ1 output			
00001828	00000000 00000000			1005	TO C	FID				
00001830	00000000 00000000			1005+	DS	FD	gap			
00001838				1006+* 1007+X9	DC	0F				
00001838	E310 5020 0014		00000020	1007+A9 1008+	DS LGF	R1, V2ADDR	load v2 source			
0000183E	E761 0000 0806			1009+	VL		use v22 to test decoder	•		
00001832	E310 5024 0014			1010+	ĹĠF	R1, V3ADDR	load v3 source			
0000184A	E771 0000 0806			1011+	VL		use v23 to test decoder	•		
00001850	E310 5028 0014		0000028	1012+	LGF	R1, V4ADDR	load v4 source			
00001856	E781 0000 0806		00000000	1013+	VL	v24, 0(R1)	use v24 to test decoder			
0000185C	E766 7200 8F8B			1014+		V22, V22, V23, V24, 2,		t is a sourc	ce)	
00001862	B98D 0020		0000000	1015+		R2, R0	extract psw			
00001866	5020 500C		000000C	1016+	ST	R2, CCPSW	to save CC			
0000186A	E760 5040 080E		00001820	1017+	VST	V22, V109	save v1 output			
00001870 00001874	07FB			1018+ 1019+RE9	BR DC		return			
00001874				1019+kE9 1020+	DC DROP	OF R5	xl16 expected result			
00001874	00000000 00000008			1020+	DC		0008 00000000000000000	V1		
00001874 0000187C	0000000 00000000			1021	DO	1210 0000000000000000000000000000000000		• •		
00001876 00001884 0000188C	F0F1F2F3 F4F5F6F7 01020304 05060708			1022	DC	XL16' F0F1F2F3F4F5I	F6F7 0102030405060708'	v2		
00001894 0000189C	01020304 03060708 01020304 05060708 090A0B0C 0D0E0F10			1023	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	v3		
000018A4 000018AC	00000000 0000000C 00000000 00000000			1024	DC	XL16' 0000000000000	000C 0000000000000000'	v4		
UUUUIOAU				1025						

owa ver.	0. 7. 0 zvector- e7-	25- VS1KS					04 Apr 2025 12: 54: 34 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				1028 * case 1			
				1029 * 1030 *N0 Match			
				1030 No Match 1031 *Byte	1 ZS-1	CC=0	
				1032	VRR_D	VSTRS, 0, 2, 0	no match
00018B8				1033+	DS	OFD	
0018B8	00001010	000018B8		1034+ 1035+T10	USING		base for test data and test routine
00018B8 00018BC	00001910 000A			1035+110 1036+	DC DC	A(X10) H' 10'	address of test routine test number
0018BE	00			1037+	DC	X' 00'	cese number
00018BF	00			1038+	DC	HL1' 0'	m5 used
	02			1039+	DC	HL1' 2'	m6 used
	00 07			1040+ 1041+	DC DC	HL1'0' HL1'7'	CC CC failed mask
	00000000 00000000			1041+ 1042+	DS DS	2F	extracted PSW after test (has CC)
	FF			1043+	DC	X' FF'	extracted CC, if test failed
	E5E2E3D9 E2404040			1044+	DC	CL8' VSTRS'	instruction name
	0000195C			1045+	DC	A(RE10+16)	address of v2 source
	0000196C 0000197C			1046+ 1047+	DC DC	A(RE10+32)	address of v3 source address of v4 source
	00001970			1047+ 1048+	DC DC	A(RE10+48) A(16)	result length
	0000194C			1049+REA10	DC	A(RE10)	result address
00018F0	00000000 00000000			1050+	DS	FD	gap
	00000000 00000000			1051+V1010	DS	XL16	V1 output
	00000000 00000000 0000000 00000000			1052+	DS	FD	dan
001908	0000000 0000000			1052+ 1053+*	אט	FD	gap
0001910				1054+X10	DS	<b>0F</b>	
	E310 5020 0014		00000020	1055+	LGF	R1, V2ADDR	load v2 source
	E761 0000 0806		00000000	1056+	VL	v22, 0(R1)	use v22 to test decoder
	E310 5024 0014 E771 0000 0806		00000024	1057+ 1058+	LGF VL	R1, V3ADDR	load v3 source use v23 to test decoder
	E310 5028 0014		00000000 0000028		LGF	v23, 0(R1) R1, V4ADDR	load v4 source
	E781 0000 0806		00000000	1060+	VL		use v24 to test decoder
0001934	E766 7020 8F8B			1061+	<b>VSTRS</b>	V22, V22, V23, V24, 0,	
	B98D 0020		0000000	1062+		R2, R0	extract psw
000193E 0001942	5020 500C E760 5040 080E		0000000C 000018F8	1063+ 1064+	ST VST	R2, CCPSW V22, V1010	to save CC
	07FB		000016F6	1065+	BR	R11	save v1 output return
00194C	0.12			1066+RE10	DC	0F	xl16 expected result
000194C				1067+	DROP	<b>R5</b>	•
	00000000 00000010			1068	DC	XL16' 000000000000000	0010 0000000000000000 V1
	00000000 00000000 01020304 05060708			1069	DC	XI 16' 0109030405060	0708 090A0B0C0D0E0F10' v2
	090A0B0C 0D0E0F10			1003	DC	ALIU VIVAUJUHUJUU(	O O O O O O O O O O O O O O O O O O O
	F0F1F2F3 F4F5F6F7			1070	DC	XL16' F0F1F2F3F4F51	F6F7 F8F9FAFBFCFDFEFF' v3
0001974	F8F9FAFB FCFDFEFF						
	00000000 00000008 00000000 00000000			1071	DC	XL16' 00000000000000	0008 0000000000000000' v4
JUU1304	0000000 00000000			1072			
				1073 *Halfword			
				1074		<b>VSTRS</b> , 1, 2, 0	no match
0001990 0001990		00001990		1075+ 1076+	DS USING	OFD	base for test data and test routine

DC

CL8' VSTRS'

instruction name

1128 +

E5E2E3D9 E2404040

00001A7D

	0. 7. 0 zvector-e7-2	25-VSTRS					04 Apr 2025 12:	: 54: 34 Page	27
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
00001B90	00000000 00000000			1179+ 1180+*	DS	FD	gap		
00001B98				1181+X13	DS	0F			
00001B98	E310 5020 0014		00000020	1182+	LGF	R1, V2ADDR	load v2 source		
00001B9E	E761 0000 0806		00000000	1183+	VL	v22, 0(R1)	use v22 to test decoder		
00001BA4 00001BAA	E310 5024 0014 E771 0000 0806		00000024 00000000	1184+ 1185+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder		
00001BAA	E310 5028 0014		0000000	1186+	LGF	R1, V4ADDR	load v4 source		
00001BB6	E781 0000 0806		00000000	1187+	VL	v24, 0(R1)	use v24 to test decoder		
00001BBC	E766 7020 8F8B			1188+	<b>VSTRS</b>	V22, V22, V23, V24, 0,		s a source)	
00001BC2	B98D 0020		0000000	1189+	<b>EPSW</b>	R2, R0	extract psw		
00001BC6 00001BCA	5020 500C E760 5040 080E		000000C	1190+	ST VST	R2, CCPSW	to save CC		
00001BCA 00001BD0	07FB		00001B80	1191+ 1192+	BR	V22, V1013 R11	save v1 output return		
00001BD4	OIIB			1193+RE13	DC	0F	xl16 expected result		
00001BD4				1194+	DROP	<b>R5</b>	-		
00001BD4	00000000 00000010			1195	DC	XL16' 00000000000000	0010 0000000000000000 V1		
00001BDC	00000000 00000000			1100	DC	VI 101 0100000107000	0700 00040000000000000101 0		
00001BE4 00001BEC	01020004 05060708 090A0B0C 0D0E0F10			1196	DC	XL16 0102000405060	0708 090A0B0C0D0E0F10' v2		
00001BEC	F0F1F2F3 F4F5F6F7			1197	DC	XL16' F0F1F2F3F4F51	F6F7 F8F9FAFBFCFDFEFF' v3		
00001BFC	F8F9FAFB FCFDFEFF			1107	ВС	ALIO 1011121014101	VO		
00001C04	00000000 00000008			1198	DC	XL16' 00000000000000	0008 0000000000000000' v4		
00001C0C	00000000 00000000								
				1199	J				
				1200 *Halfword 1201	UPP N	VSTRS, 1, 2, 1	no	match	
00001C18				1202+	DS	0FD	110	macch	
00001C18		00001C18		1203+	<b>USING</b>		base for test data and test	t routine	
00001C18	00001C70			1204+T14	DC	A(X14)	address of test routine		
00001C1C	000E			1205+	DC	H' 14'	test number		
00001C1E 00001C1F	00 01			1206+ 1207+	DC DC	X' 00' HL1' 1'	m5 used		
00001C11	02			1208+	DC DC	HL1' 2'	m6 used		
00001C21	01						iib useu		
00001C22	ΛD			1209+	DC	HL1' 1'	CC used		
	ОВ			1210+	DC	HL1' 1' HL1' 11'	CC CC failed mask		
00001C24	00000000 00000000			1210+ 1211+	DC DS	HL1' 1' HL1' 11' 2F	CC CC failed mask extracted PSW after test		
00001C24 00001C2C	00000000 00000000 FF			1210+ 1211+ 1212+	DC DS DC	HL1' 1' HL1' 11' 2F X' FF'	CC CC failed mask extracted PSW after test extracted CC, if test fail		
00001C24 00001C2C 00001C2D	00000000 00000000 FF E5E2E3D9 E2404040			1210+ 1211+ 1212+ 1213+	DC DS DC DC	HL1' 1' HL1' 11' 2F X' FF' CL8' VSTRS'	CC CC failed mask extracted PSW after test extracted CC, if test fail instruction name		
00001C24 00001C2C	00000000 00000000 FF			1210+ 1211+ 1212+	DC DS DC	HL1' 1' HL1' 11' 2F X' FF'	CC CC failed mask extracted PSW after test extracted CC, if test fail		
00001C24 00001C2C 00001C2D 00001C38 00001C3C 00001C40	00000000 00000000 FF E5E2E3D9 E2404040 00001CBC 00001CCC 00001CDC			1210+ 1211+ 1212+ 1213+ 1214+ 1215+ 1216+	DC DS DC DC DC DC DC	HL1' 1' HL1' 11' 2F X' FF' CL8' VSTRS' A(RE14+16) A(RE14+32) A(RE14+48)	CC CC failed mask extracted PSW after test extracted CC, if test fail instruction name address of v2 source address of v3 source address of v4 source		
00001C24 00001C2C 00001C2D 00001C38 00001C3C 00001C40 00001C44	0000000 00000000 FF E5E2E3D9 E2404040 00001CBC 00001CCC 00001CDC 00000010			1210+ 1211+ 1212+ 1213+ 1214+ 1215+ 1216+ 1217+	DC DS DC DC DC DC DC DC	HL1' 1' HL1' 11' 2F X' FF' CL8' VSTRS' A(RE14+16) A(RE14+32) A(RE14+48) A(16)	CC CC failed mask extracted PSW after test extracted CC, if test fail instruction name address of v2 source address of v3 source address of v4 source result length		
00001C24 00001C2C 00001C2D 00001C38 00001C3C 00001C40 00001C44 00001C48	0000000 00000000 FF E5E2E3D9 E2404040 00001CBC 00001CDC 000001DC 0000010 00001CAC			1210+ 1211+ 1212+ 1213+ 1214+ 1215+ 1216+ 1217+ 1218+REA14	DC DS DC DC DC DC DC DC DC	HL1' 1' HL1' 11' 2F X' FF' CL8' VSTRS' A(RE14+16) A(RE14+32) A(RE14+48) A(16) A(RE14)	CC CC failed mask extracted PSW after test extracted CC, if test fail instruction name address of v2 source address of v3 source address of v4 source result length result address		
00001C24 00001C2C 00001C2D 00001C38 00001C3C 00001C40 00001C44 00001C48	00000000 00000000 FF E5E2E3D9 E2404040 00001CBC 00001CDC 0000010 00001CAC 00000000 00000000			1210+ 1211+ 1212+ 1213+ 1214+ 1215+ 1216+ 1217+ 1218+REA14 1219+	DC DS DC DC DC DC DC DC DC DC DC	HL1' 1' HL1' 11' 2F X' FF' CL8' VSTRS' A(RE14+16) A(RE14+32) A(RE14+48) A(16) A(RE14) FD	CC CC failed mask extracted PSW after test extracted CC, if test fail instruction name address of v2 source address of v3 source address of v4 source result length result address		
00001C24 00001C2C 00001C2D 00001C38 00001C3C 00001C40 00001C44 00001C48	0000000 00000000 FF E5E2E3D9 E2404040 00001CBC 00001CDC 000001DC 0000010 00001CAC			1210+ 1211+ 1212+ 1213+ 1214+ 1215+ 1216+ 1217+ 1218+REA14	DC DS DC DC DC DC DC DC DC	HL1' 1' HL1' 11' 2F X' FF' CL8' VSTRS' A(RE14+16) A(RE14+32) A(RE14+48) A(16) A(RE14)	CC CC failed mask extracted PSW after test extracted CC, if test fail instruction name address of v2 source address of v3 source address of v4 source result length		
00001C24 00001C2C 00001C2D 00001C38 00001C3C 00001C40 00001C44 00001C48 00001C50 00001C58	00000000 00000000 FF E5E2E3D9 E2404040 00001CBC 00001CDC 0000010 00001CAC 00000000 00000000 00000000 00000000			1210+ 1211+ 1212+ 1213+ 1214+ 1215+ 1216+ 1217+ 1218+REA14 1219+ 1220+V1014	DC DS DC DC DC DC DC DC DC DC DC	HL1' 1' HL1' 11' 2F X' FF' CL8' VSTRS' A(RE14+16) A(RE14+32) A(RE14+48) A(16) A(RE14) FD	CC CC failed mask extracted PSW after test extracted CC, if test fail instruction name address of v2 source address of v3 source address of v4 source result length result address		
00001C24 00001C2C 00001C2D 00001C38 00001C3C 00001C40 00001C44 00001C48 00001C50 00001C58 00001C60	00000000 00000000 FF E5E2E3D9 E2404040 00001CBC 00001CDC 000001CDC 000001CAC 00000000 00000000 00000000 00000000 000000			1210+ 1211+ 1212+ 1213+ 1214+ 1215+ 1216+ 1217+ 1218+REA14 1219+ 1220+V1014	DC	HL1' 1' HL1' 11' 2F X' FF' CL8' VSTRS' A(RE14+16) A(RE14+32) A(RE14+48) A(16) A(RE14) FD XL16	CC CC failed mask extracted PSW after test extracted CC, if test fail instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output		
00001C24 00001C2C 00001C2D 00001C38 00001C3C 00001C40 00001C44 00001C48 00001C50 00001C58 00001C60 00001C60	00000000 00000000 FF E5E2E3D9 E2404040 00001CBC 00001CDC 0000010 00001CAC 00000000 00000000 00000000 00000000 000000		00000090	1210+ 1211+ 1212+ 1213+ 1214+ 1215+ 1216+ 1217+ 1218+REA14 1219+ 1220+V1014 1221+ 1222+* 1223+X14	DC DS DC DS DS DS	HL1' 1' HL1' 11' 2F X' FF' CL8' VSTRS' A(RE14+16) A(RE14+32) A(RE14+48) A(16) A(RE14) FD XL16 FD OF	CC CC failed mask extracted PSW after test extracted CC, if test fail instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output		
00001C24 00001C2C 00001C2D 00001C38 00001C3C 00001C40 00001C48 00001C50 00001C50 00001C60 00001C60	00000000 00000000 FF E5E2E3D9 E2404040 00001CBC 00001CDC 000001CAC 00000000 00000000 00000000 00000000 000000		00000020	1210+ 1211+ 1212+ 1213+ 1214+ 1215+ 1216+ 1217+ 1218+REA14 1219+ 1220+V1014 1221+ 1222+* 1223+X14 1224+	DC DS DC	HL1' 1' HL1' 11' 2F X' FF' CL8' VSTRS' A(RE14+16) A(RE14+32) A(RE14+48) A(16) A(RE14) FD XL16 FD OF R1, V2ADDR	CC CC failed mask extracted PSW after test extracted CC, if test fail instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source		
00001C24 00001C2C 00001C2D 00001C38 00001C3C 00001C40 00001C44 00001C48 00001C50 00001C58 00001C60 00001C60	00000000 00000000 FF E5E2E3D9 E2404040 00001CBC 00001CDC 0000010 00001CAC 00000000 00000000 00000000 00000000 000000		00000020 00000000 00000024	1210+ 1211+ 1212+ 1213+ 1214+ 1215+ 1216+ 1217+ 1218+REA14 1219+ 1220+V1014 1221+ 1222+* 1223+X14	DC DS DC DS DS DS	HL1' 1' HL1' 11' 2F X' FF' CL8' VSTRS' A(RE14+16) A(RE14+32) A(RE14+48) A(16) A(RE14) FD XL16  FD OF R1, V2ADDR v22, O(R1)	CC CC failed mask extracted PSW after test extracted CC, if test fail instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output		
00001C24 00001C2C 00001C2D 00001C38 00001C3C 00001C40 00001C48 00001C50 00001C50 00001C60 00001C60 00001C70 00001C70 00001C70 00001C7C 00001C7C	00000000 00000000 FF E5E2E3D9 E2404040 00001CBC 00001CDC 0000010 00001CAC 0000000 00000000 0000000 00000000 000000		0000000 0000024 0000000	1210+ 1211+ 1212+ 1213+ 1214+ 1215+ 1216+ 1217+ 1218+REA14 1219+ 1220+V1014  1221+ 1222+* 1223+X14 1224+ 1225+ 1226+ 1227+	DC DS DC LGF VL LGF VL	HL1' 1' HL1' 11' 2F X' FF' CL8' VSTRS' A(RE14+16) A(RE14+32) A(RE14+48) A(16) A(RE14) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	CC CC failed mask extracted PSW after test extracted CC, if test fail instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap  load v2 source use v22 to test decoder load v3 source use v23 to test decoder		
00001C24 00001C2C 00001C2D 00001C38 00001C3C 00001C40 00001C48 00001C50 00001C50 00001C60 00001C60 00001C70 00001C70 00001C70	00000000 00000000 FF E5E2E3D9 E2404040 00001CBC 00001CDC 000001CAC 00000000 00000000 0000000 00000000 000000		0000000 0000024	1210+ 1211+ 1212+ 1213+ 1214+ 1215+ 1216+ 1217+ 1218+REA14 1219+ 1220+V1014  1221+ 1222+* 1223+X14 1224+ 1225+ 1226+	DC DS DC LGF VL LGF	HL1' 1' HL1' 11' 2F X' FF' CL8' VSTRS' A(RE14+16) A(RE14+32) A(RE14+48) A(16) A(RE14) FD XL16  FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR	CC CC failed mask extracted PSW after test extracted CC, if test fail instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap  load v2 source use v22 to test decoder load v3 source		

ASMA Ver.	0. 7. 0 zvector- e7- 2	5- VSTRS					04 Apr 2025	12: 54: 34	Page	29
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
	01020304 00000000 090A0B0C 0D0E0F10			1280	DC	XL16' 0102030400000	0000 090A0B0C0D0E0F10'	v2		
	F0F1F2F3 F4F5F6F7 F8F9FAFB FCFDFEFF			1281	DC	XL16' F0F1F2F3F4F51	F6F7 F8F9FAFBFCFDFEFF'	v3		
00001DB4	0000000 00000008			1282	DC	XL16' 00000000000000	0008 0000000000000000000000	<b>v4</b>		
00001DBC	0000000 00000000			1283						
				1284 *Full Ma 1285 *Byte	tch Z	S=1 CC=2				
				1286		VSTRS, 0, 2, 2		full match	1	
00001DC8		000047000		1287+	DS	OFD				
00001DC8	00001E90	00001DC8		1288+	USING		base for test data and		1e	
	00001E20 0010			1289+T16 1290+	DC DC	A(X16) H' 16'	address of test routine test number	!		
	00			1291+	DC	X' 00'	test number			
	00			1292+	DC	HL1' 0'	m5 used			
	02			1293+	DC	HL1' 2'	m6 used			
	02			1294+	DC	HL1' 2'	CC			
	00			1295+	DC	Ш1' 13'	CC failed mask	at (bas CC)		
	00000000 00000000 FF			1296+ 1297+	DS DC	2F X' FF'	extracted PSW after te extracted CC, if test			
	E5E2E3D9 E2404040			1298+	DC DC	CL8' VSTRS'	instruction name	1 ai i eu		
	00001E6C			1299+	DC	A(RE16+16)	address of v2 source			
	00001E7C			1300+	DC	A(RE16+32)	address of v3 source			
	00001E8C			1301+	DC	A(RE16+48)	address of v4 source			
	0000010 00001E5C			1302+	DC	A(16)	result length			
	00001E5C 00000000 00000000			1303+REA16 1304+	DC DS	A(RE16) FD	result address			
	0000000 0000000			1305+V1016	DS DS	XL16	gap V1 output			
	0000000 00000000			1000111010	2.0		11 Sucpue			
	0000000 00000000			1306+ 1307+*	DS	FD	gap			
00001E20	F010 7000 0014		0000000	1308+X16	DS	OF	1 1 0			
	E310 5020 0014 E761 0000 0806		00000020 00000000		LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
	E310 5024 0014			1311+	LGF	R1, V3ADDR	load v3 source			
	E771 0000 0806			1312+	VL		use v23 to test decoder	•		
00001E38	E310 5028 0014			1313+	LGF	R1, V4ADDR	load v4 source			
	E781 0000 0806		0000000	1314+	VL	v24, 0(R1)	use v24 to test decoder		`	
	E766 7020 8F8B B98D 0020			1315+ 1316+	VSTRS EDCM	V22, V22, V23, V24, 0, R2, R0		t is a sour	rce)	
	5020 500C		000000C	1317+	ST	R2, CCPSW	extract psw to save CC			
	E760 5040 080E			1318+	VST	V22, V1016	save v1 output			
00001E58	07FB			1319+	BR	R11	return			
00001E5C				1320+RE16	DC	0F	xl16 expected result			
00001E5C	0000000 0000000			1321+	DROP	R5	0000 0000000000000000000000000000000000	<b>V</b> /1		
	00000000 00000008 00000000 00000000			1322	DC	YF10, 00000000000000	0008 00000000000000000	V1		
	F0F1F2F3 F4F5F6F7			1323	DC	XL16' F0F1F2F3F4F51	F6F7 01020304AAFDFEFF'	v2		
	01020304 AAFDFEFF				_ •			-		
00001E7C	01020304 05060708 090A0B0C 0D0E0F10			1324	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	v3		
00001E8C	0000000 00000004			1325	DC	XL16' 00000000000000	0004 00000000000000000	v4		
00001E94	00000000 00000000			1326 1327 *Hal fwor	d					

HL1'2'

HL1'2'

m6 used

DC

DC

1377 +

1378 +

00001F80

00001F81

02

return

ASMA Ver.	0.7.0 zvector-e7-2  OBJECT CODE	5- VSTRS ADDR1	ADDR2	STMF			04 Apr 2025	12: 54: 34	Page	34
00002294 00002294	OBJECT CODE	ADDKI	ADDRZ	1531+RE21 1532+	DC DROP	0F xl 16	expected result			
00002294 0000229C	00000000 00000008 00000000 00000000			1533	DC	XL16' 0000000000000000		V1		
000022A4 000022AC				1534	DC	XL16' F0F1F2F3F4F5F6F7		v2		
000022B4 000022BC 000022C4	01020304 05060708 090A0B0C 0D0E0F10 00000000 0000000C			1535 1536	DC DC	XL16' 0102030405060708 XL16' 00000000000000000		v3 v4		
000022CC				1537	DC	ALIO OCCOUNTION		<b>V 1</b>		

							_	_	
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				1539 *					
					- ful	l match tests: ZS=	1 CC=2		
				1541 *	toh: at	t beginning of vect			
				1542 Full Ma 1543 *Byte	ccii. a	c beginning of vect	LOI		
				1544	VRR D	VSTRS, 0, 2, 2		full match	
0022D8				1545+	DS	OFD			
0022D8		000022D8		1546+	USING		base for test data and	test routine	
0022D8	00002330			1547+T22	DC	A(X22)	address of test routine		
0022DC	0016			1548+	DC	H' 22'	test number		
0022DE	00			1549+	DC	Х' 00'	m£ ugod		
0022DF 0022E0	02			1550+ 1551+	DC DC	HL1'0' HL1'2'	тб used т6 used		
0022E0	02			1552+	DC DC	HL1' 2'	CC CC		
0022E2	OD			1553+	DC	HL1' 13'	CC failed mask		
0022E4	0000000 00000000			1554+	DS	2F	extracted PSW after te	st (has CC)	
0022EC	FF			1555+	DC	X' FF'	extracted CC, if test	fai l ed	
0022ED	E5E2E3D9 E2404040			1556+	DC	CL8' VSTRS'	instruction name		
0022F8	0000237C			1557+	DC	A(RE22+16)	address of v2 source		
0022FC	0000238C			1558+	DC	A(RE22+32)	address of v3 source		
002300	0000239C			1559+	DC	A(RE22+48)	address of v4 source		
002304	00000010			1560+ 1561+REA22	DC DC	A(16)	result length result address		
002308 002310	0000236C 00000000 00000000			1562+	DS DS	A(RE22) FD			
002318	0000000 0000000			1563+V1022	DS DS	XL16	gap V1 output		
002310	0000000 00000000			1000111022	DS	ALIO	VI output		
002328	0000000 00000000			1564+	DS	FD	gap		
				1565+*			8r		
002330				1566+X22	DS	<b>0F</b>			
002330	E310 5020 0014		00000020	1567+	LGF	R1, V2ADDR	load v2 source		
002336	E761 0000 0806		00000000	1568+	VL	v22, 0(R1)	use v22 to test decoder		
00233C	E310 5024 0014		00000024	1569+	LGF	R1, V3ADDR	load v3 source		
002342	E771 0000 0806 E310 5028 0014			1570+	VL LCE	v23, 0(R1)	use v23 to test decoder		
002348 00234E	E781 0000 0806		00000028 00000000		LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder		
002354	E766 7020 8F8B		0000000	1573+		V24, U(R1) V22, V22, V23, V24, 0,			
00235A	B98D 0020			1574+		R2, R0	extract psw	c 15 a source,	
00235E	5020 500C		000000C	1575+	ST		to save CC		
002362	E760 5040 080E		00002318	1576+	<b>VST</b>	V22, V1022	save v1 output		
002368	O7FB			1577+	BR	R11	return		
00236C				1578+RE22	DC	0F	xl16 expected result		
00236C	0000000 0000000			1579+	DROP	R5	2000 0000000000000000	<b>V</b> 74	
00236C	00000000 00000000			1580	DC	XL16, 00000000000000	0000 000000000000000000000	V1	
002374 00237C	00000000 00000000 01020304 F4F5F6F7			1581	DC	VI 16' 01090904E4EE	F6F7 01020304AAFDFEFF'	v2	
00237C 002384				1301	DC	ALIU UIU&USU4F4F31	TOT / UIU&USU4AAFUFEFF	v &	
00238C				1582	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	<b>v</b> 3	
002394					2.0				
00239C				1583	DC	XL16' 0000000000000	0004 00000000000000000	<b>v4</b>	
0023A4									
				1584					
				1585 *Hal fwor		TIOMBO 1 2 5		0.11	
000000				1586		VSTRS, 1, 2, 2		full match	
0023B0		00000000		1587+	DS	OFD * DF	have for that I to I	L L L	
0023B0	00009409	000023B0		1588+	USING		base for test data and		
0023B0	00002408			1589+T23	DC	A(X23)	address of test routine		

DC

1640 +

CL8' VSTRS'

instruction name

E5E2E3D9 E2404040

0000249D

LGF

**VL** 

R1, V4ADDR

v24, 0(R1)

load v4 source

use v24 to test decoder

000026A8

000026AE

E310 5028 0014

E781 0000 0806

0000028

00000000

1740+

1741 +

									Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0027B4 0027BC	F0F1F2F3 F4F5F6F7 F8F9FAFB 01020304			1792	DC	XL16' F0F1F2F3F4F5F	F6F7 F8F9FAFB01020304'	v2	
0027C4	01020304 05060708			1793	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	v3	
027CC 027D4	090A0B0C 0D0E0F10 00000000 00000004			1794	DC	XL16' 00000000000000	0004 00000000000000000'	<b>v4</b>	
0027DC	00000000 00000000			1795					
				1796 *Full Ma	atch: a	t middle of vector			
				1797 *Byte 1798	VRR_D	VSTRS, 0, 2, 2		full match	
027E8		00000750		1799+	DS	OFD			
027E8 027E8	00002840	000027E8		1800+ 1801+T28	USI NG DC	*, R5 A(X28)	base for test data and address of test routine		e
027EC	00002040 001C			1802+	DC	H' 28'	test number	•	
0027EE	00			1803+	DC	X' 00'	0000 11411001		
0027EF	00			1804+	DC	HL1' 0'	m5 used		
027F0	02			1805+	DC DC	HL1' 2'	m6 used		
027F1 027F2	02 0D			1806+ 1807+	DC DC	HL1' 2' HL1' 13'	CC failed mask		
027F4	00000000 00000000			1808+	DS	2F	extracted PSW after te	est (has CC)	
027FC	FF			1809+	DC	X' FF'	extracted CC, if test		
027FD	E5E2E3D9 E2404040			1810+	DC	CL8' VSTRS'	instruction name		
02808 0280C	0000288C 0000289C			1811+ 1812+	DC DC	A(RE28+16)	address of v2 source address of v3 source		
02810	0000289C 000028AC			1812+ 1813+	DC DC	A(RE28+32) A(RE28+48)	address of v4 source		
02814	00000010			1814+	DC		result length		
02818	0000287C			1815+REA28	DC	A(RE28)	result address		
02820	00000000 00000000			1816+	DS	FD	gap V1 output		
02828 02830	00000000 00000000 0000000 00000000			1817+V1028	DS	XL16	VI output		
02838	0000000 0000000			1818+	DS	FD	gap		
				1819+*			8-r		
02840				1820+X28	DS	OF			
02840	E310 5020 0014		00000020		LGF	R1, V2ADDR	load v2 source		
02846 0284C	E761 0000 0806 E310 5024 0014		00000000 0000024	1822+ 1823+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source	•	
02852	E771 0000 0806		00000024	1824+	VL	v23, 0(R1)	use v23 to test decoder	•	
02858	E310 5028 0014		00000028	1825+	ĹĠF		load v4 source		
0285E	E781 0000 0806		0000000	1826+	VL	v24, 0(R1)	use v24 to test decoder		
02864 0286A	E766 7020 8F8B			1827+ 1828+	VSTRS	V22, V22, V23, V24, 0,		st is a sour	ce)
0286E	B98D 0020 5020 500C		000000C	1829+	ST	R2, R0 R2, CCPSW	extract psw to save CC		
02872	E760 5040 080E		00002828	1830+	VST	V22, V1028	save v1 output		
02878	07FB			1831+	BR	R11	return		
0287C				1832+RE28	DC	OF	xl16 expected result		
0287C 0287C	0000000 0000006			1833+ 1834	DROP DC	R5	0006 00000000000000000	V1	
02870	0000000 0000000			1004	DC	VIIO OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO		V I	
0288C	F0F1F2F3 F4F50102			1835	DC	XL16' F0F1F2F3F4F50	0102 0304FAFBFCFDFEFF'	<b>v2</b>	
002894	0304FAFB FCFDFEFF								
00289C	01020304 05060708			1836	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	v3	
)028A4 )028AC	090A0B0C 0D0E0F10 0000000 00000004			1837	DC	XL16' 0000000000000	0004 00000000000000000000000	v4	
0028B4	00000000 00000000			1838 1839 *Hal fwoi				. =	

ASMA Ver.	0. 7. 0 zvector-e	7-25-VSTRS					04 Apr 2025	12: 54: 34 Page	41
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
000028C0				1840 1841+	DS	VSTRS, 1, 2, 2 OFD		full match	
	00002918 001D	000028C0		1842+ 1843+T29 1844+	USI NG DC DC	*, R5 A(X29) H' 29'	base for test data and taddress of test routine test number	test routine	
000028C7	00 01 02			1845+ 1846+ 1847+	DC DC DC	X' 00' HL1' 1' HL1' 2'	m5 used m6 used		
000028C9 000028CA	02 0D	0		1848+ 1849+	DC DC	HL1' 2' HL1' 13'	CC CC failed mask	et (bas CC)	
000028D4 000028D5	00000000 0000000 FF E5E2E3D9 E240404			1850+ 1851+ 1852+	DS DC DC	2F X' FF' CL8' VSTRS'	extracted PSW after test extracted CC, if test instruction name	failed	
000028E4	00002964 00002974 00002984			1853+ 1854+ 1855+	DC DC DC	A(RE29+16) A(RE29+32) A(RE29+48)	address of v2 source address of v3 source address of v4 source		
000028EC 000028F0	00000010 00002954	0		1856+ 1857+REA29 1858+	DC DC	A(16) A(RE29) FD	result length result address		
00002900 00002908	00000000 0000000 0000000 0000000 0000000	<b>0</b> <b>0</b>		1859+V1029	DS DS	XL16	gap V1 output		
00002910 00002918	0000000 0000000	0		1860+ 1861+* 1862+X29	DS DS	FD OF	gap		
00002918 0000291E	E310 5020 0014 E761 0000 0806		00000020	1863+ 1864+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
0000292A 00002930	E310 5024 0014 E771 0000 0806 E310 5028 0014		00000024 00000000 00000028	1865+ 1866+ 1867+	LGF VL LGF	R1, V3ADDR v23, O(R1) R1, V4ADDR	load v3 source use v23 to test decoder load v4 source		
0000293C	E781 0000 0806 E766 7120 8F8B B98D 0020		0000000	1868+ 1869+ 1870+	VL VSTRS EPSW	v24, 0(R1) V22, V22, V23, V24, 1 R2, R0	use v24 to test decoder, 2 instruction (destection)	is a source)	
0000294A	5020 500C E760 5040 080E 07FB		0000000C 00002900	1871+ 1872+ 1873+	ST VST BR	R2, CCPSW V22, V1029 R11	to save CC save v1 output return		
00002954 00002954	00000000 0000000	e		1874+RE29 1875+ 1876	DC	OF R5	xl16 expected result	V1	
0000295C 00002964	0000000 0000000 F0F1F2F3 F4F5010	0 2		1877	DC		0102 0304FAFBFCFDFEFF'	v2	
00002974 0000297C	0304FAFB FCFDFEF 01020304 0506070 090A0B0C 0D0E0F1	8 0		1878	DC	XL16' 010203040506	0708 090A0B0C0D0E0F10'	<b>v</b> 3	
	00000000 0000000			1879 1880	DC	XL16' 0000000000000	0004 0000000000000000'	v4	
00002998				1881 *Word 1882 1883+	VRR_D DS	VSTRS, 2, 2, 2 0FD		full match	
00002998 00002998	000029F0	00002998		1884+ 1885+T30	USI NG DC	*, <b>R5</b> A(X30)	base for test data and taddress of test routine	test routine	
0000299E	001E 00 02			1886+ 1887+ 1888+	DC DC DC	H' 30' X' 00' HL1' 2'	test number m5 used		
	02			1889+ 1890+	DC DC	HL1' 2' HL1' 2'	m6 used CC		

LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0029A2	OD			1891+	DC	HL1' 13'	CC failed mask
029A4	0000000 00000000			1892+	DS	<b>2F</b>	extracted PSW after test (has CC)
029AC	FF			1893+	DC	X' FF'	extracted CC, if test failed
029AD	E5E2E3D9 E2404040			1894+	DC	CL8' VSTRS'	instruction name
029B8	00002A3C			1895+	DC	A(RE30+16)	address of v2 source
029BC	00002A4C			1896+	DC	A(RE30+32)	address of v3 source
029C0	00002A5C			1897+	DC	A(RE30+48)	address of v4 source
029C4	00000010			1898+	DC	A(16)	result length
029C8	00002A2C			1899+REA30	DC	A(RE30)	result address
029D0	00000000 00000000			1900+	DS	FD	gap V1 output
029D8	00000000 00000000			1901+V1030	DS	XL16	VI output
029E0	00000000 00000000			1009	DC	ED	don
0029E8	00000000 00000000			1902+ 1903+*	DS	FD	gap
0029F0				1903+1 1904+X30	DC	0F	
029F0 029F0	E310 5020 0014		00000020	1904+A30 1905+	DS LGF	R1, V2ADDR	load v2 source
029F6	E761 0000 0806		00000020	1905+ 1906+	VL	v22, 0(R1)	use v22 to test decoder
029FC	E310 5024 0014		00000000	1907+	LGF	R1, V3ADDR	load v3 source
02A02	E771 0000 0806		00000024	1908+	VL	v23, O(R1)	use v23 to test decoder
02A08	E310 5028 0014		00000028	1909+	LGF	R1, V4ADDR	load v4 source
02A0E	E781 0000 0806		00000000	1910+	VL	v24, 0(R1)	use v24 to test decoder
02A14	E766 7220 8F8B			1911+		V22, V22, V23, V24, 2,	2 instruction (dest is a source)
02A1A	B98D 0020			1912+	<b>EPSW</b>	R2, R0	extract psw
02A1E	5020 500C		000000C	1913+	ST	R2, CCPSW	to save CC
02A22	E760 5040 080E		000029D8	1914+	<b>VST</b>	V22, V1030	save v1 output
02A28	07FB			1915+	BR	R11	return
02A2C				1916+RE30	DC	<b>OF</b>	xl16 expected result
02A2C				1917+	DROP	<b>R5</b>	-
02A2C	0000000 00000004			1918	DC	XL16' 00000000000000	0004 00000000000000000 V1
02A34	0000000 00000000						
02A3C	F0F1F2F3 01020304			1919	DC	XL16' F0F1F2F301020	D304 F4F5FAFBFCFDFEFF' v2
02A44	F4F5FAFB FCFDFEFF			4000	<b>D</b> .C	TT 401 040000040700	2700 000 to Do Go Do
	01020304 05060708			1920	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10' v3
02A54				1001	D.C.	VI 101 00000000000000	2004 0000000000000000
	00000000 00000004			1921	DC	XL16, 00000000000000	0004 00000000000000000000' v4
UZA64	00000000 00000000			1000			
				1922	toh. o	t haginning of wood	tan (and at and af waatan)
				1923 Full WE 1924 *Byte	itch: a	t beginning of vect	tor (and at end of vector)
				1924 Бусе 1925	VRR n	VSTRS, 0, 2, 2	full match
02A70				1926+	DS	0FD	Tull match
02A70		00002A70		1927+	USING		base for test data and test routine
02A70	00002AC8	JUJUMINU		1928+T31	DC	A(X31)	address of test routine
02A74	001F			1929+	DC	H' 31'	test number
02A76	00			1930+	DC	X' 00'	
02A77	00			1931+	DC	HL1' 0'	m5 used
02A78	02			1932+	DC	HL1' 2'	m6 used
02A79	02			1933+	DC	HL1' 2'	CC
02A7A	OD			1934+	DC	HL1' 13'	CC failed mask
02A7C	0000000 0000000			1935+	DS	2F	extracted PSW after test (has CC)
02A84	FF			1936+	DC	X' FF'	extracted CC, if test failed
02A85	E5E2E3D9 E2404040			1937+	DC	CL8' VSTRS'	instruction name
02A90	00002B14			1938+	DC	A(RE31+16)	address of v2 source
02A94	00002B24			1939+	DC	A(RE31+32)	address of v3 source
02A98	00002B34			1940+ 1941+	DC DC	A(RE31+48) A(16)	address of v4 source result length
002A9C	0000010						

00002A80   00000000   00000000   1944\ty1031   DS   Fi	ASMA Ver.	0. 7. 0 zvector- e7- 2	25-VSTRS					04 Apr 2025 12: 54: 34 Page 43
00002A8	LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00002480 00000000 00000000 00000000	00002AA0 00002AA8	0000000 00000000			1943+	DS	FD	gap
1945   DS					1944+V1031	DS	XL16	V1 output
000024CS   000024CS   1946   00000000   1948   16F   R1, V2ADDR   10ad v2 source   1940   1940   10000000000000000000000000000000000	00002AC0					DS	FD	gap
000002AE F31 5020 0014 00000000 1951+ VI. V22,0(RI) use V22 to test decoder 00002AB F31 5024 0014 000000000 1951+ VI. V22,0(RI) use V23 to test decoder 00002AB F31 5028 0014 000000000 1951+ VI. V23,0(RI) use V23 to test decoder 00002AB F31 5028 0014 000000000 1953+ VI. V23,0(RI) use V23 to test decoder 10002AB F31 5028 0014 0000000000 1953+ VI. V23,0(RI) use V24 to test decoder 100002AB F31 5028 0014 000000000 1953+ VI. V23,0(RI) use V24 to test decoder 10002AB F31 5028 0014 00000000000 1953+ VI. V23,0(RI) use V24 to test decoder 10002AB F31 5020 5000 00000000 1956- T3 100000000 1956- T3 1000000000 1956- T3 1000000000000 1958- T3 100000000000000000000000000000000000	00002AC8					DS	0F	
000002Abd   2310 5024 0014   00000024   1950+   LGF   R1, Y3ADDR   load v3 source   000002Abd   00000000   1951+   VI. v23, 0(R1)   load v4 source   1950+   VI. v23, 0(R1)   load v4 source   1950+   VI. v23, 0(R1)   load v4 source   1950+   VI. v24, 0(R1)   load v4 source   1950+	00002AC8							
00002AD E771 0000 0806 000000 1951+ VL v23,0(RI) use v23 to test decoder 00002AE 1952 10 5028 0014 00000000 1953+ VL v24,0(RI) use v24 to test decoder 10002AE 1953 10 5028 0014 00000000 1953+ VL v24,0(RI) use v24 to test decoder 10002AE 1958 10 5028 000000000000000000000000000000000	00002ACE 00002AD4							
00002486 F781 0000 0806	00002ADA	E771 0000 0806				VL	v23, 0(R1)	
00002AEC F766 7020 8F8B	00002AE0							
00002476   0000   0000000   0000000   00000000   000000	00002AEC	E766 7020 8F8B				VSTRS	V22, V22, V23, V24, 0,	
1958	00002AF2	5020 500C		000000C		ST		
1959-RE31   DC   OF   x116 expected result   1959-RE31   DC   OF   x116 expected result   1960+1   DROP   ROPE	00002AFA			00002AB0				
00002B41	00002B04	U/FD				DC	<b>OF</b>	
00002B1C 0000000 0000000 0000000 0000000 000000		0000000 0000000						- 0000_00000000000000 V1
O0002B1C   AFFFFF 01020304   05060708   1963   DC   XL16' 0102030405060708   090A0B0C0D0E0F10'   v3	00002B0C	0000000 00000000						
00002B24					1962	DC	XL16' 01020304F4F51	F6F7 AAFDFEFF01020304' v2
1965   1966   1967   VRR D   VSTRS, 1, 2, 2   Full match   1968   1968   1968   1968   1968   1968   1968   1969   1970   1971   1968   1968   1971   1968   1971   1972   1972   1972   1973   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974   1974	00002B1C 00002B24 00002B2C	01020304 05060708			1963	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10' v3
1966 *Hal fword	00002B34 00002B3C					DC	XL16' 0000000000000	0004 0000000000000000' v4
00002B48						nd		
00002B48         00002B40         1970+T32         DC         A(X32)         base for test data and test routine           00002B4C         0020         1970+T32         DC         A(X32)         address of test routine           00002B4E         00         1972+         DC         X' 00'         test number           00002B4F         01         1973+         DC         HL1'1'         m5 used           00002B50         02         1974+         DC         HL1'12'         m6 used           00002B51         02         1975+         DC         HL1'12'         CC           00002B52         0D         1976+         DC         HL1'13'         CC failed mask           00002B54         00000000         1977+         DS         2F         extracted PSW after test (has CC)           00002B5C         FF         1978+         DC         X'FF'         extracted CC, if test failed           00002B5D         5E5E2B3D         E2404040         1979+         DC         CL8'VSTRS'         instruction name           00002B6C         1980+         DC         A(RE32+16)         address of v2 source           00002B7         00002B7         00002B0         1984+         DC         A(RE32+32)	00009749				1967	VRR_D		full match
00002B4C       0020       1971+       DC       H'32'       test number         00002B4F       00       1973+       DC       HL1'1'       m5 used         00002B51       02       1974+       DC       HL1'2'       m6 used         00002B52       0D       1976+       DC       HL1'13'       CC       Cailed mask         00002B52       0D       1976+       DC       HL1'13'       CC       Cailed mask         00002B50       FF       1978+       DC       X'FF'       extracted PSW after test (has CC)         0002B51       FF       1978+       DC       X'FF'       extracted CC, if test failed         00002B51       FF       1978+       DC       CL8'VSTRS'       instruction name         00002B62       00002B60       1980+       DC       A(RE32+16)       address of v2 source         00002B60       00002BFC       1981+       DC       A(RE32+16)       address of v3 source         00002B74       00002B0       1983+       DC       A(RE32+8)       address of v4 source         00002B80       00002B0       1984+REA32       DC       A(RE32)       result address         00002B80       0000000       0000000       1986+V1032 </td <td>00002B48</td> <td></td> <td>00002B48</td> <td></td> <td></td> <td></td> <td>*, <b>R5</b></td> <td>base for test data and test routine</td>	00002B48		00002B48				*, <b>R5</b>	base for test data and test routine
00002B4F       00       1972+       DC       X' 00'         00002B4F       01       1973+       DC       HL1'1'       m5 used         00002B50       02       1974+       DC       HL1'2'       m6 used         00002B51       02       1975+       DC       HL1'2'       CC         00002B54       000000000       1977+       DS       2F       extracted PSW after test (has CC)         00002B5C       FF       1978+       DC       X' FF'       extracted CC, if test failed         00002B6C       00002B6C       1980+       DC       A(RE32+16)       address of v2 source         00002B70       00002B7       1981+       DC       A(RE32+32)       address of v3 source         00002B78       00002B0       1983+       DC       A(16)       result length         00002B80       0000000       0000000       1985+       DS       FD       gap         00002B80       0000000       00000000       1986+V1032       DS       XL16       V1 output         00002B90       00000000       1988+*       DS       FD       gap         00002BA0       00000000       1989+X32       DS       0F         00002BA0								
00002B50         02         1974+         DC         HL1'2'         CC           00002B51         02         1975+         DC         HL1'2'         CC           00002B52         0D         1976+         DC         HL1'13'         CC failed mask           00002B54         00000000         1977+         DS         2F         extracted PSW after test (has CC)           00002B5C         FF         1978+         DC         X'FF'         extracted CC, if test failed           00002B68         00002BEC         1980+         DC         A(RE32+16)         address of v2 source           00002B70         00002BFC         1981+         DC         A(RE32+32)         address of v3 source           00002B74         000002B0         1982+         DC         A(RE32+48)         address of v4 source           00002B78         00002BDC         1984+REA32         DC         A(RE32)         result length           00002B80         00000000         1985+         DS         FD         gap           00002B90         00000000         1986+V1032         DS         FD         gap           00002B0         00000000         1988+*         DS         FD         gap           00002BA	00002B4E				1972+		X' 00'	test number
00002B51         02         1975+         DC         HL1'2'         CC           00002B52         0D         1976+         DC         HL1'13'         CC failed mask           00002B54         00000000         0000000         1977+         DS         2F         extracted PSW after test (has CC)           00002B5C         FF         1978+         DC         X'FF'         extracted CC, if test failed           00002B6         00002BC         1980+         DC         A(RE32+16)         address of v2 source           00002B70         00002BC         1981+         DC         A(RE32+32)         address of v3 source           00002B74         000002DC         1982+         DC         A(RE32+48)         address of v4 source           00002B80         00002B0C         1984+REA32         DC         A(RE32)         result length           00002B8         0000000         0000000         1985+         DS         FD         gap           00002B80         0000000         0000000         1987+         DS         FD         gap           00002B0         00000000         1988+*         DS         FD         gap           00002B0         1988+*         DS         FD         Index	00002B4F							
00002B54         00000000         00000000         1977+         DS         2F         extracted PSW after test (has CC)           00002B5C         FF         1978+         DC         X' FF'         extracted CC, if test failed           00002B5D         E5E2B3D         E2404040         1979+         DC         CL8' VSTRS'         instruction name           00002B6C         00002BC         1980+         DC         A(RE32+16)         address of v2 source           00002B70         00002CC         1981+         DC         A(RE32+32)         address of v3 source           00002B74         0000010         1983+         DC         A(RE32+48)         address of v4 source           00002B80         00002BDC         1984+REA32         DC         A(RE32)         result length           00002B80         00000000         00000000         1985+         DS         FD         gap           00002B90         00000000         00000000         1987+         DS         FD         gap           00002BA0         1989+X32         DS         OF         0000 v2 source	00002B51	02			1975+	DC	HL1' 2'	CC
00002B5C       FF       1978+       DC       X'FF'       extracted CC, if test failed         00002B5D       E5E2E3D9       E2404040       1979+       DC       CL8'VSTRS'       instruction name         00002B6C       00002BC       1980+       DC       A(RE32+16)       address of v2 source         00002B70       00002B70       00002C0C       1981+       DC       A(RE32+32)       address of v3 source         00002B74       0000010       1983+       DC       A(16)       result length         00002B80       00002BDC       1984+REA32       DC       A(RE32)       result address         00002B80       00000000       1985+       DS       FD       gap         00002B90       00000000       00000000       1986+V1032       DS       XL16       V1 output         00002B90       00000000       00000000       1988+*       DS       FD       gap         00002BA0       1989+X32       DS       OF       0000 v2 source								
00002B68       00002BEC       1980+       DC       A(RE32+16)       address of v2 source         00002B6C       00002BFC       1981+       DC       A(RE32+32)       address of v3 source         00002B70       00002CC       1982+       DC       A(RE32+48)       address of v4 source         00002B74       0000010       1983+       DC       A(16)       result length         00002B80       00000000       1985+       DS       FD       gap         00002B80       00000000       00000000       1986+V1032       DS       XL16       V1 output         00002B90       00000000       00000000       1987+       DS       FD       gap         00002B80       00000000       00000000       1988+*       DS       OF         00002BA0       E310       5020       0014       00000020       1990+       LGF       R1, V2ADDR       load v2 source	00002B5C	FF			1978+	DC	X' FF'	extracted CC, if test failed
00002B6C       00002BFC       1981+       DC       A(RE32+32)       address of v3 source         00002B70       00002C0C       1982+       DC       A(RE32+48)       address of v4 source         00002B74       00000010       1983+       DC       A(16)       result length         00002B80       00000000       1984+REA32       DC       A(RE32)       result address         00002B80       00000000       1985+       DS       FD       gap         00002B90       00000000       00000000       1986+V1032       DS       XL16       V1 output         00002B90       00000000       00000000       1987+       DS       FD       gap         00002BA0       1989+X32       DS       OF         00002BA0       E310       5020       0014       00000000       1990+       LGF       R1, V2ADDR       load v2 source								
00002B74       00000010       1983+       DC       A(16)       result length         00002B78       00002BDC       1984+REA32       DC       A(RE32)       result address         00002B80       00000000       1985+       DS       FD       gap         00002B88       00000000       00000000       1986+V1032       DS       XL16       V1 output         00002B90       00000000       00000000       1987+       DS       FD       gap         00002BA0       1989+X32       DS       OF         00002BA0       E310       5020       0014       00000020       1990+       LGF       R1, V2ADDR       load v2 source	00002B6C	00002BFC			1981+	DC	A(RE32+32)	address of v3 source
00002B78       00002BDC       1984+REA32       DC A(RE32)       result address         00002B80       00000000       1985+       DS FD gap         00002B88       00000000       00000000       1986+V1032       DS XL16       V1 output         00002B90       00000000       1987+       DS FD gap         00002B80       1988+*       1989+X32       DS OF         00002BA0       E310 5020 0014       00000020 1990+       LGF R1, V2ADDR       load v2 source								
00002B88 00000000 00000000 1986+V1032 DS XL16 V1 output 00002B90 0000000 00000000 1987+ DS FD gap 00002BA0 1989+X32 DS 0F 00002BA0 E310 5020 0014 0000000 1990+ LGF R1, V2ADDR load v2 source	00002B78	00002BDC			1984+REA32	DC	A(RE32)	result address
00002B90 00000000 00000000 00002B98 0000000 00000000 1987+ DS FD gap 1988+* 00002BA0 0000000 0014 0000000 1990+ LGF R1, V2ADDR load v2 source								gap V1 output
00002BA0	00002B90 00002B98	0000000 00000000			1987+			
00002BA0 E310 5020 0014 00000020 1990+ LGF R1, V2ADDR load v2 source	00002BA0					DS	0F	
UUUUUUUU 1991T YL Y&&, U(N1) USE Y&& LU LEST UECUUEI	00002BA0 00002BA6	E310 5020 0014 E761 0000 0806			1990+			load v2 source use v22 to test decoder

ASMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS					04 Apr 2025	12: 54: 34	Page	44
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00002BB2	E310 5024 0014 E771 0000 0806		00000024	1992+ 1993+	LGF VL		load v3 source use v23 to test decoder			
00002BBE 00002BC4	E310 5028 0014 E781 0000 0806 E766 7120 8F8B		00000028 00000000	1994+ 1995+ 1996+		V22, V22, V23, V24, 1,		is a sour	ce)	
00002BCE 00002BD2	B98D 0020 5020 500C E760 5040 080E		0000000C 00002B88	1997+ 1998+ 1999+	ST VST	R2, R0 R2, CCPSW V22, V1032	extract psw to save CC save v1 output			
00002BD8 00002BDC 00002BDC	07FB			2000+ 2001+RE32 2002+	BR DC DROP	OF R5	return xl16 expected result	***		
00002BDC 00002BE4	00000000 00000000 00000000 00000000			2003	DC			V1		
00002BF4	<b>AAFDFEFF 01020304</b>			2004	DC			v2		
00002C04				2005	DC			<b>v</b> 3		
				2006	DC	XL16' 00000000000000	0004 00000000000000000'	<b>v4</b>		
				2007						
00000000				2008 *Word 2009		VSTRS, 2, 2, 2		full match		
00002C20 00002C20		00002C20		2010+ 2011+	DS USING	0FD *, R5	base for test data and t	test routin	e	
00002C20 00002C24	00002C78 0021			2012+T33 2013+	DC DC		address of test routine test number			
00002C26 00002C27	00 02			2014+ 2015+	DC DC	X' 00' HL1' 2'	m5 used			
00002C28	02			2016+	DC	HL1' 2'	m6 used			
00002C2A	02 0D			2017+ 2018+	DC DC	HL1' 2' HL1' 13'	CC CC failed mask			
00002C2C 00002C34	00000000 00000000 EE			2019+ 2020+	DS DC	2F X' FF'	extracted PSW after test extracted CC, if test f			
00002C35	E5E2E3D9 E2404040			2021+	DC	CL8' VSTRS'	instruction name	arreu		
	00002CC4 00002CD4			2022+ 2023+	DC DC	A(RE33+16) A(RE33+32)	address of v2 source address of v3 source			
00002C44 00002C48 00002C4C	00002CE4 00000010			2024+ 2025+	DC DC	A(RE33+48)	address of v4 source result length			
00002C50	00002CB4			2026+REA33	DC	A(RE33)	result address			
00002C58 00002C60	00000000 00000000 0000000 00000000			2027+ 2028+V1033	DS DS	FD XL16	gap V1 output			
00002C68				2029+ 2030+*	DS	FD	gap			
00002C78	E210 5020 0014		0000000	2031+X33	DS	OF	lood vo comme			
	E310 5020 0014 E761 0000 0806		00000020 00000000	2032+ 2033+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
00002C84	E310 5024 0014		00000024	2034+	LGF	R1, V3ADDR	load v3 source			
	E771 0000 0806 E310 5028 0014		00000000 0000028	2035+ 2036+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source			
00002C96	E781 0000 0806		00000000	2037+	VL	v24, 0(R1)	use v24 to test decoder		`	
	E766 7220 8F8B B98D 0020			2038+ 2039+		V22, V22, V23, V24, 2, R2, R0	2 instruction (dest extract psw	is a sour	ce)	
00002CA6	5020 500C		000000C	2040+	ST	R2, CCPSW	to save CC			
	E760 5040 080E 07FB		00002C60	2041+ 2042+	VST BR	V22, V1033 R11	save v1 output return			

ASMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS					04 Apr 2025	12: 54: 34	Page	45
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00002CB4 00002CB4	0000000 0000000			2043+RE33 2044+	DROP	<b>R5</b>	xl16 expected result	¥74		
00002CB4 00002CBC	00000000 00000000 0000000 00000000			2045	DC		0000 0000000000000000000000000000000000	V1		
	01020304 F4F5F6F7 AAFDFEFF 01020304			2046	DC	XL16' 01020304F4F5F	6F7 AAFDFEFF01020304'	v2		
00002CD4 00002CDC	01020304 05060708 090A0B0C 0D0E0F10			2047			0708 090A0B0C0D0E0F10'	v3		
00002CE4 00002CEC				2048 2049	DC	XL16' 00000000000000	0004 000000000000000000	<b>v4</b>		
				2050 *Full N	Antch: at	beginning of vect	or (and partial at end	of vector)		
				2051 *Byte 2052	VRR D	VSTRS, 0, 2, 2	_	full match	1	
00002CF8		000000000		2053+	DS	OFD	1 0 1 1			
00002CF8 00002CF8	00002D50	00002CF8		2054+ 2055+T34	USI NG DC		base for test data and address of test routine		ıe	
00002CFC	0022			2056+	DC	H'34'	test number			
00002CFE 00002CFF	00 00			2057+ 2058+		X' 00' HL1' 0'	m5 used			
00002D00	02			2059+	DC	HL1' 2' HL1' 2'	m6 used CC			
00002D01 00002D02	02 0D			2060+ 2061+		HL1' 13'	CC failed mask			
00002D04 00002D0C	00000000 00000000 FF			2062+ 2063+	DS DC	2F X' FF'	extracted PSW after te extracted CC, if test			
00002D0D	E5E2E3D9 E2404040			2064+	DC	CL8' VSTRS'	instruction name	1 al 1 eu		
00002D18 00002D1C	00002D9C 00002DAC			2065+ 2066+			address of v2 source address of v3 source			
00002D20	00002DBC			2067+	DC	A(RE34+48)	address of v4 source			
00002D24 00002D28	00000010 00002D8C			2068+ 2069+REA34	DC DC	A(16) A(RE34)	result length result address			
00002D30	00000000 00000000			2070+	DS	FD	gap			
00002D38 00002D40	$\begin{array}{cccc} 00000000 & 00000000 \\ 00000000 & 00000000$			2071+V1034	DS	XL16	V1 output			
00002D48	00000000 00000000			2072+	DS	FD	gap			
00002D50				2073+* 2074+X34	DS	<b>OF</b>				
00002D50 00002D56	E310 5020 0014 E761 0000 0806		00000020 00000000	2075+ 2076+			load v2 source use v22 to test decoder			
00002D5C	E310 5024 0014		0000024	2077+	LGF	R1, V3ADDR	load v3 source			
00002D62 00002D68	E771 0000 0806 E310 5028 0014		00000000 0000028	2078+ 2079+			use v23 to test decoder load v4 source			
00002D6E	E781 0000 0806		00000020	2080+	VL	v24, 0(R1)	use v24 to test decoder			
00002D74 00002D7A	E766 7020 8F8B B98D 0020			2081+ 2082+	VSTRS EPSW	V22, V22, V23, V24, 0, R2 R0	2 instruction (des extract psw	t is a sour	rce)	
00002D7E	5020 500C		000000C	2083+	ST	R2, CCPSW	to save CC			
00002D82 00002D88	E760 5040 080E 07FB		00002D38	2084+ 2085+	VST BR	V22, V1034 R11	save v1 output return			
00002D8C				2086+RE34	DC	<b>OF</b>	xl16 expected result			
00002D8C 00002D8C	00000000 00000000			2087+ 2088		R5 XL16' 00000000000000	000 00000000000000000	V1		
00002D94 00002D9C	00000000 00000000 01020304 F4F5F6F7			2089	DC	XL16' 01020304F4F5F	6F7 AAFDFEFFBB010203'	v2		
00002DA4	AAFDFEFF BB010203			2090			0708 090A0B0C0D0E0F10'	v3		
דעעשטטטד	OCCUPACE OPOTOLIO									

SMA Ver.	0. 7. 0 zv	ector- e7- 2	5-VSTRS					04 Apr 2025	12: 54: 34	Page
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT					
0002DBC 0002DC4	00000000					DC	XL16' 00000000000000	0004 0000000000000000000000000000000000	<b>v4</b>	
					2092 2093 *Hal fword	I				
					2094		VSTRS, 1, 2, 2		full match	1
0002DD0					2095+	DS	OFD			
0002DD0	00000E00		00002DD0		2096+	USING		base for test data and	test routir	1e
0002DD0 0002DD4	00002E28 0023				2097+T35 2098+	DC DC	A(X35) H' 35'	address of test routine test number		
0002DD4	0023				2099+	DC DC	X' 00'	test number		
0002DD7	01				2100+	DC	HL1' 1'	m5 used		
0002DD8	02				2101+	DC	HL1' 2'	m6 used		
0002DD9	02				2102+	DC	HL1' 2'	CC		
0002DDA	<b>OD</b>	0000000			2103+	DC	<b>Ш</b> 1' 13'	CC failed mask	. (1 (0)	
0002DDC 0002DE4	00000000 FF	00000000			2104+ 2105+	DS DC	2F X' FF'	extracted PSW after test extracted CC, if test		
0002DE5	E5E2E3D9	E2404040			2105+ 2106+	DC DC	CL8' VSTRS'	instruction name	arreu	
0002DE0	00002E74	L2 10 10 10			2107+	DC	A(RE35+16)	address of v2 source		
0002DF4	00002E84				2108+	DC	A(RE35+32)	address of v3 source		
0002DF8	00002E94				2109+	DC	A(RE35+48)	address of v4 source		
0002DFC	00000010				2110+	DC		result length		
0002E00	00002E64	0000000			2111+REA35	DC	A(RE35)	result address		
0002E08 0002E10	00000000				2112+ 2113+V1035	DS DS	FD XL16	gap V1 output		
0002E10	0000000				2113+V1U33	אט	ALIO	vi output		
0002E10	00000000				2114+	DS	FD	gap		
					2115+*			8-T		
0002E28					2116+X35	DS	<b>OF</b>	_		
0002E28	E310 5020			00000020	2117+	LGF	R1, V2ADDR	load v2 source		
0002E2E 0002E34	E761 0000 E310 5024			00000000 00000024	2118+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder		
0002E3A	E771 0000			00000024	2119+ 2120+	VL	v23, 0(R1)	load v3 source use v23 to test decoder		
0002E3A	E310 5028			00000000		LGF	R1, V4ADDR	load v4 source		
0002E46	E781 0000			00000000		VL	v24, 0(R1)	use v24 to test decoder		
0002E4C	E766 7120				2123+		V22, V22, V23, V24, 1,	2 instruction (des	t is a sour	rce)
0002E52	B98D 0020			0000000	2124+		R2, R0	extract psw		
0002E56 0002E5A	5020 500C E760 5040			000000C 00002E10		ST VST	R2, CCPSW	to save CC		
0002E3A 0002E60	07FB	UOUE		UUUUZEIU	2126+ 2127+	BR	V22, V1035 R11	save v1 output return		
0002E64	OIID				2128+RE35	DC		xl16 expected result		
0002E64					2129+	DROP	R5			
0002E64	00000000				2130	DC	XL16' 00000000000000	000 00000000000000000000	V1	
0002E6C	00000000				0101	D.C.	WI 101 0400000 4E4EE		0	
0002E74 0002E7C	01020304				2131	DC	XL16 01020304F4F5F	6F7 AAFDFEFFBBBB0102'	v2	
0002E7C	<b>AAFDFEFF</b> 01020304				2132	DC	XI.16' 0102030405060	0708 090A0B0C0D0E0F10'	$\mathbf{v3}$	
0002E8C	090A0B0C				WIUW	DC	ALIU VIVAUJUTUJUUU	7700 OOOAODOCODUEOFIO	<b>V G</b>	
0002E94	00000000				2133	DC	XL16' 00000000000000	0004 0000000000000000000000	<b>v4</b>	
0002E9C	0000000									
					2134					
					2135 *Word	WDD P	VCTDC O O		C-11 1	_
					2136 2137+	VKK_D DS	VSTRS, 2, 2, 2 OFD		full match	1
ハハしろじょる					61J/T	טע	ΛT, Π			
0002EA8 0002EA8			00002FAR			<b>HSTNC</b>	* R5	hase for test data and t	test routin	16
0002EA8 0002EA8 0002EA8	00002F00		00002EA8		2138+	USI NG DC		base for test data and address of test routine	test routin	1e

	0. 7. 0 zvector-e7-		ADDDO	CTN/IP			r	12: 54: 34 Page
.0C	OBJECT CODE	ADDR1	ADDR2	STMF				
				2178 *			langth Co. 70 70 4 60	0
				2179 * case 3 2180 *	- full	l match; V3 substr	length from ZS: ZS=1 CC	=2
					tch: at	t beginning of vect	tor	
				2182 *Byte	cen. u	e beginning of veet		
				2183	VRR_D	VSTRS, 0, 2, 2		full match
002F80				2184+	DS	OFD		
002F80	00000000	00002F80		2185+	USING		base for test data and	test routine
002F80	00002FD8			2186+T37	DC	A(X37)	address of test routine	
002F84 002F86	0025 00			2187+ 2188+	DC DC	H' 37' X' 00'	test number	
002F87	00			2189+	DC	HL1' 0'	m5 used	
002F88	02			2190+	DC	HL1' 2'	m6 used	
002F89	02			2191+	DC	HL1' 2'	CC	
002F8A	OD			2192+	DC	HL1' 13'	CC failed mask	
002F8C	0000000 00000000			2193+	DS	<b>2F</b>	extracted PSW after tes	st (has CC)
002F94	FF			2194+	DC	X' FF'	extracted CC, if test:	fai l ed
002F95	E5E2E3D9 E2404040			2195+	DC	CL8' VSTRS'	instruction name	
002FA0	00003024			2196+	DC	A(RE37+16)	address of v2 source	
002FA4	00003034			2197+	DC	A(RE37+32)	address of v3 source	
002FA8 002FAC	00003044 00000010			2198+ 2199+	DC DC	A(RE37+48) A(16)	address of v4 source result length	
002FB0	0000010			2200+REA37	DC DC	A(RE37)	result address	
002FB8	00000000 00000000			2201+	DS	FD	gap	
002FC0	0000000 00000000			2202+V1037	DS	XL16	V1 output	
002FC8	00000000 00000000							
002FD0	0000000 00000000			2203+	DS	FD	gap	
				2204+*			-	
002FD8	F040 F000 0044		0000000	2205+X37	DS	OF		
002FD8	E310 5020 0014		00000020	2206+	LGF	R1, V2ADDR	load v2 source	
002FDE	E761 0000 0806		00000000 0000024	2207+	VL LCE	v22, 0(R1)	use v22 to test decoder	
002FE4 002FEA	E310 5024 0014 E771 0000 0806		00000024	2208+ 2209+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder	
	E310 5028 0014		00000000		LGF	R1, V4ADDR	load v4 source	
002FF6	E781 0000 0806		00000000		VL	v24, 0(R1)	use v24 to test decoder	
002FFC	E766 7020 8F8B			2212+		V22, V22, V23, V24, 0,		
003002	B98D 0020			2213+	<b>EPSW</b>	R2, R0	extract psw	,
003006	5020 500C		000000C	2214+	ST	R2, CCPSW	to save CC	
00300A	E760 5040 080E		00002FC0	2215+	VST	V22, V1037	save v1 output	
003010	07FB			2216+	BR	R11	return	
003014 003014				2217+RE37 2218+	DC DROP	OF R5	xl16 expected result	
003014 003014	00000000 00000000			2218+ 2219	DROP DC		0000 00000000000000000	V1
003014 00301C	0000000 0000000			ww 1 U	DC	VIIA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA		V 1
003016	01020304 F4F5F6F7			2220	DC	XL16' 01020304F4F51	F6F7 01020304AAFDFEFF'	v2
00302C	01020304 AAFDFEFF							· ·
003034	01020300 05060700			2221	DC	XL16' 0102030005060	0700 090A0B0C0D0E0F10'	v3
00303C	O9OAOBOC ODOEOF10							
003044	00000000 00000004			2222	DC	XL16' 00000000000000	0004 00000000000000000	v4
00304C	00000000 00000000			0000				
				2223	ı			
				2224 *Hal fword 2225		VSTRS, 1, 2, 2		full match
003058				2226+	DS	0FD		Tull Hatth
		00000000		2227+		*, <b>R</b> 5	base for test data and	tost moutine
003058		00003058		2221+	OPINE.	, N.J	Dase for rest data and	Lest rolline

	0.7.0 zvector-e7-2						04 Apr 2025 12: 54: 34 Page	49
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
0000305C	0026			2229+	DC	H' 38'	test number	
0000305E 0000305F	00 01			2230+ 2231+	DC DC	X' 00' HL1' 1'	m5 used	
00003031	02			2232+	DC	HL1' 2'	m6 used	
00003061	02			2233+	DC	HL1' 2'	CC	
00003062	<b>OD</b>			2234+	DC	<b>Ш</b> 1' 13'	CC failed mask	
00003064 0000306C	00000000 00000000 FF			2235+ 2236+	DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed	
0000306D	E5E2E3D9 E2404040			2237+	DC	CL8' VSTRS'	instruction name	
00003078	000030FC			2238+	DC	A(RE38+16)	address of v2 source	
0000307C	0000310C			2239+	DC	A(RE38+32)	address of v3 source	
00003080 00003084	0000311C 00000010			2240+ 2241+	DC DC	A(RE38+48) A(16)	address of v4 source	
00003084	0000010 000030EC			2242+REA38	DC DC	A(RE38)	result length result address	
00003090	0000000 0000000			2243+	DS	FD		
00003098	00000000 00000000			2244+V1038	DS	XL16	gap V1 output	
000030A0	00000000 00000000			0045	DC.	EN		
000030A8	0000000 00000000			2245+ 2246+*	DS	FD	gap	
000030В0				2247+X38	DS	0F		
000030B0	E310 5020 0014		00000020	2248+	LGF	R1, V2ADDR	load v2 source	
000030B6	E761 0000 0806		0000000	2249+	VL LCT	v22, 0(R1)	use v22 to test decoder	
000030BC 000030C2	E310 5024 0014 E771 0000 0806		00000024 00000000	2250+ 2251+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder	
000030C2 000030C8	E310 5028 0014		0000000	2252+	LGF	R1, V4ADDR	load v4 source	
000030CE	E781 0000 0806		00000000	2253+	VL	v24, 0(R1)	use v24 to test decoder	
000030D4	E766 7120 8F8B			2254+	VSTRS	V22, V22, V23, V24, 1	l, 2 instruction (dest is a source)	
000030DA 000030DE	B98D 0020		0000000	2255+ 2256+	EPSW	R2, R0 R2, CCPSW	extract psw	
000030E2	5020 500C E760 5040 080E		0000000C 00003098	2257+	ST VST	V22, V1038	to save CC save v1 output	
000030E8	07FB		0000000	2258+	BR	R11	return	
000030EC				2259+RE38	DC	<b>OF</b>	xl16 expected result	
000030EC	0000000 0000000			2260+	DROP	R5	00000 000000000000000 V1	
000030EC 000030F4	00000000 00000000 0000000 00000000			2261	DC	YF10, 000000000000	00000 00000000000000000 V1	
	01020304 F4F5F6F7			2262	DC	XL16' 01020304F4F5	5F6F7 01020304AAFDFEFF' v2	
00003104	01020304 AAFDFEFF							
	01020000 05060000			2263	DC	XL16' 010200000506	60000 090A0B0C0D0E0F10' v3	
	090A0B0C 0D0E0F10 00000000 00000004			2264	DC	XL16' 000000000000	00004 0000000000000000' v4	
00003124	00000000 00000000			2265				
				2266 *Word				
				2267		VSTRS, 2, 2, 2	full match	
00003130		00000100		2268+	DS	OFD * DE	has for test data and test worth	
00003130 00003130	00003188	00003130		2269+ 2270+T39	USI NG DC	*, K5 A(X39)	base for test data and test routine address of test routine	
00003130	0003138			2271+	DC	H' 39'	test number	
00003136	00			2272+	DC	X' 00'		
00003137	02			2273+	DC	HL1' 2'	m5 used	
$00003138 \\ 00003139$	02 02			2274+ 2275+	DC DC	HL1'2' HL1'2'	m6 used CC	
00003139 0000313A	0D			2276+	DC DC	HL1' 13'	CC failed mask	
0000313C	0000000 00000000			2277+	DS	2F	extracted PSW after test (has CC)	
00003144	FF			2278+	DC	X' FF'	extracted CC, if test failed	
00003145	E5E2E3D9 E2404040			2279+	DC	CL8' VSTRS'	instruction name	

ASMA Ver.	0.7.0 zvector-e7-2	25-VSTRS					04 Apr 2025 12: 54: 34 Pag	ge 50
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
00003150	000031D4			2280+	DC	A(RE39+16)	address of v2 source	
00003154	000031E4			2281+	DC	A(RE39+32)	address of v3 source	
00003158	000031F4			2282+	DC	A(RE39+48)	address of v4 source	
0000315C	0000010			2283+	DC	A(16)	result length	
00003160	000031C4			2284+REA39	DC	A(RE39)	result address	
00003168	0000000 00000000			2285+	DS	FD	gap V1 output	
00003170	0000000 0000000			2286+V1039	DS	XL16	V1 output	
00003178	0000000 00000000							
00003180	0000000 00000000			2287+ 2288+*	DS	FD	gap	
00003188				2289+X39	DS	<b>0F</b>		
00003188	E310 5020 0014		00000020	2290+	LGF	R1, V2ADDR	load v2 source	
0000318E	E761 0000 0806		00000020	2291+	VL	v22, O(R1)	use v22 to test decoder	
00003194	E310 5024 0014		00000000	2292+	LGF	R1, V3ADDR	load v3 source	
0000319A	E771 0000 0806		00000024	2293+	VL	v23, O(R1)	use v23 to test decoder	
0000313A	E310 5028 0014		00000000	2294+	LGF	R1, V4ADDR	load v4 source	
000031A6	E781 0000 0806		00000000	2295+	VL	v24, 0(R1)	use v24 to test decoder	
000031AC	E766 7220 8F8B		0000000	2296+		V22, V22, V23, V24, 2,		
000031B2	B98D 0020			2297+	<b>EPSW</b>	R2, R0	extract psw	
000031B6	5020 500C		000000C	2298+	ST	R2, CCPSW	to save CC	
000031BA	E760 5040 080E		00003170	2299+	VST	V22, V1039	save v1 output	
000031C0	07FB			2300+	BR	R11	return	
000031C4				2301+RE39	DC	<b>OF</b>	xl16 expected result	
000031C4				2302+	DROP	<b>R5</b>	•	
000031C4 000031CC	00000000 00000000 0000000 00000000			2303	DC	XL16' 0000000000000	0000 0000000000000000' V1	
000031D4 000031DC	01020304 F4F5F6F7 01020304 05AAAAFF			2304	DC	XL16' 01020304F4F5	F6F7 0102030405AAAAFF' v2	
000031E4	01020304 00000000			2305	DC	XL16' 010203040000	0000 000000000D0E0F10' v3	
000031EC 000031F4	00000000 0D0E0F10 00000000 00000004			2306	DC	XL16' 0000000000000	0004 0000000000000000' v4	
000031FC	00000000 00000000			2307				
				2308 *Full Ma 2309 *Byte	tch: at	t end of vector		
				2310		VSTRS, 0, 2, 2	full match	
00003208				2311+	DS	OFD		
00003208		00003208		2312+	USING		base for test data and test routine	
00003208	00003260			2313+T40	DC	A(X40)	address of test routine	
0000320C	0028			2314+	DC	H' 40'	test number	
0000320E	00			2315+	DC	X' 00'	r 1	
0000320F	00			2316+	DC	HL1' 0'	m5 used	
00003210	02			2317+	DC	HL1' 2'	m6 used	
00003211	02 OD			2318+	DC	HL1' 2'	CC Coiled and all	
00003212	OD			2319+	DC DC	Ш1' 13'	CC failed mask	
00003214	00000000 00000000			2320+	DS	2F	extracted PSW after test (has CC)	
0000321C	FF			2321+	DC	X' FF'	extracted CC, if test failed	
0000321D	E5E2E3D9 E2404040			2322+	DC	CL8' VSTRS'	instruction name	
00003228	000032AC			2323+	DC	A(RE40+16)	address of v2 source	
0000322C	000032BC			2324+	DC	A(RE40+32)	address of v4 source	
00003230	000032CC			2325+ 2326+	DC DC	A(RE40+48)	address of v4 source	
00003234 00003238	00000010 0000329C			2320+ 2327+REA40	DC DC	A(16) A(RE40)	result length result address	
00003238	00003290			2328+	DS	FD		
00003248 00003250	0000000 0000000 0000000 00000000 0000000			2329+V1040	DS DS	XL16	gap V1 output	

	0. 7. 0 zvector- e7-	25-VSTRS					04 Apr 2025	12: 54: 34	Page 51
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00003258	00000000 00000000			2330+ 2331+*	DS	FD	gap		
00003260 00003260	E310 5020 0014		00000020	2332+X40 2333+	DS LGF	OF R1, V2ADDR	load v2 source		
00003266	E761 0000 0806		00000020	2334+	VL	v22, 0(R1)	use v22 to test decoder		
0000326C	E310 5024 0014		00000024	2335+	LGF	R1, V3ADDR	load v3 source		
00003272 00003278	E771 0000 0806 E310 5028 0014		00000000 00000028	2336+ 2337+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source	•	
00003278 0000327E	E781 0000 0806		00000028	2338+	VL	v24, O(R1)	use v24 to test decoder	•	
00003284	E766 7020 8F8B			2339+	<b>VSTRS</b>	V22, V22, V23, V24, 0	, 2 instruction (des		ce)
0000328A	B98D 0020		0000000	2340+	EPSW	R2, R0	extract psw		
0000328E 00003292	5020 500C E760 5040 080E		0000000C 00003248	2341+ 2342+	ST VST	R2, CCPSW V22, V1040	to save CC save v1 output		
00003298	07FB		00000240	2343+	BR	R11	return		
0000329C				2344+RE40	DC	0F	xl16 expected result		
0000329C 0000329C	0000000 0000000C			2345+ 2346	DROP DC	R5	000C 00000000000000000'	V1	
0000329C	0000000 00000000			2340	ьс	ALIO UUUUUUUUUU	0000 0000000000000000000000000000000000	V I	
000032AC	F0F1F2F3 F4F5F6F7			2347	DC	XL16' F0F1F2F3F4F5	F6F7 F8F9FAFB01020304'	v2	
000032B4	F8F9FAFB 01020304			0040	DC	VI 1010100000000000000000000000000000000	0700 00040000000000000101	0	
000032BC 000032C4	01020300 05060700 090A0B0C 0D0E0F10			2348	DC	AL10 010203000300	0700 090A0B0C0D0E0F10'	v3	
000032CC	0000000 00000004			2349	DC	XL16' 000000000000	0004 00000000000000000'	$\mathbf{v4}$	
000032D4	00000000 00000000			0050					
				2350 2351 *Halfwor		Vicinity of the control of the contr			
000032E0				2352 2353+	VKK_D DS	VSTRS, 1, 2, 2 OFD		full match	
000032E0		000032E0		2354+	USING		base for test data and	test routin	e
000032E0	00003338			2355+T41	DC	A(X41)	address of test routine		
000032E4 000032E6	0029			2356+	DC				
	00					H' 41'	test number		
	00 01			2357+	DC	X' 00'			
000032E7 000032E8	01 02			2357+ 2358+ 2359+	DC DC DC	X' 00' HL1' 1' HL1' 2'	m5 used m6 used		
000032E7 000032E8 000032E9	01 02 02			2357+ 2358+ 2359+ 2360+	DC DC DC DC	X' 00' HL1' 1' HL1' 2' HL1' 2'	m5 used m6 used CC		
000032E7 000032E8 000032E9 000032EA	01 02 02 0D			2357+ 2358+ 2359+ 2360+ 2361+	DC DC DC DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13'	m5 used m6 used CC CC failed mask		
000032E7 000032E8 000032E9 000032EA 000032EC 000032F4	01 02 02 0D 00000000 00000000 FF			2357+ 2358+ 2359+ 2360+ 2361+ 2362+ 2363+	DC DC DC DC DC DC DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF'	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test	st (has CC)	
000032E7 000032E8 000032E9 000032EA 000032EC 000032F4 000032F5	01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040			2357+ 2358+ 2359+ 2360+ 2361+ 2362+ 2363+ 2364+	DC DC DC DC DC DC DC DC DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS'	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name	st (has CC)	
000032E7 000032E8 000032E9 000032EA 000032FC 000032F4 000032F5 00003300	01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 00003384			2357+ 2358+ 2359+ 2360+ 2361+ 2362+ 2363+ 2364+ 2365+	DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE41+16)	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source	st (has CC)	
000032E7 000032E8 000032E9 000032EA 000032EC 000032F4 000032F5 00003300 00003304	01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 00003384 00003394 000033A4			2357+ 2358+ 2359+ 2360+ 2361+ 2362+ 2363+ 2364+ 2365+ 2366+ 2367+	DC DC DC DC DS DC DC DC DC DC DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE41+16) A(RE41+32) A(RE41+48)	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source	st (has CC)	
000032E7 000032E8 000032E9 000032EA 000032EC 000032F4 000033F5 00003300 00003304 00003308	01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 00003384 00003394 000033A4 00000010			2357+ 2358+ 2359+ 2360+ 2361+ 2362+ 2363+ 2364+ 2365+ 2366+ 2367+ 2368+	DC DC DC DC DS DC DC DC DC DC DC DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE41+16) A(RE41+32) A(RE41+48) A(16)	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length	st (has CC)	
000032E7 000032E8 000032E9 000032EA 000032F4 000032F5 00003300 00003304 00003308 0000330C 00003310	01 02 02 0D 0D 00000000 00000000 FF E5E2E3D9 E2404040 00003384 00003394 000033A4 00000010 00003374			2357+ 2358+ 2359+ 2360+ 2361+ 2362+ 2363+ 2364+ 2365+ 2366+ 2367+ 2368+ 2369+REA41	DC DC DC DC DS DC DC DC DC DC DC DC DC DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE41+16) A(RE41+32) A(RE41+48) A(16) A(RE41)	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address	st (has CC)	
000032E7 000032E8 000032E9 000032EA 000032EC 000032F4 000033F5 00003300 00003304 00003308	01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 00003384 00003394 000033A4 00000010			2357+ 2358+ 2359+ 2360+ 2361+ 2362+ 2363+ 2364+ 2365+ 2366+ 2367+ 2368+	DC DC DC DC DS DC DC DC DC DC DC DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE41+16) A(RE41+32) A(RE41+48) A(16)	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address	st (has CC)	
000032E7 000032E8 000032E9 000032EA 000032F4 000032F5 00003300 00003304 00003308 0000330C 00003310 00003318 00003320 00003328	01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 00003384 00003394 000033A4 00000010 00003374 00000000 00000000 00000000 00000000 000000			2357+ 2358+ 2359+ 2360+ 2361+ 2362+ 2363+ 2364+ 2365+ 2366+ 2367+ 2368+ 2369+REA41 2370+ 2371+V1041	DC D	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE41+16) A(RE41+32) A(RE41+48) A(16) A(RE41) FD XL16	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output	st (has CC)	
000032E7 000032E8 000032E9 000032EA 000032F4 000032F5 00003300 00003304 00003308 0000330C 00003310 00003318 00003320	01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 00003384 00003394 000003374 00000010 00003374 00000000 00000000 00000000 00000000			2357+ 2358+ 2359+ 2360+ 2361+ 2362+ 2363+ 2364+ 2365+ 2366+ 2367+ 2368+ 2369+REA41 2370+	DC D	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE41+16) A(RE41+32) A(RE41+48) A(16) A(RE41) FD	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address	st (has CC)	
000032E7 000032E8 000032E9 000032EA 000032EC 000032F4 00003300 00003304 00003308 0000330C 00003310 00003318 00003320 00003328 00003330	01 02 02 0D 00000000 000000000 FF E5E2E3D9 E2404040 00003384 00003394 000003374 00000010 00003374 00000000 00000000 00000000 00000000 000000			2357+ 2358+ 2359+ 2360+ 2361+ 2362+ 2363+ 2365+ 2366+ 2367+ 2368+ 2369+REA41 2370+ 2371+V1041 2372+ 2373+* 2374+X41	DC D	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE41+16) A(RE41+32) A(RE41+48) A(16) A(RE41) FD XL16  FD OF	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output	st (has CC)	
000032E7 000032E8 000032E9 000032EA 000032EC 000032F4 00003300 00003304 00003308 0000330C 00003310 00003318 00003320 00003320 00003338 00003338	01 02 02 0D 00000000 00000000000000000003384 00003394 00003374 00000010 00003374 00000000 00000000 00000000 00000000 000000		00000020	2357+ 2358+ 2359+ 2360+ 2361+ 2362+ 2363+ 2364+ 2365+ 2366+ 2367+ 2368+ 2370+ 2371+V1041 2372+ 2373+* 2374+X41 2375+	DC D	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE41+16) A(RE41+32) A(RE41+48) A(16) A(RE41) FD XL16  FD OF R1, V2ADDR	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source	st (has CC) failed	
000032E7 000032E8 000032E9 000032EA 000032EC 000032F4 00003300 00003304 00003304 0000330C 00003310 00003318 00003320 00003320 00003338 00003338	01 02 02 0D 00000000 000000000 FF E5E2E3D9 E2404040 00003384 00003394 00003374 00000010 00003374 00000000 00000000 00000000 00000000 000000		00000000	2357+ 2358+ 2359+ 2360+ 2361+ 2362+ 2363+ 2364+ 2365+ 2366+ 2367+ 2368+ 2369+REA41 2370+ 2371+V1041 2372+ 2373+* 2374+X41 2375+ 2376+	DC D	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE41+16) A(RE41+32) A(RE41+48) A(16) A(RE41) FD XL16  FD  OF R1, V2ADDR v22, O(R1)	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap  load v2 source use v22 to test decoder	st (has CC) failed	
000032E7 000032E8 000032E9 000032EA 000032EC 000032F4 000033F5 00003300 00003304 0000330C 00003310 00003310 00003320 00003320 00003320 00003338 00003338 00003338	01 02 02 0D 00000000 000000000000000000003384 00003384 000033A4 00000010 00003374 00000000 00000000 00000000 00000000 000000		00000000 00000024 00000000	2357+ 2358+ 2359+ 2360+ 2361+ 2362+ 2363+ 2364+ 2365+ 2366+ 2367+ 2368+ 2370+ 2371+V1041 2372+ 2373+* 2374+X41 2375+ 2376+ 2377+ 2378+	DC D	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE41+16) A(RE41+32) A(RE41+48) A(16) A(RE41) FD XL16  FD  OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source	st (has CC) failed	
000032E7 000032E8 000032E9 000032EA 000032EC 000032F4 00003300 00003304 00003308 0000330C 00003310 00003310 00003320 00003328 00003338 00003338 00003338	01 02 02 0D 00000000 00000000000000000003384 00003384 00003394 00003374 00000010 00003374 00000000 00000000 00000000 00000000 000000		$00000000 \\ 00000024$	2357+ 2358+ 2359+ 2360+ 2361+ 2362+ 2363+ 2364+ 2365+ 2366+ 2367+ 2368+ 2370+ 2371+V1041 2372+ 2373+* 2374+X41 2375+ 2376+ 2377+ 2378+ 2379+	DC D	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE41+16) A(RE41+32) A(RE41+48) A(16) A(RE41) FD XL16  FD  OF R1, V2ADDR v22, O(R1) R1, V3ADDR	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap  load v2 source use v22 to test decoder load v3 source	st (has CC) failed	

ASMA Ver.	0. 7. 0 zvector-e7-2	25-VSTRS					04 Apr 2025	12: 54: 34 Pa	ge 53
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
	F0F1F2F3 F4F5F6F7 F8F9FAFB 01020304			2431	DC	XL16' F0F1F2F3F4F5F	F6F7 F8F9FAFB01020304'	v2	
0000346C	01020304 00000000			2432	DC	XL16' 0102030400000	0000 000000000D0E0F10'	v3	
00003474 0000347C	00000000 0D0E0F10 00000000 00000004			2433	DC	XL16' 00000000000000	0004 0000000000000000000000000000000000	$\mathbf{v4}$	
00003484	0000000 00000000			2434					
					tch: a	t middle of vector			
				2436 *Byte	MDD D	NCTEDS O O		C 11 4 1	
00002400				2437 2438+	VKK_D DS	VSTRS, 0, 2, 2		full match	
00003490 00003490		00003490		2438+ 2439+	USI NG	<b>OFD</b> * <b>P</b> 5	base for test data and	tost routino	
00003490	000034E8	00003430		2440+T43	DC	A(X43)	address of test routine		
00003494	002B			2441+	DC	H' 43'	test number		
00003496	00			2442+	DC	X' 00'			
00003497	00			2443+	DC	HL1' 0'	m5 used		
00003498	02			2444+	DC	HL1' 2'	m6 used		
00003499	02			2445+	DC	HL1'2'	CC		
0000349A	OD			2446+	DC	<b>LL1' 13'</b>	CC failed mask	. (1	
0000349C	00000000 00000000			2447+	DS	2F	extracted PSW after te		
000034A4	FF			2448+ 2449+	DC	X' FF'	extracted CC, if test	railed	
000034A5 000034B0	E5E2E3D9 E2404040 00003534			2449+ 2450+	DC DC	CL8' VSTRS' A(RE43+16)	instruction name address of v2 source		
000034B0 000034B4	00003544			2451+	DC	A(RE43+10) A(RE43+32)	address of v2 source		
000034B4	00003554			2452+	DC	A(RE43+48)	address of v4 source		
000034BC	00000010			2453+	DC	A(16)	result length		
000034C0	00003524			2454+REA43	DC	A(RE43)	result address		
000034C8	00000000 00000000			2455+	DS	FD	gap		
000034D0	0000000 00000000			2456+V1043	DS	XL16	gap V1 output		
000034D8	00000000 00000000			0.457	D.C.				
000034E0	0000000 00000000			2457+ 2458+*	DS	FD	gap		
000034E8				2459+X43	DS_	<b>0F</b>			
000034E8	E310 5020 0014		00000020		LGF	R1, V2ADDR	load v2 source		
000034EE 000034F4	E761 0000 0806 E310 5024 0014		00000000 0000024	2461+ 2462+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
000034FA	E771 0000 0806		00000024	2462+ 2463+	VL		use v23 to test decoder		
000034FA	E310 5028 0014		00000000	2464+	LGF	R1, V4ADDR	load v4 source		
00003506	E781 0000 0806		00000000	2465+	VL	v24, 0(R1)	use v24 to test decoder	•	
0000350C	E766 7020 8F8B			2466+		V22, V22, V23, V24, 0,			·)
00003512	B98D 0020			2467+	<b>EPSW</b>	R2, R0	extract psw		
00003516	5020 500C		000000C	2468+	ST	R2, CCPSW	to save CC		
0000351A	E760 5040 080E		000034D0	2469+	VST	V22, V1043	save v1 output		
00003520	07FB			2470+ 2471 - DE42	BR	R11	return		
$00003524 \\ 00003524$				2471+RE43 2472+	DC DROP	OF R5	xl16 expected result		
00003524	0000000 00000006			2472+ 2473	DKOP DC		0006 00000000000000000	V1	
0000352C	0000000 0000000			WIIU	ьс	VIIA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA		4 T	
00003534	F0F1F2F3 F4F50102			2474	DC	XL16' F0F1F2F3F4F50	0102 0304FAFBFCFDFEFF'	<b>v</b> 2	
0000353C 00003544	0304FAFB FCFDFEFF 01020300 05060700			2475	DC	XL16' 0102030005060	0700 090A0B0C0D0E0F10'	v3	
0000354C 00003554	090A0B0C 0D0E0F10 0000000 00000004			2476	DC	XL16' 00000000000000	0004 00000000000000000'	$\mathbf{v4}$	
0000355C	00000000 00000000								
				2477 2478 *Hal fwor	d				

A	ASMA Ver.	0. 7. 0 zv	ector- e7- 25	5- VSTRS					04 Apr 2025	12: 54: 34	Page	<b>54</b>
	LOC	OD IECT	CODE	ADDD 1	A DDDO	CTMT			-		Ü	
	LOC	OBJECT	CODE	ADDR1	ADDR2	STMT						
						2479		VSTRS, 1, 2, 2		full match		
	00003568					2480+	DS	OFD				
	00003568	00000700		00003568		2481+	USING		base for test data and t	est routin	e	
	00003568	000035C0				2482+T44	DC	A(X44)	address of test routine			
		002C 00				2483+ 2484+	DC DC	H' 44' X' 00'	test number			
		01				2485+		HL1'1'	m5 used			
	00033570	02				2486+		HL1' 2'	m6 used			
		02				2487+	DC	HL1' 2'	CC			
	00003572	OD				2488+		HL1' 13'	CC failed mask			
	00003574	0000000	0000000			2489+	DS	2F	extracted PSW after tes			
		FF	50404040			2490+		X' FF'	extracted CC, if test f	fai l ed		
		E5E2E3D9	E2404040			2491+			instruction name			
	00003588 0000358C	0000360C 0000361C				2492+ 2493+		A(RE44+16) A(RE44+32)	address of v2 source address of v3 source			
	0003580	0000361C 0000362C				2493+ 2494+	DC DC	A(RE44+32)	address of v4 source			
		00000020				2495+			result length			
	00003598	000035FC				2496+REA44		A(RE44)	result address			
	00035A0	0000000	0000000			2497+	DS					
	000035A8	0000000				2498+V1044	DS	XL16	gap V1 output			
	000035B0	0000000				0.400	D.C.	TIP				
(	000035B8	0000000	00000000			2499+	DS	FD	gap			
	000035C0					2500+* 2501+X44	nc	0F				
		E310 5020	0014		00000020	2502+			load v2 source			
	00035C6	E761 0000			00000020	2503+			use v22 to test decoder			
	000035CC	E310 5024			00000024	2504+		R1, V3ADDR	load v3 source			
		E771 0000			00000000	2505+			use v23 to test decoder			
		E310 5028			00000028	2506+		,	load v4 source			
		E781 0000			0000000	2507+			use v24 to test decoder		>	
	000035E4 000035EA	E766 7120 B98D 0020				2508+ 2509+	EPSW	V22, V22, V23, V24, 1, R2, R0	2 instruction (dest extract psw	is a sour	ce)	
	00035EA	5020 500C			000000C	2510+	ST	R2, CCPSW	to save CC			
		E760 5040	080E		000035A8	2511+		V22, V1044	save v1 output			
		07FB				2512+			return			
	000035FC					2513+RE44	DC	0F	xl16 expected result			
	000035FC					2514+		R5	_			
	000035FC	0000000				2515	DC	XL16' 00000000000000	0006 00000000000000000'	V1		
	00003604 0000360C	00000000 F0F1F2F3				2516	DC	VI 16' F0F1F9F9F4F50	102 0304FAFBFCFDFEFF'	$\mathbf{v2}$		
		0304FAFB				2010	ЪС	ALIO TOFFICE STAFF	0102 0304FAFBFCFBFEFF	<b>V</b> &		
		01020000				2517	DC	XL16' 0102000005060	0000 090A0B0C0D0E0F10'	v3		
		<b>090A0B0C</b>										
		00000000				2518	DC	XL16' 00000000000000	0004 0000000000000000000000	<b>v4</b>		
(	0003634	0000000	0000000			2510						
						2519 2520 *Word						
						2521 Word	VRR D	VSTRS, 2, 2, 2		full match		
(	0003640					2522+	DS	OFD				
	00003640			00003640		2523+	USING		base for test data and t	est routin	e	
		00003698				2524+T45		A(X45)	address of test routine			
	00003644 00003646	002D 00				2525+ 2526+		H' 45' X' 00'	test number			
		02				2527+		HL1'2'	m5 used			
	0003648	02				2528+		HL1' 2'	m6 used			
		02				2529+		HL1' 2'	CC			

ASMA Ver	0. 7. 0 zvector- e7- 2	25- VSTRS					04 Apr 2025	12 · 54 · 34	Page	<b>56</b>
ASM VCI.	o. r. o zvectoi er z	JO VOIRS					o4 Apr 2025	12. 54. 54	rage	30
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00003748	000037AC			2581+REA46	DC	A(RE46)	result address			
00003750	0000000 00000000			2582+	DS	FD	gap			
00003758	00000000 00000000			2583+V1046	DS	XL16	gap V1 output			
00003760	0000000 00000000						1			
00003768	0000000 00000000			2584+	DS	FD	gap			
				2585+*			8.1			
00003770				2586+X46	DS	<b>OF</b>				
00003770	E310 5020 0014		00000020	2587+	LGF	R1, V2ADDR	load v2 source			
00003776	E761 0000 0806		00000000	2588+	VL	v22, 0(R1)	use v22 to test decoder			
0000377C	E310 5024 0014		00000024	2589+	ĹĠF	R1, V3ADDR	load v3 source			
00003782	E771 0000 0806		00000000	2590+	VL	v23, 0(R1)	use v23 to test decoder			
00003788	E310 5028 0014		00000028	2591+	LGF	R1, V4ADDR	load v4 source			
0000378E	E781 0000 0806		00000000	2592+	VL	v24, 0(R1)	use v24 to test decoder			
00003794	E766 7020 8F8B		0000000	2593+		V21, U(R1) V22, V22, V23, V24, 0,		is a sour	rce)	
0000379A	B98D 0020			2594+	EPSW	R2, R0	extract psw	. 15 a Sou		
0000379E	5020 500C		000000C	2595+	ST	R2, CCPSW	to save CC			
0000373E 000037A2	E760 5040 080E		00003758	2596+	VST	V22, V1046	save v1 output			
000037A2	07FB		00003738	2597+		R11				
000037A6	O/FD			2598+RE46	BR DC	OF	return			
000037AC				2599+ 2599+	DROP	R5	xl16 expected result			
	0000000 0000000						0000 00000000000000000	V1		
000037AC	00000000 00000000			2600	DC	ALIB UUUUUUUUUUUU		V I		
000037B4	00000000 00000000			0001	DC	VI 101 01000004E4E51	20E% AAEDEEEE0100000AI	0		
000037BC	01020304 F4F5F6F7			2601	DC	XL16 01020304F4F51	F6F7 AAFDFEFF01020304'	v2		
000037C4	AAFDFEFF 01020304			0000	D.C	VI 101 010000000000000000000000000000000	0700 00010B0C0B0E0E10I	•		
000037CC	01020300 05060700			2602	DC	XL16, 0105030005060	0700 090A0B0C0D0E0F10'	v3		
000037D4	090A0B0C 0D0E0F10			0000	DC	VI 101 00000000000000	2004 0000000000000000	_		
000037DC	00000000 00000004			2603	DC	XL16, 000000000000000	0004 0000000000000000000000	<b>v4</b>		
000037E4	00000000 00000000			0004						
				2604	1					
				2605 *Hal fwor		VCTDC 1 0 0		C 11	•	
00000750				2606		VSTRS, 1, 2, 2		full matc	n	
000037F0		00000750		2607+	DS	OFD				
000037F0	00000040	000037F0		2608+	USING	*, R5	base for test data and t	est routi	ne	
000037F0				2609+T47	DC	A(X47)	address of test routine			
000037F4	002F			2610+	DC	H' 47'	test number			
000037F6	00			2611+	DC	X' 00'				
000037F7	01			2612+	DC	HL1' 1'	m5 used			
000037F8	02			2613+	DC	HL1' 2'	m6 used			
000037F9	02			2614+	DC	HL1' 2'	CC			
000037FA	OD			2615+	DC	HL1' 13'	CC failed mask	. /1		
000037FC	00000000 00000000			2616+	DS	2F	extracted PSW after tes		)	
00003804	FF			2617+	DC	X' FF'	extracted CC, if test f	ai l ed		
00003805	E5E2E3D9 E2404040			2618+	DC	CL8' VSTRS'	instruction name			
00003810	00003894			2619+	DC	A(RE47+16)	address of v2 source			
00003814	000038A4			2620+	DC	A(RE47+32)	address of v3 source			
00003818	000038B4			2621+	DC	A(RE47+48)	address of v4 source			
0000381C	0000010			2622+	DC	A(16)	result length			
00003820	00003884			2623+REA47	DC	A(RE47)	result address			
00003828	0000000 00000000			2624+	DS	FD	gap			
00003830	0000000 00000000			2625+V1047	DS	XL16	gap V1 output			
00003838	0000000 00000000						-			
00003840	0000000 00000000			2626+	DS	FD	gap			
				2627+*			-			
00003848				2628+X47	DS	0F				
00003848	E310 5020 0014		00000020	2629+	LGF	R1, V2ADDR	load v2 source			
0000384E	E761 0000 0806		00000000	2630+	VL	v22, 0(R1)	use v22 to test decoder			
						,				

	0. 7. 0 zvector- e7-2	JUNE					04 Apr 2023	12: 54: 34	Page	5
LOC	OBJECT CODE	ADDR1	ADDR2	STMF						
000395C				2682+RE48	DC	<b>OF</b>	xl16 expected result			
000395C	00000000 0000000			2683+	DROP	R5	2000 0000000000000000000000000000000000	<b>371</b>		
000395C 0003964	00000000 00000000 0000000 00000000			2684	DC	YF10, 00000000000000	0000 0000000000000000000000000000000000	V1		
00396C	01020304 F4F5F6F7			2685	DC	XL16' 01020304F4F5I	F6F7 AAFDFEFF01020304'	v2		
0003974	AAFDFEFF 01020304			0000	D.C.	W 401 0400000 40000	2000 2000200000000000000000000000000000			
000397C 0003984	01020304 00000000 00000000 0D0E0F10			2686	DC	XL16' 0102030400000	0000 000000000D0E0F10'	<b>v</b> 3		
00398C	0000000 00000004			2687	DC	XL16' 00000000000000	0004 00000000000000000	<b>v4</b>		
0003994	0000000 00000000				-					
				2688	Watah, at	- hadinning of wood	on (and nantial at and	of western)		
				2690 *Byte	waten: au	t beginning of vect	tor (and partial at end	or vector)		
				2691	VRR_D	VSTRS, 0, 2, 2		full match	h	
0039A0				2692+	DS	OFD				
0039A0 0039A0	000039F8	000039A0		2693+ 2694+T49	USING		base for test data and address of test routine		ne	
0039A0 0039A4	000039F8			2695+	DC DC	A(X49) H' 49'	test number	;		
0039A6	00			2696+	DC	X' 00'				
0039A7	00			2697+	DC	HL1' 0'	m5 used			
0039A8 0039A9	02 02			2698+ 2699+	DC DC	HL1' 2' HL1' 2'	m6 used CC			
0039A3	0D			2700+	DC	HL1' 13'	CC failed mask			
0039AC	0000000 00000000			2701+	DS	2F	extracted PSW after to		)	
0039B4	FF			2702+	DC	X' FF'	extracted CC, if test	fai l ed		
0039B5 0039C0	E5E2E3D9 E2404040 00003A44			2703+ 2704+	DC DC	CL8' VSTRS' A(RE49+16)	instruction name address of v2 source			
0039C4	00003A54			2705+	DC	A(RE49+32)	address of v2 source			
0039C8	00003A64			2706+	DC	A(RE49+48)	address of v4 source			
0039CC	00000010			2707+	DC	A(16)	result length result address			
0039D0 0039D8	00003A34 0000000 00000000			2708+REA49 2709+	DC DS	A(RE49) FD	gap			
0039E0	0000000 00000000			2710+V1049	DS	XL16	V1 output			
0039E8	00000000 00000000			0711	D.C.	FID				
0039F0	0000000 00000000			2711+ 2712+*	DS	FD	gap			
0039F8				2712+ 2713+X49	DS	<b>0F</b>				
0039F8	E310 5020 0014		00000020	2714+	LGF	R1, V2ADDR	load v2 source			
0039FE	E761 0000 0806		00000000		VL LCE	v22, 0(R1)	use v22 to test decoder	•		
003A04 003A0A	E310 5024 0014 E771 0000 0806		00000024 00000000		LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder	•		
003A10	E310 5028 0014		00000028		LGF	R1, V4ADDR	load v4 source			
003A16	E781 0000 0806		0000000		VL	v24, 0(R1)	use v24 to test decoder			
003A1C 003A22	E766 7020 8F8B B98D 0020			2720+ 2721+		V22, V22, V23, V24, 0, R2, R0	2 instruction (desertance extract psw	st is a sour	rce)	
003A26	5020 500C		000000C	2722+	ST	R2, CCPSW	to save CC			
003A2A	E760 5040 080E		000039E0	2723+	VST	V22, V1049	save v1 output			
003A30	07FB			2724+	BR	R11	return			
003A34 003A34				2725+RE49 2726+	DC DROP	OF R5	xl16 expected result			
003A34	00000000 00000000			2727	DC		0000 0000000000000000000000000000000000	V1		
003A3C	00000000 00000000			0700	D.C.	WI 101 0100000 4E4E		0		
003A44 003A4C	01020304 F4F5F6F7 AAFDFEFF BB010203			2728	DC	XL16' U1020304F4F5H	F6F7 AAFDFEFFBB010203'	v2		
003A54	01020300 05060700 090A0B0C 0D0E0F10			2729	DC	XL16' 0102030005060	0700 090A0B0C0D0E0F10'	<b>v</b> 3		

1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000   1000	
19003365   19000000   19000000   19000000   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003478   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   190003481   19000348	
1973   **Int Form   1973	
1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988   1988	
0003478   00003A78   00003A78   2734   DS   OFD	
0003378 0003800 032 2737+ DC   1	
10003A7C   0032	
10003A7E   00   2738+   DC   X'00'   00003A7E   00   2739+   DC   HL1'1'   m6 used   00003A81   02   2740+   DC   HL1'2'   CC   CC   CC   CA   CC   CA   CC   CC   CA   CC   CC   CA   CC   C	
0003AFF 01	
0003A80 02	
0003A81 02 0003A82 0D 0000000 0000000 02742+ DC HL1'2' CC 0003A84 00000000 0000000 02743+ DC HL1'13' CC failed mask 0003A86 FF 2744+ DC K'FF' extracted PSW after test (has CC) 0003A87 E5E2E3D9 E2404040 2745+ DC CL8'VSTBS' instruction name 0003A98 00003B1C 2748+ DC A(RE50+16) address of v2 source 0003A04 00003B2C 2748+ DC A(RE50+32) address of v3 source 0003A04 00003B3C 2748+ DC A(RE50+48) address of v3 source 0003A04 00003B0C 2749+ DC A(RE50+32) address of v3 source 0003A04 00003B0C 2751+ DC A(RE50+32) address of v3 source 0003A04 00003B0C 2751+ DS FD gap 0003A08 0000000 00000000 2751+ DS FD gap 0003A09 0000000 00000000 2753+ DS FD gap 0003A00 0000000 00000000 2753+ DS FD gap 0003A00 0000000 00000000 00000000 2758+ LGF RI, V2ADDR load v2 source 0003A00 0003A00 0000000 00000000 2758+ LGF RI, V2ADDR load v2 source 0003A00 0003A00 0000000 00000000 2758+ LGF RI, V3ADDR load v3 source 0003A00 0003A00 0000000 00000000 2758+ LGF RI, V3ADDR load v3 source 0003AD0 0003A00 0000000 00000000 2758+ LGF RI, V3ADDR load v3 source 0003AD0 0003A00 0000000 00000000 2758+ LGF RI, V3ADDR load v4 source 0003AD2 E310 5020 0014 0000000 2758+ LGF RI, V3ADDR load v3 source 0003AD2 E771 0000 0806 00000000 2758+ LGF RI, V3ADDR load v4 source 0003AD2 E771 0000 0806 00000000 2759+ VL v23, 0(RI) use v22 to test decoder 0003AD2 E776 71000 886 00000000 2761+ VL v23, 0(RI) use v24 to test decoder 0003AD2 E786 710 000 886 00000000 2761+ VL v24, 0(RI) use v24 to test decoder 0003AD2 E786 7000 000000 00000000 2764+ ST R2 (CPSW to save v1 output 0003BOC 0000000 00000000 00000000 00000000 0000	
0003882 0D	
0003848   0000000 0000000   2743+   DC   X'FF'   extracted PSW after test (has CC)   000348C   FF   2745+   DC   CL8' VSTRS'   instruction name   0003498   00003BC   2745+   DC   CL8' VSTRS'   instruction name   0003498   00003BC   2747+   DC   A(RE50-16)   address of v2 source   address of v3 source   address of v4 sou	
0003A8C FF	
0003A8D E5EZE3DB E2404040	
0003A98 00003B1C 0003B2C 2746+ DC A(RE50-16) address of v2 source 0003A0 00003B3C 2748+ DC A(RE50-32) address of v3 source 0003A0 00003B3C 0000000 2748+ DC A(RE50-48) address of v3 source 0003A0 00003B3C 0000000 0000000 2759+ DC A(RE50) result length result length 0003A0 00003B0 0000000 0000000 2751+ DS FD gap 0003A0 0000000 00000000 00000000 2752+V1050 DS XL16 V1 output 0003A0 00000000 00000000 00000000 00000000	
0.003AA0   0.0003B3C   0.0003B3C   0.0003B3C   0.0003B3C   0.0003AA1   0.0003D10   0.0003AA2   0.0003B0C   0.0003B0C   0.0003B0C   0.0003B0C   0.0003B0C   0.0003B0C   0.0003B0C   0.0003B0C   0.0003B0C   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.0000000   0.00000000	
0003A44 0000010	
0003AA8 00003B0C 0000000 00000000 2751+ DS FD gap 0003AB0 0000000 00000000 2751+ DS FD gap 0003AB0 0000000 00000000 00000000 00000000 0000	
0003AB0	
DOO3ABR   O000000	
0003AC0 0000000 0000000	
DOUGARD   DOUGGARD   DOUGARD   DOUGGARD	
2754+*	
0003AD0	
0003AD6 E310 5020 0014 0000000 2756+ LGF R1, V2ADDR load v2 source 0003AD6 E761 0000 0806 00000000 2757+ VL v22, 0(R1) use v22 to test decoder 0003AD6 E310 5024 0014 00000024 2758+ LGF R1, V3ADDR load v3 source 0003AE2 E771 0000 0806 00000000 2759+ VL v23, 0(R1) use v23 to test decoder 0003AE8 E310 5028 0014 00000028 2760+ LGF R1, V4ADDR load v4 source 0003AEF E781 0000 0806 00000000 2761+ VL v24, 0(R1) use v24 to test decoder 0003AF4 E766 7120 8F8B 2762+ VSTRS V22, V22, V23, V24, 1, 2 instruction (dest is a source 0003AF4 E766 7120 8F8B 2763+ EPSW R2, R0 extract psw 0003AF5 5020 500C 0000000 2764+ ST R2, CCPSW to save CC 0003B02 E760 5040 080E 00003AB8 2765+ VST V22, V1050 save v1 output 0003B03 07FB 2766+ BR R11 return 0003B04 07FB 2766+ BR R11 return 0003B05 07FB 2768+ DROP R5 0003B0C 00000000 00000000 2769 DC XL16' 000000000000000000000000000000000000	
0003AD6         E761         0000         0806         00000000         2757+         VL         v22, 0(R1)         use v22 to test decoder           0003ADC         E310         5024         0014         00000024         2758+         LGF         R1, V3ADDR         load v3 source           0003AE2         E771         0000         0806         00000000         2759+         VL         v23, 0(R1)         use v23 to test decoder           0003AE2         E781         0000         0806         00000000         2760+         LGF         R1, V4ADDR         load v4 source           0003AF4         E766         7120         8F8B         2762+         VSTRS         V22, V23, V24, 1, 2         instruction (dest is a source           0003AF4         B98D         0020         2763+         EPSW         R2, R0         extract psw           0003AF2         5020         500C         0000000         2764+         ST         R2, CCPSW         to save CC           0003B02         07FB         2766+         BR         R11         return           0003B0C         2769+         DC         XL16'000000000000000000000000000000000000	
0003ADC         E310         5024         0014         00000024         2758+         LGF         R1, V3ADDR         load v3 source           0003AE2         E771         0000         00000000         2759+         VL         v23, 0(R1)         use v23 to test decoder           0003AE8         E310         5028         0014         00000000         2760+         LGF         R1, V4ADDR         load v4 source           0003AF4         E766         7120         8F8B         2762+         VSTRS         V22, V22, V23, V24, 1, 2         instruction (dest is a source           0003AF4         E766         7120         8F8B         2763+         EPSW         R2, R0         extract psw           0003AF2         5020         500C         00000000         2764+         ST         R2, CCPSW         to save CC           0003B02         E760         5040         080E         0003AB8         2765+         VST         V22, V1050         save v1 output           0003B0C         2760         2767+RE50         DC         0F         x116 expected result           0003B0C         0003B0C         2769         DC         XL16'000000000000000000000000000000000000	
0003AE2         E771         0000         0806         00000000         2759+         VL         v23, 0(R1)         use v23 to test decoder           0003AE8         E310         5028         0014         00000028         2760+         LGF         R1, V4ADDR         load v4 source           0003AF4         E766         7120         8F8B         00000000         2761+         VL         v24, 0(R1)         use v24 to test decoder           0003AF4         E766         7120         8F8B         2762+         VSTRS         V22, V22, V23, V24, 1, 2         instruction (dest is a source           0003AF4         B98D         0020         2763+         EPSW         R2, R0         extract psw           0003B02         E760         5040         080E         00003AB8         2765+         VST         V22, V1050         save v1 output           0003B02         07FB         2766+         BR         R11         return           0003B0C         00000000         2769+         DC         OF         x116         expected result           0003B1         0000000         0000000         2769         DC         XL16' 01020000000000000000000000000000000000	
0003AEE         E781         0000         0806         00000000         2761+         VL         v24, 0(R1)         use v24 to test decoder           0003AFA         E766         7120         8F8B         2762+         VSTRS         V22, V22, V23, V24, 1, 2         instruction (dest is a source           0003AFA         B98D         0020         2763+         EPSW         R2, R0         extract psw           0003B0E         5020         5040         080E         00003B0E         2764+         ST         R2, CCPSW         to save CC           0003B0E         6003B0C         00003B0E         2766+         BR         R11         return           0003B0C         0003B0C         0000000         0000000         2768+         DROP         R5           0003B0C         00000000         00000000         00000000         2769         DC         XL16'000000000000000000000000000000000000	
0003AF4         E766         7120         8F8B         2762+         VSTRS         V22, V22, V23, V24, 1, 2         instruction (dest is a source composition)           0003AFA         B98D         0020         2763+         EPSW         R2, R0         extract psw           0003B02         E760         5040         080E         00003AB8         2765+         VST         V22, V1050         save v1 output           0003B08         07FB         2766+         BR         R11         return           0003B0C         2767+RE50         DC         OF         x116 expected result           0003B0C         00000000         2769         DC         XL16' 000000000000000000000000000000000000	
0003AFA         B98D         0020         2763+         EPSW         R2, R0         extract psw           0003AFE         5020         500C         0000000C         2764+         ST         R2, CCPSW         to save CC           0003B02         E760         5040         080E         00003AB8         2765+         VST         V22, V1050         save v1 output           0003B0C         07FB         2766+         BR         R11         return           0003B0C         2768+         DROP         R5           0003B0C         00000000         00000000         00000000         V1           0003B14         00000000         00000000         000000000         V2           0003B24         AAFDFEFF         BBBB0102         V2           0003B2C         0102000         5560000         2771         DC         XL16'010200005060000         090A0B0C0D0E0F10'         v3           0003B3C         090A0B0C         0D0E0F10         DC         XL16'000000000000000000000000000000000'         v4	
0003AFE         5020 500C         0000000C         2764+         ST         R2, CCPSW         to save CC           0003B02         E760 5040 080E         00003AB8         2765+         VST         V22, V1050         save v1 output           0003B08         07FB         2766+         BR         R11         return           0003B0C         2768+         DROP         R5           0003B1         0000000         0000000         00000000           0003B1         01020304         F4F5F6F7         2770         DC         XL16'01020304F4F5F6F7         AAFDFEFFBBBB0102'         v2           0003B2C         01020000         05060000         2771         DC         XL16'010200005060000         090A0B0C0D0E0F10'         v3           0003B3C         00000000         00000004         2772         DC         XL16'000000000000000000000000000000000'         v4	
0003B02         E760         5040         080E         00003AB8         2765+         VST         V22, V1050         save v1 output           0003B0C         2766+         BR         R11         return           0003B0C         2767+RE50         DC         0F         xl 16 expected result           0003B0C         00000000         00000000         DC         XL16' 000000000000000000000000000000000000	
0003B08       07FB       2766+       BR       R11       return         0003B0C       2767+RE50       DC       0F       xl 16 expected result         0003B0C       00000000       00000000       2769       DC       XL16' 000000000000000000000000000000000000	
0003B0C       2767+RE50       DC       0F       xl 16 expected result         0003B0C       00000000       00000000       2769       DC       XL16' 000000000000000000000000000000000000	
0003B0C       2768+       DROP       R5         0003B0C       00000000       00000000       DC       XL16' 000000000000000000000000000000000000	
0003B0C       00000000       00000000       2769       DC       XL16' 000000000000000000000000000000000000	
0003B14       00000000       00000000         0003B1C       01020304       F4F5F6F7       AFDFEFFBBBB0102'       v2         0003B24       AAFDFEFFBBBB0102       DC       XL16' 010200005060000       090A0B0C0D0E0F10'       v3         0003B34       090A0B0C       0D0E0F10       DC       XL16' 0000000000000000000000000000000'       v4	
0003B1C       01020304       F4F5F6F7       AAFDFEFFBBBB0102'       v2         0003B24       AAFDFEFFBBBB0102       DC       XL16' 01020304F4F5F6F7       AAFDFEFFBBBB0102'       v2         0003B2C       01020000       05060000       090A0B0C0D0E0F10'       v3         0003B34       090A0B0C       0D0E0F10       DC       XL16' 0000000000000000000000000000000000'       v4	
0003B24 AAFDFEFF BBBB0102 0003B2C 01020000 05060000 2771 DC XL16' 0102000005060000 090A0B0C0D0E0F10' v3 0003B34 090A0B0C 0D0E0F10 0003B3C 0000000 0000004 2772 DC XL16' 00000000000004 000000000000' v4	
0003B34	
0003B3C 00000000 00000004 2772 DC XL16' 00000000000004 0000000000000' v4	
DOC3B44	
2773	
2774 *Word 2775 VRR D VSTRS, 2, 2, 2 full match	
2775 VRR_D VSTRS, 2, 2, 2 full match 0003B50 2776+ DS 0FD	
2770+ DS OFD $0003B50$ $00003B50$ $2777+$ USING *, R5 base for test data and test routine	
2778+T51 DC A(X51) address of test routine	
0003B54 0033 2779+ DC H'51' test number	

LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT			
00003B56	00				2780+		X' 00'	
00003B57	02				2781+	DC	HL1' 2'	m5 used
00003B58	02				2782+	DC	HL1' 2'	m6 used
00003B59	02				2783+	DC	HL1' 2'	CC
00003B5A	OD				2784+	DC	HL1' 13'	CC failed mask
00003B5C	00000000	0000000			2785+	DS	2F	extracted PSW after test (has CC)
00003B64	FF				2786+		X' FF'	extracted CC, if test failed
00003B65	E5E2E3D9	E2404040			2787+	DC	CL8' VSTRS'	instruction name
00003B70	00003BF4				2788+	DC	A(RE51+16)	address of v2 source
00003B74	00003C04				2789+	DC	A(RE51+32)	address of v3 source
00003B78	00003C14				2790+	DC	A(RE51+48)	address of v4 source
00003B7C	00000010				2791+	DC		result length
00003B80 00003B88	00003BE4 00000000	0000000			2792+REA51	DC	A(RE51) FD	result address
					2793+ 2794+V1051	DS DS		gap V1 output
00003B90 00003B98	00000000				2/94+11031	סמ	XL16	V1 output
00003B40	00000000				2795+	DS	FD	dan
OOOOJDAO	0000000				2796+*	טע	T D	gap
00003BA8					2797+X51	DS	<b>0F</b>	
00003BA8	E310 5020	0014		00000020	2798+		R1, V2ADDR	load v2 source
00003BAE	E761 0000			00000000	2799+	VL		use v22 to test decoder
00003BB4	E310 5024			00000024	2800+		R1, V3ADDR	load v3 source
00003BBA	E771 0000			00000000	2801+	VL		use v23 to test decoder
00003BC0	E310 5028			00000028	2802+		R1, V4ADDR	load v4 source
00003BC6	E781 0000			00000000	2803+	VL		use v24 to test decoder
00003BCC	E766 7220	8F8B			2804+	<b>VSTRS</b>	V22, V22, V23, V24, 2,	2 instruction (dest is a source)
00003BD2	B98D 0020				2805+	<b>EPSW</b>	R2, R0	extract psw
00003BD6	5020 500C			000000C	2806+	ST	R2, CCPSW	to save CC
00003BDA	E760 5040	080E		00003B90	2807+		V22, V1051	save v1 output
00003BE0	07FB				2808+	BR		return
00003BE4					2809+RE51	DC	<b>0F</b>	xl16 expected result
00003BE4					2810+	DROP	R5	
00003BE4	00000000				2811	DC	XL16, 000000000000000	0000 0000000000000000' V1
00003BEC	00000000				0010	D.C.	VI 1010100000407000	0700 AAEDEEE010000A!0
	01020304 (				2812	DC	AL16 0102030405060	0708 AAFDFEFF01020304' v2
00003BFC	AAFDFEFF (01020304 (				2813	DC	VI 16' 010909040000	0000 000000000D0E0F10' v3
00003C04 00003C0C	00000000				۵13	ВC	AL10 0102030400000	0000 00000000D0E0F10' v3
00003C0C	00000000				2814	DC	XI 16' 0000000000000	0008 000000000000000000000 v4
00003C14	00000000				₩U1T	ьc	ALIO UUUUUUUUUUUU	7000 0000000000000000000000000000000000
00000010					2815			
					2010			

ASMA Ver. 0.7.0 zvector-e7-25-VSTRS

							04 Apr 2025		Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
				2817 *					
				2818 * case 4	- ful	l match; V2 str le	ngth from ZS: ZS=1 CC=2		
				2819 * 2820 *Full Mat	ch at	t beginning of vect			
				2821 *Byte	cii. u	e beginning of veet			
				2822		VSTRS, 0, 2, 2		full match	
0003C28 0003C28		00003C28		2823+ 2824+	DS USING	OFD * D5	base for test data and t	-act moutine	
003C28	00003C80	00003028		2825+T52	DC	A(X52)	address of test routine	lest routine	•
003C2C	0034			2826+	DC	H' 52'	test number		
003C2E	00			2827+	DC	X' 00'			
003C2F	00			2828+	DC	HL1'0'	m5 used		
0003C30 0003C31	02 02			2829+ 2830+	DC DC	HL1'2' HL1'2'	m6 used CC		
003C31	0D			2831+	DC	HL1' 13'	CC failed mask		
003C34	00000000 00000000			2832+	DS	2F	extracted PSW after tes	st (has CC)	
003C3C	FF			2833+	DC	X' FF'	extracted CC, if test i	fai l`ed	
	E5E2E3D9 E2404040			2834+	DC	CL8' VSTRS'	instruction name		
003C48	00003CCC			2835+ 2836+	DC	A(RE52+16)	address of v2 source		
0003C4C 0003C50	00003CDC 00003CEC			2837+	DC DC	A(RE52+32) A(RE52+48)	address of v3 source address of v4 source		
003C54	00000010			2838+	DC DC	A(16)	result length		
003C58	00003CBC			2839+REA52	DC	A(RE52)	result address		
003C60	00000000 00000000			2840+	DS	FD	gap V1 output		
0003C68	00000000 00000000			2841+V1052	DS	XL16	V1 output		
0003C70 0003C78	00000000 00000000 0000000 00000000			2842+	DS	FD	don		
003078	0000000 0000000			2843+*	אט	ΓD	gap		
003C80				2844+X52	DS	<b>OF</b>			
003C80	E310 5020 0014		0000020	2845+	LGF	R1, V2ADDR	load v2 source		
0003C86	E761 0000 0806		00000000	2846+	VL	v22, 0(R1)	use v22 to test decoder		
	E310 5024 0014		00000024		LGF	R1, V3ADDR	load v3 source		
	E771 0000 0806 E310 5028 0014		$00000000 \\ 00000028$		VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source		
003C9E	E781 0000 0806		00000028	2850+	VL	v24, 0(R1)	use v24 to test decoder		
003CA4	E766 7020 8F8B			2851+		V22, V22, V23, V24, 0,		is a sourc	ce)
003CAA	B98D 0020			2852+		R2, R0	extract psw		
0003CAE	5020 500C		000000C	2853+	ST	R2, CCPSW	to save CC		
0003CB2 0003CB8	E760 5040 080E 07FB		00003C68	2854+ 2855+	VST BR	V22, V1052 R11	save v1 output return		
003СВС	VITU			2856+RE52	DC	OF	xl16 expected result		
003CBC				2857+		R5			
0003CBC	00000000 00000000			2858	DC	XL16' 00000000000000	0000 000000000000000000000	V1	
0003CC4	00000000 00000000 01000004 E4E5E0E7			9950	DC	VI 101 0100000 4E 4EC	ECET OCCOON A A EDEEE!	0	
0003CCC 0003CD4	01020304 F4F5F6F7 00020304 AAFDFEFF			2859	DC	AL10 U1UZU3U4F4F5	F6F7 00020304AAFDFEFF'	v2	
	01020304 AAFDFEFF 01020300 05060700			2860	DC	XL16' 0102030005060	0700 090A0B0C0D0E0F10'	<b>v</b> 3	
003CE4	090A0B0C 0D0E0F10								
	00000000 00000004			2861	DC	XL16' 00000000000000	0004 00000000000000000	<b>v4</b>	
003CF4	00000000 00000000			9969					
				2862 2863 *Halfword	l				
				2864		VSTRS, 1, 2, 2		full match	
0003D00				2865+	DS DS	OFD			
0003D00	00003D58	00003D00		2866+	<b>USING</b>		base for test data and t	est routine	)
003D00				2867+T53	DC	A(X53)	address of test routine		

ASMA Ver.	0. 7. 0 zvector-e7-2	5-VSTRS					04 Apr 2025 12: 54: 34 Page 62
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003D04	0035			2868+	DC	Н' 53'	test number
00003D06	00			2869+	DC	X' 00'	
00003D07	01			2870+	DC	HL1' 1'	m5 used
00003D08	02			2871+	DC	HL1' 2'	m6 used
00003D09	02			2872+	DC	HL1' 2'	CC
00003D0A	OD			2873+	DC	HL1' 13'	CC failed mask
00003D0C	00000000 00000000			2874+	DS	2F	extracted PSW after test (has CC)
00003D14	FF			2875+	DC	X' FF'	extracted CC, if test failed
00003D14	E5E2E3D9 E2404040			2876+	DC	CL8' VSTRS'	instruction name
00003D10	00003DA4			2877+	DC	A(RE53+16)	address of v2 source
00003D24	00003DB4			2878+	DC	A(RE53+32)	address of v3 source
00003D24	00003DC4			2879+	DC	A(RE53+48)	address of v4 source
00003D26	00000010			2880+	DC	A(16)	result length
00003D2C	0000010 00003D94			2881+REA53	DC	A(RE53)	result address
00003D30	0000000 00000000			2882+	DS		
00003D38 00003D40	0000000 0000000			2883+V1053	DS DS	XL16	gap V1 output
				2003+11033	אס	ALIO	vi output
00003D48	0000000 0000000			2004.	DC	EN	don
00003D50	00000000 00000000			2884+	DS	FD	gap
00000050				2885+*	DC	OF	
00003D58	E010 7000 0014		0000000	2886+X53	DS	OF	110
00003D58	E310 5020 0014		00000020	2887+	LGF	R1, V2ADDR	load v2 source
00003D5E	E761 0000 0806		00000000	2888+	VL	v22, 0(R1)	use v22 to test decoder
00003D64	E310 5024 0014		00000024	2889+		R1, V3ADDR	load v3 source
00003D6A	E771 0000 0806		00000000	2890+	VL	v23, 0(R1)	use v23 to test decoder
00003D70	E310 5028 0014		00000028	2891+	LGF	R1, V4ADDR	load v4 source
00003D76	E781 0000 0806		0000000	2892+	VL	v24, 0(R1)	use v24 to test decoder
00003D7C	E766 7120 8F8B			2893+		V22, V22, V23, V24, 1,	
00003D82	B98D 0020			2894+		R2, R0	extract psw
00003D86	5020 500C		000000C	2895+	ST	R2, CCPSW	to save CC
00003D8A	E760 5040 080E		00003D40	2896+		V22, V1053	save v1 output
00003D90	07FB			2897+	BR	R11	return
00003D94				2898+RE53	DC	0F	xl16 expected result
00003D94				2899+	DROP	R5	
00003D94	00000000 00000000			2900	DC	XL16' 00000000000000	0000 0000000000000000' V1
00003D9C	0000000 00000000						
00003DA4	01020304 F4F5F6F7			2901	DC	XL16' 01020304F4F51	F6F7 00000304AAFDFEFF' v2
00003DAC	<b>00000304 AAFDFEFF</b>						
00003DB4	01020000 05060000			2902	DC	XL16' 0102000005060	0000 090A0B0C0D0E0F10' v3
00003DBC	O9OAOBOC ODOEOF10						
00003DC4	0000000 00000004			2903	DC	XL16' 00000000000000	0004 0000000000000000' v4
00003DCC	0000000 00000000						
				2904			
				2905 *Word			
				2906		VSTRS, 2, 2, 2	full match
00003DD8				2907+	DS	OFD	
00003DD8		00003DD8		2908+	<b>USING</b>		base for test data and test routine
00003DD8	00003E30			2909+T54	DC	A(X54)	address of test routine
00003DDC	0036			2910+	DC	H' 54'	test number
00003DDE	00			2911+	DC	X' 00'	
00003DDF	02			2912+	DC	HL1' 2'	m5 used
00003DE0	02			2913+	DC	HL1' 2'	m6 used
00003DE1	02			2914+	DC	HL1' 2'	CC
00003DE2	OD			2915+	DC	HL1' 13'	CC failed mask
00003DE4	0000000 00000000			2916+	DS	2F	extracted PSW after test (has CC)
00003DEC	FF			2917+	DC	X' FF'	extracted CC, if test failed
00003DED	E5E2E3D9 E2404040			2918+	DC	CL8' VSTRS'	instruction name

ASMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS					04 Apr 2025 12: 54: 34 Page 63
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
					DC	A (DEFA 10)	
00003DF8	00003E7C			2919+	DC	A(RE54+16)	address of v2 source
00003DFC 00003E00	00003E8C 00003E9C			2920+ 2921+	DC DC	A(RE54+32) A(RE54+48)	address of v3 source address of v4 source
00003E00	00003150			2922+	DC DC	A(16)	result length
00003E04	00003E6C			2923+REA54	DC DC	A(RE54)	result address
00003E10	0000000 00000000			2924+	DS	FD	
00003E18	0000000 0000000			2925+V1054	DS	XL16	gap V1 output
00003E20	00000000 00000000						
00003E28	00000000 00000000			2926+ 2927+*	DS	FD	gap
00003E30				2928+X54	DS	<b>0F</b>	
00003E30	E310 5020 0014		00000020	2929+	LGF	R1, V2ADDR	load v2 source
00003E36	E761 0000 0806		00000000	2930+	VL	v22, 0(R1)	use v22 to test decoder
00003E3C	E310 5024 0014		00000024	2931+	LGF	R1, V3ADDR	load v3 source
00003E42	E771 0000 0806		00000000	2932+	VL	v23, 0(R1)	use v23 to test decoder
00003E48	E310 5028 0014		00000028	2933+	LGF	R1, V4ADDR	load v4 source
00003E4E	E781 0000 0806		00000000	2934+	VL	v24, 0(R1)	use v24 to test decoder
00003E54	E766 7220 8F8B			2935+	VSTRS	V22, V22, V23, V24, 2,	
00003E5A	B98D 0020		0000000	2936+	EPSW	R2, R0	extract psw
00003E5E	5020 500C		000000C	2937+	ST	R2, CCPSW	to save CC
00003E62	E760 5040 080E		00003E18	2938+	VST	V22, V1054	save v1 output
00003E68	07FB			2939+	BR	R11	return
00003E6C 00003E6C				2940+RE54 2941+	DC DROP	OF R5	xl16 expected result
00003E6C	00000000 00000000			2941+	DC		0000 00000000000000000 V1
00003E74	0000000 0000000			2012	ЪС	ALIO OOOOOOOOO	71
00003E7C 00003E84	01020304 F4F5F6F7 00000000 05AAAAFF			2943	DC	XL16' 01020304F4F51	F6F7 000000005AAAAFF' v2
00003E8C	01020304 00000000			2944	DC	XL16' 010203040000	0000 00000000D0E0F10' v3
00003E94	00000000 0D0E0F10			0045	D.C.	WI 401 0000000000000000000000000000000000	2004 0000000000000000000000000000000000
00003E9C 00003EA4	00000000 00000004 00000000 00000000			2945	DC	XL16, 00000000000000	0004 0000000000000000' v4
				2946			
					tcn: a	t middle of vector	
				2948 *Byte 2949	V/DD n	VCTDC 0 2 2	full match
00003EB0				2950+	DS	VSTRS, 0, 2, 2 OFD	Tuit macch
00003EB0		00003EB0		2951+	USING		base for test data and test routine
00003EB0	00003F08	00000000		2952+T55	DC	A(X55)	address of test routine
00003EB4	0037			2953+	DC	H' 55'	test number
00003EB6	00			2954+	DC	X' 00'	
00003EB7	00			2955+	DC	HL1' 0'	m5 used
00003EB8	02			2956+	DC	HL1' 2'	m6 used
00003EB9	02			2957+	DC	HL1' 2'	CC
00003EBA	0D			2958+	DC	Ш1' 13'	CC failed mask
00003EBC 00003EC4	00000000 00000000 FF			2959+ 2960+	DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed
00003EC4	E5E2E3D9 E2404040			2961+	DC	CL8' VSTRS'	instruction name
00003E00	00003F54			2962+	DC DC	A(RE55+16)	address of v2 source
00003ED4	00003F64			2963+	DC	A(RE55+32)	address of v3 source
00003ED8	00003F74			2964+	DC	A(RE55+48)	address of v4 source
00003EDC	0000010			2965+	DC	A(16)	result length
00003EE0	00003F44			2966+REA55	DC	A(RE55)	result address
00003EE8	00000000 00000000			2967+	DS	FD	gap V1 output
00003EF0	00000000 00000000			2968+V1055	DS	XL16	V1 output
00003EF8	00000000 00000000						

	0. 7. 0 zvector- e7-						04 Apr 202	5 12: 54: 34	Page	64
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00003F00	00000000 00000000			2969+ 2970+*	DS	FD	gap			
00003F08 00003F08	E310 5020 0014		00000020	2971+X55 2972+	DS LGF	OF R1, V2ADDR	load v2 source			
00003F0E	E761 0000 0806		00000020	2973+	VL	v22, 0(R1)	use v22 to test decode	r		
00003F14	E310 5024 0014		00000024	2974+	LGF	R1, V3ADDR	load v3 source			
00003F1A 00003F20	E771 0000 0806 E310 5028 0014		00000000 00000028	2975+ 2976+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decode load v4 source	r		
00003F20 00003F26	E781 0000 0806		00000028	2977+	VL	v24, O(R1)	use v24 to test decode	r		
00003F2C	E766 7020 8F8B			2978+	<b>VSTRS</b>	V22, V22, V23, V24, 0,	2 instruction (de		rce)	
00003F32 00003F36	B98D 0020 5020 500C		000000C	2979+ 2980+	EPSW ST	R2, R0 R2, CCPSW	extract psw to save CC			
00003F3A	E760 5040 080E		00003EF0	2981+	VST	V22, V1055	save v1 output			
00003F40	07FB			2982+	BR	R11	return			
00003F44 00003F44				2983+RE55 2984+	DC DROP	OF R5	xl16 expected result			
00003F44	0000000 00000006			2985	DC		0006 0000000000000000000000	<b>V1</b>		
00003F4C	00000000 00000000			0000	D.C	VI 101 EOE1EOE0E4E7	0100 0000EAERECEREEE	0		
00003F54 00003F5C	F0F1F2F3 F4F50102 0300FAFB FCFDFEFF			2986	DC	XL16 FUF1FZF3F4F50	0102 0300FAFBFCFDFEFF'	<b>v2</b>		
00003F64	01020300 05060700			2987	DC	XL16' 0102030005060	0700 090A0B0C0D0E0F10'	$\mathbf{v3}$		
00003F6C 00003F74	090A0B0C 0D0E0F10 00000000 00000004			2988	DC	VI 16! 0000000000000	0004 0000000000000000000000000000000000	A		
00003F74 00003F7C	00000000 000000000000000000000000000000			2900	DC	YF10 00000000000000	0004 0000000000000000000000000000000000	v4		
				2989 2990 *Hal fwor	·d					
				2991	VRR_D	VSTRS, 1, 2, 2		full matcl	h	
00003F88 00003F88		00003F88		2992+ 2993+	DS USING	OFD * DE	base for test data and	+-a++:		
00003F88	00003FE0	00003166		2993+ 2994+T56	DC	A(X56)	address of test routin		ile	
00003F8C	0038			2995+	DC	H' 56'	test number			
00003F8E 00003F8F	00			2996+ 2997+	DC DC	X' 00' HL1' 1'	m5 used			
00003F90				2998+	DC	HL1' 2'	m6 used			
00003F91	02			2999+	DC	HL1' 2'	CC			
00003F92 00003F94	OD 00000000 00000000			3000+ 3001+	DC DS	HL1' 13' 2F	CC failed mask extracted PSW after t	est (has CC)	)	
00003F9C	FF			3002+	DC	X' FF'	extracted CC, if test			
00003F9D	E5E2E3D9 E2404040			3003+	DC DC	CL8' VSTRS'	instruction name			
00003FA8 00003FAC	0000402C 0000403C			3004+ 3005+	DC DC	A(RE56+16) A(RE56+32)	address of v2 source address of v3 source			
00003FB0	0000404C			3006+	DC	A(RE56+48)	address of v4 source			
00003FB4 00003FB8	00000010 0000401C			3007+ 3008+REA56	DC DC	A(16) A(RE56)	result length result address			
00003FB8	00004010			3009+	DS	FD				
00003FC8	0000000 00000000			3010+V1056	DS	XL16	gap V1 output			
00003FD0 00003FD8	00000000 00000000 0000000 00000000			3011+	DS	FD	gap			
				3012+*			5-r			
00003FE0	E210 5020 0014		0000000	3013+X56	DS	OF	load v9 source			
4 M M M M N	E310 5020 0014		00000020 00000000	3014+ 3015+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decode	$\mathbf{r}$		
00003FE0 00003FE6	E761 0000 0806									
00003FE6 00003FEC	E761 0000 0806 E310 5024 0014		0000024		LGF	R1, V3ADDR	load v3 source			
00003FE6 00003FEC 00003FF2	E310 5024 0014 E771 0000 0806		00000024 00000000	3017+	VL	v23, 0(R1)	use v23 to test decode	r		
00003FE6 00003FEC 00003FF2 00003FF8	E310 5024 0014		0000024	3017+ 3018+						

ASMA Ver.	0.7.0 zvector-e7-2	5- VSTRS					04 Apr 202	5 12: 54: 34	Page 6	35
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00004004 0000400A	E766 7120 8F8B B98D 0020		0000000	3020+ 3021+	<b>EPSW</b>	V22, V22, V23, V24, 1, R2, R0	extract psw	st is a sour	rce)	
0000400E 00004012 00004018	5020 500C E760 5040 080E 07FB		0000000C 00003FC8	3022+ 3023+ 3024+	ST VST BR	R2, CCPSW V22, V1056 R11	to save CC save v1 output return			
0000401C 0000401C 0000401C	00000000 00000006			3025+RE56 3026+ 3027	DC DROP DC	OF R5 XL16' 00000000000000	xl16 expected result	V1		
00004024 0000402C 00004034	00000000 00000000 F0F1F2F3 F4F50102 0000FAFB FCFDFEFF			3028	DC	XL16' F0F1F2F3F4F50	0102 0000FAFBFCFDFEFF'	v2		
0000403C 00004044 0000404C				3029 3030	DC DC		0000 090A0B0C0D0E0F10' 0004 0000000000000000'	v3 v4		
00004054	00000000 00000000			3031 3032 *Word				V 1		
00004060		00004000		3033 3034+	DS	VSTRS, 2, 2, 2 OFD		full match		
00004060 00004060 00004064 00004066	000040B8 0039 00	00004060		3035+ 3036+T57 3037+ 3038+	USING DC DC DC	*, R5 A(X57) H' 57' X' 00'	base for test data and address of test routing test number		ie	
00004067 00004068 00004069	02 02 02			3039+ 3040+ 3041+	DC DC DC	HL1'2' HL1'2' HL1'2'	m5 used m6 used CC			
0000406A 0000406C 00004074	0D 00000000 00000000 FF			3042+ 3043+ 3044+	DC DS DC	HL1' 13' 2F X' FF'	CC failed mask extracted PSW after to extracted CC, if test	est (has CC)	)	
00004074 00004075 00004080 00004084	E5E2E3D9 E2404040 00004104 00004114			3045+ 3046+ 3047+	DC DC DC	CL8' VSTRS' A(RE57+16) A(RE57+32)	instruction name address of v2 source address of v3 source	Tarred		
00004084 00004088 0000408C 00004090	00004124 00000010			3047+ 3048+ 3049+ 3050+REA57	DC DC	A(RE57+48) A(16)	address of v4 source result length			
00004098 000040A0	000040F4 00000000 00000000 00000000 00000000			3051+ 3052+V1057	DC DS DS	A(RE57) FD XL16	result address gap V1 output			
000040A8 000040B0	00000000 00000000			3053+ 3054+*	DS	FD	gap			
000040B8 000040B8 000040BE 000040C4	E310 5020 0014 E761 0000 0806 E310 5024 0014		00000020 00000000 00000024	3055+X57 3056+ 3057+ 3058+	DS LGF VL LGF	OF R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decode: load v3 source	r		
000040CA 000040D0 000040D6	E771 0000 0806 E310 5028 0014 E781 0000 0806		00000000 00000028 00000000	3059+ 3060+ 3061+	VL LGF VL	v23, 0(R1) R1, V4ADDR v24, 0(R1)	use v23 to test decode load v4 source use v24 to test decode	r	,	
000040DC 000040E2 000040E6	E766 7220 8F8B B98D 0020 5020 500C		0000000C	3062+ 3063+ 3064+	EPSW ST	V22, V22, V23, V24, 2, R2, R0 R2, CCPSW	extract psw to save CC	st is a sou	rce)	
000040EA 000040F0 000040F4	E760 5040 080E 07FB		000040A0	3065+ 3066+ 3067+RE57	VST BR DC	V22, V1057 R11 OF	save v1 output return x116 expected result			
000040F4 000040F4 000040FC	00000000 00000004 00000000 00000000			3068+ 3069	DROP DC	R5 XL16' 00000000000000	0004 000000000000000000000	V1		

ASMA Ver.	0. 7. 0 zvector- e7- 2	5- VSTRS					04 Apr 2025	5 12: 54: 34 Pag	ge 66
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
00004104	F0F1F2F3 01020304			3070	DC	XL16' F0F1F2F301020	0304 00000000FCFDFEFF'	v2	
0000410C 00004114	00000000 FCFDFEFF 01020304 00000000			3071	DC	XI.16' 010203040000	0000 000000000D0E0F10'	<b>v</b> 3	
0000411C	00000000 OD0E0F10								
00004124 0000412C	00000000 00000004 00000000 00000000			3072	DC	XL16, 00000000000000	0004 000000000000000000000	<b>v4</b>	
				3073 3074 *Full Ma	tch: at	t beginning of vect	cor (and at end of vecto	or)	
				<b>3075</b> *Byte			cor (and de ond or veces		
00004138				3076 3077+	VKK_D DS	VSTRS, 0, 2, 2 OFD		full match	
00004138		00004138		3078+	USING	*, <b>R5</b>	base for test data and		
00004138 0000413C	00004190 003A			3079+T58 3080+	DC DC	A(X58) H' 58'	address of test routing test number	e	
0000413E	003A			3081+	DC	X' 00'	test number		
0000413F	00			3082+	DC	HL1' 0'	m5 used		
00004140 00004141	02 02			3083+ 3084+	DC DC	HL1' 2' HL1' 2'	m6 used		
00004142	OD			3085+	DC	HL1' 13'	CC failed mask	(3 5 5)	
00004144 0000414C	00000000 00000000 FF			3086+ 3087+	DS DC	2F X' FF'	extracted PSW after to extracted CC, if test		
0000414D	E5E2E3D9 E2404040			3088+	DC	CL8' VSTRS'	instruction name	Tarreu	
00004158 0000415C	000041DC			3089+ 3090+	DC	A(RE58+16) A(RE58+32)	address of v2 source		
00004150	000041EC 000041FC			3091+	DC DC	A(RE58+48)	address of v3 source address of v4 source		
00004164	0000010			3092+	DC	A(16)	result length		
$00004168 \\ 00004170$	000041CC 0000000 00000000			3093+REA58 3094+	DC DS	A(RE58) FD	result address		
00004178	00000000 00000000			3095+V1058	DS	XL16	gap V1 output		
00004180 00004188	00000000 00000000 0000000 00000000			3096+	DS	FD			
	0000000 0000000			3097+*			gap		
00004190 00004190	E310 5020 0014		00000020	3098+X58 3099+	DS LGF	OF R1, V2ADDR	load v2 source		
00004196	E761 0000 0806		00000000	3100+	VL	v22, 0(R1)	use v22 to test decoder	r	
0000419C 000041A2	E310 5024 0014 E771 0000 0806		00000024 00000000	3101+ 3102+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder	n	
000041A2 000041A8	E310 5028 0014		00000000	3102+	LGF	R1, V4ADDR	load v4 source	L	
000041AE	E781 0000 0806		0000000	3104+	VL	v24, 0(R1)	use v24 to test decoder		
000041B4 000041BA	E766 7020 8F8B B98D 0020			3105+ 3106+		V22, V22, V23, V24, 0, R2, R0	2 instruction (desertance extract psw	st is a source)	
000041BE	5020 500C		0000000C	3107+	ST	R2, CCPSW	to save CC		
000041C2 000041C8	E760 5040 080E 07FB		00004178	3108+ 3109+	VST BR	V22, V1058 R11	save v1 output return		
000041CC				3110+RE58	DC	0F	xl16 expected result		
000041CC 000041CC	0000000 00000000			3111+ 3112	DROP DC	R5 XL16' 00000000000000	0000 0000000000000000000000000000000000	V1	
000041D4	00000000 00000000								
000041DC 000041E4	01020304 F4F5F6F7 00FDFEFF 01020304			3113	DC	XL16' 01020304F4F5I	F6F7 00FDFEFF01020304'	v2	
000041E4 000041EC 000041F4	01020300 05060700 090A0B0C 0D0E0F10			3114	DC	XL16' 0102030005060	0700 090A0B0C0D0E0F10'	<b>v</b> 3	
000041FC	0000000 00000004			3115	DC	XL16' 00000000000000	0004 0000000000000000000000000000000000	<b>v4</b>	
00004204	00000000 00000000			3116	a.				
				3117 *Halfwor	u				

LOC	OBJECT COD	E ADDR1	ADDR2	STMT				
004040				3118		VSTRS, 1, 2, 2		full match
004210		00004040		3119+	DS	OFD		
004210	00004000	00004210		3120+	USING		base for test data and t	test routine
004210	00004268			3121+T59	DC	A(X59)	address of test routine	
04214	003B			3122+	DC	Н' 59'	test number	
04216	00			3123+	DC	X' 00'		
04217	01			3124+	DC	HL1' 1'	m5 used	
04218	02			3125+	DC	HL1' 2'	m6 used	
04219	02			3126+	DC	HL1' 2'	CC	
0421A	OD			3127+	DC	HL1' 13'	CC failed mask	
0421C	00000000 0000	0000		3128+	DS	<b>2F</b>	extracted PSW after tes	st (has CC)
04224	FF			3129+	DC	X' FF'	extracted CC, if test f	
04225	E5E2E3D9 E240	4040		3130+	DC	CL8' VSTRS'	instruction name	
04230	000042B4	1010		3131+	DC	A(RE59+16)	address of v2 source	
04234	000042C4			3132+	DC	A(RE59+32)	address of v3 source	
04238	000042C4 000042D4			3132+ 3133+	DC	A(RE59+32) A(RE59+48)	address of v4 source	
0423C	00004254			3134+	DC DC	A(16)	result length	
04230	0000010 000042A4			3135+REA59	DC	A(RE59)	result address	
04240	00004284	0000		3136+ 3136+	DC DS	FD		
04248	0000000 0000			3137+V1059	DS DS	XL16	gap V1 output	
				3137+11039	אם	ALIU	vi output	
04258	00000000 0000			0100.	DC	ED	-1	
04260	00000000 0000	0000		3138+	DS	FD	gap	
0.4000				3139+*	D.C.	OF		
04268	T010 7000 001	_	0000000	3140+X59	DS	OF	1 1 0	
04268	E310 5020 001		00000020	3141+	LGF	R1, V2ADDR	load v2 source	
0426E	E761 0000 080		00000000	3142+	VL	v22, 0(R1)	use v22 to test decoder	
004274	E310 5024 001		00000024	3143+	LGF	R1, V3ADDR	load v3 source	
00427A	E771 0000 080		0000000	3144+	VL	v23, 0(R1)	use v23 to test decoder	
04280	E310 5028 001		00000028	3145+	LGF	R1, V4ADDR	load v4 source	
004286	E781 0000 080		00000000	3146+	VL	v24, 0(R1)	use v24 to test decoder	
0428C	E766 7120 8F8	В		3147+	VSTRS	V22, V22, V23, V24, 1		t is a source)
04292	B98D 0020			3148+		R2, R0	extract psw	
04296	<b>5020 500C</b>		000000C	3149+	ST	R2, CCPSW	to save CC	
	E760 5040 080	E	00004250		VST	V22, V1059	save v1 output	
042A0	07FB			3151+	BR	R11	return	
042A4				3152+RE59	DC	<b>OF</b>	xl16 expected result	
042A4				3153+	DROP	<b>R</b> 5	-	
042A4	00000000 0000	0000		3154	DC	XL16' 000000000000	0000 000000000000000000000	V1
042AC	00000000 0000	0000						
042B4	01020304 F4F5	F6F7		3155	DC	XL16' 01020304F4F5	5F6F7 0000FEFF01020304'	v2
042BC	0000FEFF 0102	0304						
0042C4	01020000 0506	0000		3156	DC	XL16' 010200000506	80000 090A0B0C0D0E0F10'	<b>v</b> 3
0042CC	090A0B0C OD0E	0F10						
042D4	00000000 0000	0004		3157	DC	XL16' 0000000000000	00004 0000000000000000000000	$\mathbf{v4}$
042DC	00000000 0000							
				3158				
				3159 *Word				
				3160	VRR_D	VSTRS, 2, 2, 2		full match
042E8				3161+	DS _	OFD		
042E8		000042E8		3162+	USING	*, <b>R5</b>	base for test data and t	test routine
042E8	00004340			3163+T60	DC	A(X60)	address of test routine	
042EC	003C			3164+	DC	H' 60'	test number	
042EE	00			3165+	DC	X' 00'	···	
042EF	02			3166+	DC	HL1' 2'	m5 used	
	02			3167+	DC	HL1' 2'	m6 used	
0042F0	V&							

ASMA Ver.	0. 7. 0 zvector- e7- 2	5- VSTRS					04 Apr 2025 12: 54: 34 Page 69
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
000043F0 000043F8	00004454 00000000 00000000			3220+REA61 3221+	DC DS	A(RE61) FD	result address gap V1 output
00004400 00004408	$\begin{array}{cccc} 00000000 & 00000000 \\ 00000000 & 00000000$			3222+V1061	DS	XL16	V1 output
00004410	00000000 00000000			3223+ 3224+*	DS	FD	gap
00004418 00004418	E310 5020 0014		00000020	3225+X61 3226+	DS LGF	OF R1, V2ADDR	load v2 source
0000441E 00004424	E761 0000 0806 E310 5024 0014		00000000 00000024	3227+ 3228+	VL LGF	v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source
0000442A 00004430	E771 0000 0806 E310 5028 0014		00000000 00000028	3229+ 3230+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source
00004436 0000443C	E781 0000 0806 E766 7020 8F8B		00000000	3231+ 3232+	VL	v24, 0(R1) V22, V22, V23, V24, 0,	use v24 to test decoder
00004442 00004446	B98D 0020 5020 500C		000000C	3233+ 3234+	EPSW ST	R2, R0 R2, CCPSW	extract psw to save CC
0000444A 00004450	E760 5040 080E 07FB		00004400	3235+ 3236+	VST BR	V22, V1061 R11	save v1 output return
00004454 00004454	0.12			3237+RE61 3238+	DC DROP	OF R5	xl16 expected result
00004454 0000445C	00000000 00000000 0000000 00000000			3239	DC		0000 0000000000000000 V1
00004464 0000446C	01020304 F4F5F6F7 00FDFEFF BB010203			3240	DC	XL16' 01020304F4F5I	F6F7 00FDFEFFBB010203' v2
00004474 0000447C	01020300 05060700 090A0B0C 0D0E0F10			3241	DC	XL16' 0102030005060	0700 090A0B0C0D0E0F10' v3
00004484 0000448C	00000000 00000004 00000000 00000000			3242	DC	XL16' 0000000000000	0004 0000000000000000' v4
				3243 3244 *Hal fwor	d		
00004498				3245 3246+		VSTRS, 1, 2, 2 OFD	full match
	000044F0	00004498		3247+ 3248+T62	USI NG DC	A(X62)	base for test data and test routine address of test routine
0000449C 0000449E	003E 00			3249+ 3250+	DC DC	H' 62' X' 00'	test number
0000449F 000044A0	01 02			3251+ 3252+	DC DC	HL1' 1' HL1' 2'	m5 used m6 used
000044A1 000044A2	02 0D			3253+ 3254+	DC DC	<b>出1'2'</b> 出1'13'	CC CC failed mask
000044A4 000044AC	00000000 00000000 FF			3255+ 3256+	DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed
000044AD 000044B8	E5E2E3D9 E2404040 0000453C			3257+ 3258+	DC DC	CL8' VSTRS' A(RE62+16)	instruction name address of v2 source
000044BC 000044C0	0000454C 0000455C			3259+ 3260+	DC DC	A(RE62+32) A(RE62+48)	address of v3 source address of v4 source
000044C4 000044C8	0000010 0000452C			3261+ 3262+REA62	DC DC	A(16) A(RE62)	result length result address
000044D0 000044D8	00000000 00000000 00000000 00000000			3263+ 3264+V1062	DS DS	FD XL16	gap V1 output
000044E0 000044E8	00000000 00000000 00000000 00000000			3265+ 3266+*	DS	FD	gap
000044F0 000044F0 000044F6	E310 5020 0014 E761 0000 0806		00000020 00000000	3267+X62 3268+ 3269+	DS LGF VL	0F R1, V2ADDR v22, 0(R1)	load v2 source use v22 to test decoder
000044F0	E/01 0000 0000		0000000	J&UJ+	٧L	νωω, U( <b>N</b> 1)	use vaa to test decoder

ASMA Ver.	0.7.0 zvector-e7-2	25-VSTRS					04 Apr 2025	12: 54: 34	Page	70
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000044FC 00004502	E310 5024 0014 E771 0000 0806		00000024 00000000 00000028	3270+ 3271+	LGF VL		load v3 source use v23 to test decoder			
00004508 0000450E 00004514 0000451A	E310 5028 0014 E781 0000 0806 E766 7120 8F8B		00000028	3272+ 3273+ 3274+		V22, V22, V23, V24, 1,		is a sour	ce)	
0000451E 00004522	B98D 0020 5020 500C E760 5040 080E		0000000C 000044D8	3275+ 3276+ 3277+	ST VST	R2, R0 R2, CCPSW V22, V1062	extract psw to save CC save v1 output			
00004528 0000452C 0000452C	07FB			3278+ 3279+RE62 3280+	BR DC DROP	OF R5	return xl16 expected result	V/4		
0000452C 00004534	00000000 00000000 00000000 00000000			3281	DC			V1		
0000453C 00004544	0000FEFF BBBB0102			3282	DC			v2		
0000454C 00004554	090A0B0C 0D0E0F10			3283	DC	XL16' 0102000005060	0000 090A0B0C0D0E0F10'	v3		
0000455C 00004564	00000000 00000004 00000000 00000000			3284	DC	XL16' 00000000000000	0004 00000000000000000'	v4		
				3285 3286 *Word						
00004570				3287 3288+	VRR_D DS	VSTRS, 2, 2, 2 OFD		full match		
00004570 00004570 00004574	000045C8 003F	00004570		3289+ 3290+T63 3291+	USING DC DC	*, <b>R</b> 5 A(X63)	base for test data and t address of test routine test number	est routine	e	
00004576 00004577 00004578	00 02 02			3292+ 3293+ 3294+	DC DC DC	X' 00' HL1' 2' HL1' 2'	m5 used m6 used			
00004579 0000457A 0000457C	02 0D 00000000 00000000			3295+ 3296+ 3297+	DC DC DS	HL1' 2' HL1' 13' 2F	CC CC failed mask extracted PSW after tes	st (has CC)		
00004584 00004585 00004590	FF E5E2E3D9 E2404040 00004614			3298+ 3299+ 3300+	DC DC DC	X' FF' CL8' VSTRS' A(RE63+16)	extracted CC, if test finstruction name address of v2 source	ailed		
00004594 00004598 0000459C	00004624 00004634 00000010			3301+ 3302+ 3303+	DC DC DC	A(RE63+32) A(RE63+48) A(16)	address of v3 source address of v4 source result length			
000045A0 000045A8 000045B0	00004604 00000000 00000000 00000000 00000000			3304+REA63 3305+ 3306+V1063	DC DS DS	A(RE63) FD XL16	result address gap V1 output			
000045B8 000045C0	00000000 00000000			3307+ 3308+*	DS	FD	gap			
000045C8 000045C8 000045CE	E310 5020 0014 E761 0000 0806		00000020 00000000	3309+X63 3310+ 3311+	DS LGF VL		load v2 source use v22 to test decoder			
000045D4 000045DA 000045E0	E310 5024 0014 E771 0000 0806 E310 5028 0014		0000000 0000028	3312+ 3313+ 3314+	LGF VL LGF	R1, V4ADDR	load v3 source use v23 to test decoder load v4 source			
000045E6 000045EC 000045F2	E781 0000 0806 E766 7220 8F8B B98D 0020		0000000	3315+ 3316+ 3317+	<b>EPSW</b>	V22, V22, V23, V24, 2, R2, R0	extract psw	is a sour	ce)	
000045F6 000045FA 00004600	5020 500C E760 5040 080E 07FB		0000000C 000045B0	3318+ 3319+ 3320+	ST VST BR	R2, CCPSW V22, V1063 R11	to save CC save v1 output return			

	OD TEST   05			CHINA ET			•	12: 54: 34	
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
004604 004604				3321+RE63 3322+	DC DROP	0F xl 16	s expected result		
004604 00460C	00000000 00000000 0000000 00000000			3323	DC	XL16' 000000000000000000	0000000000000000000	V1	
004614 00461C	01020304 05060708 00000000 01020304			3324	DC	XL16' 0102030405060708	000000001020304'	v2	
004624	01020304 00000000			3325	DC	XL16' 0102030400000000	000000000D0E0F10'	<b>v</b> 3	
00462C 004634	00000000 0D0E0F10 00000000 00000008			3326	DC	XL16' 0000000000000008	00000000000000000	v4	
00463C	0000000 00000000			3327					

		25- VSTRS					•	12: 54: 34 Page	
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				3329 *					
					- zer	o length - full m	atch tests: ZS=1 CC=2		
				3331 *	-ch: 7	ero length in V4			
				3333 *Byte	.CII. Z	ero rengen in v4			
				3334	VRR D	VSTRS, 0, 2, 2		full match	
004648				3335+	DS	OFD			
004648		00004648		3336+	USING		base for test data and	test routine	
004648	000046A0			3337+T64	DC DC	A(X64)	address of test routine		
00464C 00464E	0040 00			3338+ 3339+	DC DC	H' 64' X' 00'	test number		
00464E 00464F	00			3340+	DC	HL1' 0'	m5 used		
004650	02			3341+	DC	HL1' 2'	m6 used		
004651	02			3342+	DC	HL1' 2'	CC		
004652	OD			3343+	DC	HL1' 13'	CC failed mask		
004654	00000000 00000000			3344+	DS	2F	extracted PSW after tes	st (has CC)	
00465C	FF			3345+	DC	X' FF'	extracted CC, if test	fai l ed	
00465D 004668	E5E2E3D9 E2404040 000046EC			3346+ 3347+	DC DC	CL8' VSTRS' A(RE64+16)	instruction name address of v2 source		
00466C	000046EC 000046FC			3348+	DC	A(RE64+10) A(RE64+32)	address of v3 source		
004670	0000401C 0000470C			3349+	DC	A(RE64+48)	address of v4 source		
004674	00000010			3350+	DC	A(16)	result length		
004678	000046DC			3351+REA64	DC	A(RE64)	result address		
004680	00000000 00000000			3352+	DS	FD	gap		
004688	00000000 00000000			3353+V1064	DS	XL16	V1 output		
004690	00000000 00000000			3354+	DS	FD	con		
004698	00000000 00000000			3355+*	DЗ	ΓV	gap		
0046A0				3356+X64	DS	<b>0F</b>			
0046A0	E310 5020 0014		00000020	3357+	LGF	R1, V2ADDR	load v2 source		
0046A6	E761 0000 0806		0000000	3358+	VL	v22, 0(R1)	use v22 to test decoder		
0046AC	E310 5024 0014		00000024	3359+	LGF	R1, V3ADDR	load v3 source		
0046B2	E771 0000 0806		0000000	3360+	VL	v23, 0(R1)	use v23 to test decoder		
0046BE	E310 5028 0014 E781 0000 0806		00000028 00000000	3361+ 3362+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source		
0046C4	E766 7020 8F8B		0000000	3363+		V24, U(K1) V22, V22, V23, V24, 0,	use v24 to test decoder 2 instruction (des	t is a source)	
0046CA	B98D 0020			3364+		R2, R0	extract psw	t 13 a source,	
0046CE	5020 500C		000000C	3365+	ST		to save CC		
0046D2	E760 5040 080E		00004688	3366+	VST	V22, V1064	save v1 output		
0046D8	07FB			3367+	BR	R11	return		
0046DC				3368+RE64	DC	OF	xl16 expected result		
0046DC 0046DC	0000000 00000000			3369+ 3370	DROP DC	R5	0000 0000000000000000000000000000000000	V1	
0046DC 0046E4	0000000 00000000			3370	DC	VITA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA		V I	
0046EC	01020304 F4F5F6F7			3371	DC	XL16' 01020304F4F51	F6F7 01020304AAFDFEFF'	v2	
0046F4				- <b></b>					
0046FC	01020304 05060708			3372	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	v3	
004704	090A0B0C 0D0E0F10			2272	D.C	W 401000000	2000		
00470C	00000000 00000000			3373	DC	XL16' 000000000000000	0000 0000000000000000000000000000000000	v4	
004714	00000000 00000000			2274					
				3374 3375 *Hal fword	1				
				3376		VSTRS, 1, 2, 2		full match	
004720				3377+	DS DS	OFD			
004720		00004720		3378+	<b>USING</b>		base for test data and	test routine	
004720	00004778			3379+T65	DC	A(X65)	address of test routine		

LOC				~				
	OBJECT CODE	ADDR1	ADDR2	STMI				
	0041			3380+	DC	H' 65'	test number	
	00			3381+	DC	X' 00'		
	01 02			3382+ 3383+	DC DC	HL1' 1' HL1' 2'	m5 used m6 used	
	02			3384+	DC	HL1' 2'	CC CC	
	OD			3385+	DC	HL1' 13'	CC failed mask	
	0000000 00000000			3386+	DS	<b>2F</b>	extracted PSW after test (has CC)	
	FF			3387+	DC	X' FF'	extracted CC, if test failed	
	E5E2E3D9 E2404040			3388+	DC	CL8' VSTRS'	instruction name	
	000047C4 000047D4			3389+ 3390+	DC DC	A(RE65+16) A(RE65+32)	address of v2 source address of v3 source	
	000047D4 000047E4			3391+	DC	A(RE65+48)	address of v4 source	
	0000010			3392+	DC	A(16)	result length	
	000047B4			3393+REA65	DC	A(RE65)	result address	
	0000000 00000000			3394+	DS	FD	gap	
	0000000 0000000			3395+V1065	DS	XL16	V1 output	
	00000000 00000000			0000	D.C.	TD.		
0004770	00000000 00000000			3396+ 3397+*	DS	FD	gap	
0004778				3398+X65	DS	0F		
	E310 5020 0014		00000020	3399+	LGF	R1, V2ADDR	load v2 source	
	E761 0000 0806		00000000	3400+	VL	v22, 0(R1)	use v22 to test decoder	
004784	E310 5024 0014		0000024	3401+	LGF	R1, V3ADDR	load v3 source	
	E771 0000 0806		00000000	3402+	VL_	v23, 0(R1)	use v23 to test decoder	
	E310 5028 0014		00000028	3403+	LGF	R1, V4ADDR	load v4 source	
	E781 0000 0806		0000000	3404+	VL	v24, 0(R1)	use v24 to test decoder	
	E766 7120 8F8B B98D 0020			3405+ 3406+	EDCM ROIKS	V22, V22, V23, V24, 1, R2, R0	,2 instruction (dest is a source) extract psw	
	5020 500C		000000C	3400+ 3407+	ST	R2, CCPSW	to save CC	
	E760 5040 080E		00004760	3408+	VST	V22, V1065	save v1 output	
	07FB			3409+	BR	R11	return	
0047B4				3410+RE65	DC	<b>OF</b>	xl16 expected result	
0047B4				3411+	DROP			
	00000000 00000000			3412	DC	XL16' 00000000000000	0000 0000000000000000 V1	
	00000000 00000000 01020304 F4F5F6F7			3413	DC	VI 16' 01090904E4E5	F6F7 01020304AAFDFEFF' v2	
	01020304 F4F3F6F7 01020304 AAFDFEFF			3413	DC	AL10 01020304F4F3	rof/ Ulu2U3U4AAFDFEFF V2	
	01020304 05060708			3414	DC	XL16' 010203040506	0708 090A0B0C0D0E0F10' v3	
0047DC	O9OAOBOC ODOEOF10			<b>V</b>			0.00 000:102002020202	
	00000000 00000000 00000000 00000000			3415	DC	XL16' 0000000000000	0000 000000000000000000000 v4	
JOTTE	0000000 0000000			3416				
				3417 *Word				
				3418		<b>VSTRS</b> , 2, 2, 2	full match	
0047F8		00004750		3419+	DS	OFD		
0047F8	00004950	000047F8		3420+ 3421+T66	USING		base for test data and test routine	
	00004850 0042			3421+100 3422+	DC DC	A(X66) H' 66'	address of test routine test number	
	0042			3423+	DC DC	X' 00'	COSC HUMBOT	
	02			3424+	DC	HL1'2'	m5 used	
004800	02			3425+	DC	HL1' 2'	m6 used	
	02			3426+	DC	HL1'2'	CC	
	OD			3427+	DC	HL1' 13'	CC failed mask	
				0.400	D.C.			
004804	00000000 00000000 FF			3428+ 3429+	DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed	

ASMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS					04 Apr 2025 12: 54: 34 Page 74
LOC	OD IECT CODE	ADDD 1	ADDDO	CTMT			•
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00004818	0000489C			3431+	DC	A(RE66+16)	address of v2 source
0000481C	000048AC			3432+	DC	A(RE66+32)	address of v3 source
00004820	000048BC			3433+	DC	A(RE66+48)	address of v4 source
00004824	00000010			3434+	DC	A(16)	result length
00004828 00004830	0000488C 0000000 00000000			3435+REA66 3436+	DC DS	A(RE66) FD	result address
00004838	0000000 0000000			3430+ 3437+V1066	DS DS	XL16	gap V1 output
00004838	0000000 0000000			343771000	DЗ	ALIO	vi oucpuc
00004848	0000000 0000000			3438+	DS	FD	gap
				3439+*			8-1
00004850				3440+X66	DS	<b>OF</b>	
00004850	E310 5020 0014		00000020	3441+	LGF	R1, V2ADDR	load v2 source
00004856	E761 0000 0806		00000000	3442+	VL	v22, 0(R1)	use v22 to test decoder
0000485C	E310 5024 0014		00000024	3443+	LGF	R1, V3ADDR	load v3 source
00004862 00004868	E771 0000 0806 E310 5028 0014		$00000000 \\ 00000028$	3444+ 3445+	VL LCF	v23, 0(R1)	use v23 to test decoder load v4 source
0000486E	E310 5028 0014 E781 0000 0806		00000028	3445+ 3446+	LGF VL	R1, V4ADDR v24, O(R1)	use v24 to test decoder
0000480E	E766 7220 8F8B		0000000	3447+		V24, U(R1) V22, V22, V23, V24, 2,	
0000487A	B98D 0020			3448+	EPSW	R2, R0	extract psw
0000487E	5020 500C		000000C	3449+	ST	R2, CCPSW	to save CC
00004882	E760 5040 080E		00004838	3450+	VST	V22, V1066	save v1 output
00004888	07FB			3451+	BR	R11	return
0000488C				3452+RE66	DC	0F	xl16 expected result
0000488C	0000000 0000000			3453+	DROP	R5	2000 00000000000000 VI
0000488C 00004894	00000000 00000000 0000000 00000000			3454	DC	XL16 0000000000000	0000 0000000000000000 V1
0000489C	01020304 F4F5F6F7			3455	DC	XI 16' 01020304F4F5I	F6F7 0102030405AAAAFF' v2
0000483C	01020304 14131017 01020304 05AAAAFF			J1JJ	ЪС	ALIO 0102030414131	TOT / UTU2UJU4UJAAAATT
000048AC	01020304 05060708			3456	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10' v3
000048B4	O9OAOBOC ODOEOF10						
000048BC	00000000 00000000			3457	DC	XL16' 00000000000000	0000 00000000000000000' v4
000048C4	00000000 00000000			2450			
				3458 *Full Mat	tch: 70	ero length from ZS	
				3460 *Byte	ccii. Z	or or rengen from 25	
				3461	VRR_D	VSTRS, 0, 2, 2	full match
000048D0				3462+	DS	OFD	
000048D0	00004000	000048D0		3463+	USING		base for test data and test routine
000048D0	00004928			3464+T67	DC	A(X67)	address of test routine
000048D4 000048D6	0043 00			3465+ 3466+	DC DC	H' 67' X' 00'	test number
000048D7	00			3467+	DC	HL1' 0'	m5 used
000048D8	02			3468+	DC DC	HL1' 2'	m6 used
000048D9	02			3469+	DC	HL1' 2'	CC
000048DA	OD			3470+	DC	HL1' 13'	CC failed mask
000048DC	00000000 00000000			3471+	DS	2F	extracted PSW after test (has CC)
000048E4	FF			3472+	DC	X' FF'	extracted CC, if test failed
000048E5 000048F0	E5E2E3D9 E2404040 00004974			3473+ 3474+	DC DC	CL8' VSTRS'	instruction name
000048F4	00004974			3474+ 3475+	DC DC	A(RE67+16) A(RE67+32)	address of v2 source address of v3 source
000048F4	00004984			3476+	DC	A(RE67+48)	address of v4 source
000048FC	00000010			3477+	DC	A(16)	result length
00004900	00004964			3478+REA67	DC	A(RE67)	result address
00004908	00000000 00000000			3479+	DS		gap V1 output
00004910	00000000 00000000			3480+V1067	DS	XL16	V1 output
00004918	00000000 00000000						

ASMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS					04 Apr 2025 12: 54: 34 Pa	age 75
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00004920	00000000 00000000			3481+ 3482+*		FD	gap	
00004928 00004928	E310 5020 0014		00000020	3483+X67 3484+	DS LGF	OF R1, V2ADDR	load v2 source	
0000492E	E761 0000 0806		0000000	3485+	VL	v22, 0(R1)	use v22 to test decoder	
00004934 0000493A	E310 5024 0014 E771 0000 0806		00000024 00000000	3486+ 3487+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder	
00004940	E310 5028 0014		0000028	3488+	LGF	R1, V4ADDR	load v4 source	
00004946 0000494C	E781 0000 0806 E766 7020 8F8B		00000000	3489+ 3490+	VL VSTRS	v24, 0(R1) V22, V22, V23, V24, 0,	use v24 to test decoder 2 instruction (dest is a source	<u>e)</u>
00004952	B98D 0020			3491+	<b>EPSW</b>	R2, R0	extract psw	
00004956 0000495A	5020 500C E760 5040 080E		0000000C 00004910	3492+ 3493+	ST VST	R2, CCPSW V22, V1067	to save CC save v1 output	
00004960	07FB		00001010	3494+	BR	R11	return	
00004964 00004964				3495+RE67 3496+	DC DROP	0F R5	xl16 expected result	
00004964	00000000 00000000			3497	DC		0000 00000000000000000 V1	
0000496C 00004974	00000000 00000000 01020304 F4F5F6F7			3498	DC	XL16' 01020304F4F5I	F6F7 01020304AAFDFEFF' v2	
0000497C	01020304 AAFDFEFF							
00004984 0000498C	00020304 05060708 090A0B0C 0D0E0F10			3499	DC	XL16' 0002030405060	0708 090A0B0C0D0E0F10' v3	
00004994	0000000 00000004			3500	DC	XL16' 00000000000000	0004 00000000000000000' v4	
0000499C	0000000 00000000			3501				
				3502 *Hal fwor		VOTEC 1 0 0		
000049A8				3503 3504+	VKK_D DS	VSTRS, 1, 2, 2 OFD	full match	
000049A8	00004400	000049A8		3505+	<b>USING</b>	*, <b>R5</b>	base for test data and test routine	
000049A8 000049AC	00004A00 0044			3506+T68 3507+	DC DC	A(X68) H' 68'	address of test routine test number	
000049AE	00			3508+	DC	X' 00'		
000049AF 000049B0	02			3509+ 3510+	DC DC	HL1' 1' HL1' 2'	m5 used m6 used	
000049B1 000049B2	02 0D			3511+ 3512+	DC DC	HL1' 2' HL1' 13'	CC CC failed mask	
000049B2	00000000 00000000			3512+ 3513+	DS DS	2F	extracted PSW after test (has CC)	
000049BC 000049BD	FF E5E2E3D9 E2404040			3514+ 3515+	DC DC	X' FF' CL8' VSTRS'	extracted CC, if test failed instruction name	
000049BD 000049C8	00004A4C			<b>3516</b> +	DC	A(RE68+16)	address of v2 source	
000049CC 000049D0	00004A5C 00004A6C			3517+ 3518+	DC DC	A(RE68+32) A(RE68+48)	address of v3 source address of v4 source	
000049D4	0000010			3519+	DC	A(16)	result length	
000049D8 000049E0	00004A3C 00000000 00000000			3520+REA68 3521+	DC DS	A(RE68) FD	result address	
000049E8	00000000 00000000			3522+V1068	DS DS	XL16	gap V1 output	
000049F0 000049F8	00000000 00000000 0000000 00000000			3523+	DS	FD		
				3524+*			gap	
00004A00 00004A00	E310 5020 0014		00000020	3525+X68 3526+	DS LGF	OF R1, V2ADDR	load v2 source	
00004A06	E761 0000 0806		0000000	3527+	VL	v22, 0(R1)	use v22 to test decoder	
00004A0C 00004A12	E310 5024 0014 E771 0000 0806		00000024 00000000	3528+ 3529+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder	
00004A18	E310 5028 0014		0000028	3530+	LGF	R1, V4ADDR	load v4 source	
00004A1E	E781 0000 0806		0000000	3531+	VL	v24, 0(R1)	use v24 to test decoder	

ASMA Ver.	0.7.0 zvector-e7-2	5-VSTRS					04 Apr 202	5 12: 54: 34	Page 76
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00004A24 00004A2A	E766 7120 8F8B B98D 0020		0000000	3532+ 3533+	<b>EPSW</b>	V22, V22, V23, V24, 1, R2, R0	extract psw	st is a sour	rce)
00004A38	5020 500C E760 5040 080E 07FB		0000000C 000049E8	3534+ 3535+ 3536+	ST VST BR	R2, CCPSW V22, V1068 R11	to save CC save v1 output return		
00004A3C 00004A3C 00004A3C	0000000 00000000			3537+RE68 3538+ 3539	DC DROP DC	OF R5 XL16' 00000000000000	xl16 expected result	V1	
	00000000 00000000 01020304 F4F5F6F7 01020304 AAFDFEFF			3540	DC	XL16' 01020304F4F5I	F6F7 01020304AAFDFEFF'	v2	
00004A5C 00004A64	00000304 05060708 090A0B0C 0D0E0F10			3541 3542	DC DC		0708 090A0B0C0D0E0F10' 0004 0000000000000000'	v3 v4	
				3543				V 2	
00004A80		00004400		3544 *Word 3545 3546+	DS	VSTRS, 2, 2, 2 OFD	1 6	full match	
00004A80 00004A80 00004A84 00004A86	00004AD8 0045 00	00004A80		3547+ 3548+T69 3549+ 3550+	USING DC DC DC	*, R5 A(X69) H' 69' X' 00'	base for test data and address of test routing test number		ie
00004A87 00004A88 00004A89	02 02 02			3551+ 3552+ 3553+	DC DC DC	HL1'2' HL1'2' HL1'2'	m5 used m6 used CC		
00004A8A 00004A8C 00004A94	0D 00000000 00000000 FF			3554+ 3555+ 3556+	DC DS DC	HL1' 13' 2F X' FF'	CC failed mask extracted PSW after to extracted CC, if test	est (has CC)	
	E5E2E3D9 E2404040 00004B24 00004B34			3557+ 3558+ 3559+	DC DC DC	CL8' VSTRS' A(RE69+16) A(RE69+32)	instruction name address of v2 source address of v3 source	Turreu	
00004AA8 00004AAC 00004AB0	00004B44 00000010 00004B14			3560+ 3561+ 3562+REA69	DC DC DC	A(RE69+48) A(16) A(RE69)	address of v4 source result length result address		
00004AB8 00004AC0 00004AC8	0000000 00000000 0000000 0000000 0000000			3563+ 3564+V1069	DS DS	FD XL16	gap V1 output		
00004AD0	0000000 0000000			3565+ 3566+*	DS DC	FD	gap		
	E310 5020 0014 E761 0000 0806 E310 5024 0014		00000020 00000000 00000024	3567+X69 3568+ 3569+ 3570+	DS LGF VL LGF	OF R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source	r	
00004AEA 00004AF0 00004AF6	E771 0000 0806 E310 5028 0014 E781 0000 0806		00000000 00000028 00000000	3571+ 3572+ 3573+	VL LGF VL	v23, 0(R1) R1, V4ADDR v24, 0(R1)	use v23 to test decoder load v4 source use v24 to test decoder	r	
00004B02 00004B06	E766 7220 8F8B B98D 0020 5020 500C		0000000C	3574+ 3575+ 3576+	EPSW ST	V22, V22, V23, V24, 2, R2, R0 R2, CCPSW	extract psw to save CC	st is a sour	ce)
00004B0A 00004B10 00004B14	E760 5040 080E 07FB		00004AC0	3577+ 3578+ 3579+RE69	VST BR DC	V22, V1069 R11 OF	save v1 output return x116 expected result		
00004B14 00004B14 00004B1C	00000000 00000000 00000000 00000000			3580+ 3581	DROP DC	R5 XL16' 00000000000000	0000 000000000000000000000	V1	

wa ver.	0. 7. 0 zvector- e7	- 23- VS1KS					04 Apr 2025	12: 34: 34	rage	77
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
004B24	01020304 F4F5F6F7			3582	DC	XL16' 01020304F4F5F6F7	0102030405AAAAFF'	v2		
004B34	01020304 05AAAAFF 00000000 05060708			3583	DC	XL16' 000000005060708	O9OAOBOCODOEOF10'	v3		
004B44	090A0B0C 0D0E0F10 0000000 00000008			3584	DC	XL16' 00000000000000008	0000000000000000000000	<b>v4</b>		
004B4C	0000000 00000000			3585						

MA Ver.	0. 7. 0 zvector- e7-2	25-VSTRS					04 Apr 2025 1	<b>2: 54: 34</b>	Page 7
LOC	OBJECT CODE	ADDR1	ADDR2	STMF					
							, ,		
				3588 * case 6 3589 *		EL DEPENDENT - Hero	cules / z15		
						d substring length			
				3591 *Hal fwor	ď				
004B58				3592 3593+	VKK_D DS	VSTRS, 1, 0, 0 OFD	ľ	no match	
004B58		00004B58		3594+	USING		base for test data and to	st routin	e
	00004BB0			3595+T70	DC	A(X70)	address of test routine		
	0046 00			3596+ 3597+	DC DC	H' 70' X' 00'	test number		
	01			3598+	DC	HL1' 1'	m5 used		
004B60	00			3599+	DC	HL1' 0'	m6 used		
	00			3600+	DC	HL1' 0'	CC Coiled and a		
	07 0000000 00000000			3601+ 3602+	DC DS	HL1' 7' 2F	CC failed mask extracted PSW after test	(has CC)	
004B6C	FF			3603+	DC	X' FF'	extracted CC, if test fa	ii l ed	
004B6D	E5E2E3D9 E2404040			3604+	DC	CL8' VSTRS'	instruction name		
	00004BFC			3605+	DC DC	A(RE70+16)	address of v2 source		
	00004C0C 00004C1C			3606+ 3607+	DC DC	A(RE70+32) A(RE70+48)	address of v3 source address of v4 source		
	00000010			3608+	DC	A(16)	result length		
	00004BEC			3609+REA70	DC	A(RE70)	result address		
	00000000 00000000 0000000 00000000			3610+ 3611+V1070	DS DS	FD XL16	gap V1 output		
	0000000 0000000			3011+11070	אט	VI 10	vi oucpuc		
	00000000 00000000			3612+	DS	FD	gap		
				3613+*					
004BB0 004BB0	E210 5020 0014		0000000	3614+X70 3615+	DS LGF	OF	load v9 course		
	E310 5020 0014 E761 0000 0806		00000020 00000000		VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
	E310 5024 0014		00000024		ĹĠF	R1, V3ADDR	load v3 source		
	E771 0000 0806		0000000		VL	v23, 0(R1)	use v23 to test decoder		
	E310 5028 0014 E781 0000 0806		00000028 00000000	3619+ 3620+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder		
	E766 7100 8F8B		0000000	3621+		V24, U(N1) V22, V22, V23, V24, 1,		is a sour	ce)
004BDA	B98D 0020			3622+	<b>EPSW</b>	R2, R0	extract psw		,
	5020 500C		000000C	3623+	ST	R2, CCPSW	to save CC		
	E760 5040 080E 07FB		00004B98	3624+ 3625+	VST BR	V22, V1070 R11	save v1 output return		
004BEC	OTIB			3626+RE70	DC	OF	xl16 expected result		
004BEC				3627+	DROP	<b>R5</b>	-		
	00000000 00000010			3628	DC	XL16' 000000000000000	0010 00000000000000000' \	/1	
	00000000 00000000 01020304 F4F5F6F7			3629	DC	XI 16' 01020304F4F5I	F6F7 01020304AAFDFEFF' v	<b>72</b>	
	01020304 AAFDFEFF			0020	ЪС	ALIO OTOZOGOTI II OI	OI / OIOZOOO MUII DI LII	~	
004C0C	01020304 05060708			3630	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10' v	/3	
	090A0B0C 0D0E0F10 0000000 00000003			3631	DC	VI 16' 000000000000	0003 0000000000000000000000000000000000	<b>74</b>	
	0000000 00000000			3031	DC	VTIA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-1	
				3632					
				3633 *Word	Web e	VCTDC 0 0 0			
				3634		<b>VSTRS</b> , 2, 0, 0	r	no match	
004C30				3635⊥	DC	OFD			
0004C30 0004C30		00004C30		3635+ 3636+	DS USING	OFD *, R5	base for test data and te	st routin	e

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			1
00004C34 00004C36	0047 00			3638+ 3639+	DC DC	H' 71' X' 00'	test number
00004C37 00004C38 00004C39	02 00 00			3640+ 3641+ 3642+	DC DC DC	HL1' 2' HL1' 0' HL1' 0'	m5 used m6 used CC
00004C3A 00004C3C 00004C44	07 00000000 00000000 FF			3643+ 3644+ 3645+	DC DS DC	HL1' 7' 2F X' FF'	CC failed mask extracted PSW after test (has CC) extracted CC, if test failed
00004C45 00004C50 00004C54	E5E2E3D9 E2404040 00004CD4 00004CE4			3646+ 3647+ 3648+	DC DC DC	CL8' VSTRS' A(RE71+16) A(RE71+32)	instruction name address of v2 source address of v3 source
00004C54 00004C5C 00004C60	00004CF4 00000010			3649+ 3650+ 3651+REA71	DC DC DC	A(RE71+48) A(16)	address of v4 source result length
00004C60 00004C68 00004C70 00004C78	00004CC4 00000000 00000000 00000000 00000000 000000			3652+ 3653+V1071	DS DS	A(RE71) FD XL16	result address gap V1 output
00004C80	0000000 0000000			3654+ 3655+*	DS DC	FD	gap
00004C88 00004C88 00004C8E	E310 5020 0014 E761 0000 0806			3656+X71 3657+ 3658+	VL	OF R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder
00004C94 00004C9A 00004CA0	E310 5024 0014 E771 0000 0806 E310 5028 0014		0000000	3659+ 3660+ 3661+	VL LGF	R1, V3ADDR v23, O(R1) R1, V4ADDR	load v3 source use v23 to test decoder load v4 source
00004CA6 00004CAC 00004CB2	E781 0000 0806 E766 7200 8F8B B98D 0020		00000000	3662+ 3663+ 3664+	VL VSTRS EPSW	v24, 0(R1) V22, V22, V23, V24, 2, R2, R0	use v24 to test decoder 0 instruction (dest is a source) extract psw
00004CB6 00004CBA 00004CC0	5020 500C E760 5040 080E 07FB		0000000C 00004C70	3665+ 3666+ 3667+	ST VST BR	R2, CCPSW V22, V1071 R11	to save CC save v1 output return
00004CC4 00004CC4 00004CC4	00000000 00000010			3668+RE71 3669+ 3670	DC DROP DC	OF R5	xl16 expected result
00004CCC 00004CD4	00000000 00000000 01020304 F4F5F6F7			3671	DC		F6F7 0102030405AAAAFF' v2
00004CDC 00004CE4 00004CEC	01020304 05AAAAFF 01020304 05060708 090A0B0C 0D0E0F10			3672	-		0708 090A0B0C0D0E0F10' v3
00004CF4 00004CFC	00000000 00000005 00000000 00000000			3673 3674	DC	XL16' 00000000000000	0005 00000000000000000000 v4
				· -			

ASMA Ver. 0.7.0 zvector-e7-25-VSTRS

ASMA Ver.	0. 7. 0 zvector- e7-2	25-VSTRS					04 Apr 2025 12: 54: 34 Page 80
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				3676 *			
				3677 * case 7			
				3678 *			nda
				3680 *Byte	cn: m	any common substri	ngs
				3681	VRR D	VSTRS, 0, 2, 2	full match
00004D08				3682+	DS	OFD	
00004D08	00004700	00004D08		3683+	USING		base for test data and test routine
00004D08 00004D0C	00004D60 0048			3684+T72 3685+	DC DC	A(X72) H' 72'	address of test routine test number
00004D0C 00004D0E	0048			3686+	DC DC	η / 2 Χ' 00'	test number
00004D0F	00			3687+	DC	HL1'0'	m5 used
00004D10	02			3688+	DC	HL1' 2'	m6 used
00004D11	02			3689+	DC	HL1' 2'	CC Codd and and all
00004D12 00004D14	OD 00000000 00000000			3690+ 3691+	DC DS	HL1' 13' 2F	CC failed mask extracted PSW after test (has CC)
00004D14 00004D1C	FF			3692+	DC DC	X' FF'	extracted rsw arter test (has cc) extracted CC, if test failed
00004D1D	E5E2E3D9 E2404040			3693+	DC	CL8' VSTRS'	instruction name
00004D28	00004DAC			3694+	DC	A(RE72+16)	address of v2 source
00004D2C	00004DBC			3695+	DC	A(RE72+32)	address of v3 source
00004D30 00004D34	00004DCC 00000010			3696+ 3697+	DC DC	A(RE72+48) A(16)	address of v4 source result length
00004D34 00004D38	0000010 00004D9C			3698+REA72	DC	A(RE72)	result address
00004D40	00000000 00000000			3699+	DS	FD	
00004D48	0000000 00000000			3700+V1072	DS	XL16	gap V1 output
00004D50	00000000 00000000			0701.	DC	EN	
00004D58	00000000 00000000			3701+ 3702+*	DS	FD	gap
00004D60				3702+ 3703+X72	DS	<b>0F</b>	
00004D60	E310 5020 0014		0000020	3704+	LGF	R1, V2ADDR	load v2 source
00004D66	E761 0000 0806		00000000		VL	v22, 0(R1)	use v22 to test decoder
00004D6C	E310 5024 0014		00000024		LGF	R1, V3ADDR	load v3 source
00004D72 00004D78	E771 0000 0806 E310 5028 0014		00000000 0000028		VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source
00004D7E	E781 0000 0806		00000000	3709+	VL	v24, 0(R1)	use v24 to test decoder
00004D84	E766 7020 8F8B			3710+	<b>VSTRS</b>	V22, V22, V23, V24, 0,	
00004D8A	B98D 0020		0000000	3711+		R2, R0	extract psw
00004D8E 00004D92	5020 500C E760 5040 080E		0000000C 00004D48	3712+ 3713+	ST VST	R2, CCPSW V22, V1072	to save CC
00004D92	07FB		<b>77774740</b>	3713+ 3714+	BR	R11	save v1 output return
00004D9C	~···			3715+RE72	DC	0F	xl16 expected result
00004D9C	000000000000000000000000000000000000000			3716+	DROP	R5	•
00004D9C	00000000 00000000			3717	DC	XL16' 000000000000000	0008 0000000000000000 V1
00004DA4 00004DAC	00000000 00000000 01020301 02010201			3718	DC	XI.16' 0102030102010	0201 0102030401020304' v2
00004DAC 00004DB4	01020301 02010201			0/10	<i>D</i> •	ALIO VIVAUJUIVAUI	TWO TOTOWOOD TOTOWNOOD TOTOWOOD TOTO
00004DBC	01020304 00506070			3719	DC	XL16' 0102030400500	6070 090A0B0C0D0E0F10' v3
00004DC4	090A0B0C 0D0E0F10			0700	D.C.	WI 101 000000000000000000000000000000000	2004 200000000000000
00004DCC 00004DD4	00000000 00000004 00000000 00000000			3720	DC	XL16' 000000000000000	0004 00000000000000000' v4
<b>00004DD4</b>	0000000 000000000000000000000000000000			3721			
				3722 *Halfword			
00001==				3723		VSTRS, 1, 2, 2	full match
00004DE0		00004050		3724+	DS	0FD * D5	had for toot data and toot
00004DE0 00004DE0	00004E38	00004DE0		3725+ 3726+T73	USI NG DC	*, K5 A(X73)	base for test data and test routine address of test routine
OUUUTDEU	UUUUTEJO			31 &U+113	DC	A(A/J)	audi CSS VI CESC I VUCI IIC

							04 Apr 2025 12: 54: 34 Page	
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
	0049			3727+	DC	Н' 73'	test number	
004DE6	00			3728+	DC	X' 00'		
004DE7	01			3729+	DC	HL1' 1'	m5 used	
004DE8	02			3730+	DC	HL1' 2'	m6 used	
004DE9	02			3731+	DC	HL1' 2'	CC	
004DEA	OD			3732+	DC	HL1' 13'	CC failed mask	
004DEC	0000000 00000000			3733+	DS	<b>2F</b>	extracted PSW after test (has CC)	
004DF4	FF			3734+	DC	X' FF'	extracted CC, if test failed	
004DF5	E5E2E3D9 E2404040			3735+	DC	CL8' VSTRS'	instruction name	
004E00	00004E84			3736+	DC	A(RE73+16)	address of v2 source	
004E04	00004E94			3737+	DC	A(RE73+32)	address of v3 source	
004E08	00004EA4			3738+	DC	A(RE73+48)	address of v4 source	
004E0C	0000010			3739+	DC	A(16)	result length	
004E10	00004E74			3740+REA73	DC	A(RE73)	result address	
004E18	0000000 00000000			3741+	DS	FD	gap	
004E20	0000000 00000000			3742+V1073	DS	XL16	gap V1 output	
004E28	0000000 00000000						•	
004E30	0000000 00000000			3743+	DS	FD	gap	
				3744+*				
004E38				3745+X73	DS	<b>0F</b>		
004E38	E310 5020 0014		00000020	3746+	LGF	R1, V2ADDR	load v2 source	
004E3E	E761 0000 0806		00000000	3747+	VL	v22, 0(R1)	use v22 to test decoder	
<b>004E44</b>	E310 5024 0014		00000024	3748+	LGF	R1, V3ÀDDR	load v3 source	
004E4A	E771 0000 0806		00000000	3749+	VL	v23, 0(R1)	use v23 to test decoder	
004E50	E310 5028 0014		00000028	3750+	LGF	R1, V4ADDR	load v4 source	
004E56	E781 0000 0806		00000000	3751+	VL	v24, 0(R1)	use v24 to test decoder	
004E5C	E766 7120 8F8B			3752+		V22, V22, V23, V24, 1,	, 2 instruction (dest is a source)	
004E62	B98D 0020			3753+	<b>EPSW</b>	R2, R0	extract psw	
004E66	5020 500C		000000C	3754+	ST	R2, CCPSW	to save CC	
004E6A	E760 5040 080E		00004E20	3755+	VST	V22, V1073	save v1 output	
004E70	07FB			3756+	BR	R11	return	
004E74				3757+RE73	DC	0F	xl16 expected result	
004E74				3758+	DROP	R5		
	00000000 0000000C			3759	DC		000C 0000000000000000 V1	
	0000000 00000000							
	01020301 02010201			3760	DC	XL16' 0102030102010	0201 0102030501020304' v2	
	01020305 01020304			0.00	20	1110 010200010201	72	
	01020304 05060000			3761	DC	XL16' 0102030405060	0000 090A0B0C0D0E0F10' v3	
	O9OAOBOC ODOEOF10			0.01				
	00000000 00000004			3762	DC	XL16' 0000000000000	0004 000000000000000000000 v4	
	00000000 00000000							
				3763				
				3764 *Word				
				3765	VRR D	VSTRS, 2, 2, 2	full match	
004EB8				3766+	DS	OFD		
004EB8		00004EB8		3767+	<b>USING</b>	*, <b>R5</b>	base for test data and test routine	
<b>004EB8</b>	00004F10			3768+T74	DC	A(X74)	address of test routine	
004EBC	004A			3769+	DC	H' 74'	test number	
004EBE	00			3770+	DC	X' 00'		
004EBF	02			3771+	DC	HL1' 2'	m5 used	
004EC0	02			3772+	DC	HL1' 2'	m6 used	
004EC1	02			3773+	DC	HL1' 2'	CC	
004EC2	OD			3774+	DC	HL1' 13'	CC failed mask	
00120				3775+	DS	2F	extracted PSW after test (has CC)	
004EC4	0000000 00000000			3//3+	טט	~1	catificted 15W arter test (has co)	
	00000000 00000000 FF			3776+	DC DC	X' FF'	extracted CC, if test failed	

00004FD8

ASMA Ver.	0. 7. 0 zvector- e7-2	25- VSTRS					04 Apr 2025	5 12: 54: 34	Page	83
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00004FE0	00000000 00000000			3828+ 3829+*	DS	FD	gap			
00004FE8 00004FE8	E310 5020 0014		00000020	3830+X75 3831+	DS LGF	OF R1, V2ADDR	load v2 source			
00004FE8 00004FEE	E761 0000 0806		00000020	3832+	VL	v22, O(R1)	use v22 to test decoder	r		
00004FF4	E310 5024 0014		00000024	3833+	ĹĠF	R1, V3ADDR	load v3 source	_		
00004FFA	E771 0000 0806		0000000	3834+	VL	v23, 0(R1)	use v23 to test decoder	r		
00005000 00005006	E310 5028 0014 E781 0000 0806		00000028 00000000	3835+ 3836+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder	n		
00005006 0000500C	E766 7020 8F8B		0000000	3837+		V24, U(R1) V22, V22, V23, V24, 0			rce)	
00005012	B98D 0020			3838+	EPSW	R2, R0	extract psw	se is a sou	100)	
00005016	5020 500C		000000C	3839+	ST	R2, CCPSW	to save CC			
0000501A	E760 5040 080E		00004FD0	3840+	VST	V22, V1075	save v1 output			
00005020 00005024	07FB			3841+ 3842+RE75	BR DC	R11 0F	return xl16 expected result			
00005024				3843+	DROP	R5	Allo expected result			
00005024	0000000 00000008			3844	DC	XL16' 000000000000	0008 00000000000000000	V1		
0000502C	00000000 00000000			2045	D.C.	VI 10101000010001	0001 0100000401000004!	0		
00005034 0000503C	01020301 02010201 01020304 01020304			3845	DC	XL10 010203010201	0201 0102030401020304'	v2		
00005036				3846	DC	XL16' 010203040050	6070 090A0B0C0D0E0F10'	$\mathbf{v3}$		
0000504C	O9OAOBOC ODOEOF10									
00005054	00000000 000000FF			3847	DC	XL16' 0000000000000	00FF 0000000000000000'	v4		
0000505C	0000000 00000000			3848 3849 *Hal fwor	·d					
				3850		VSTRS, 1, 2, 2		full matc	h	
00005068		00007000		3851+	DS	OFD				
00005068	00005000	00005068		3851+ 3852+	DS USING	0FD *, R5	base for test data and	test routi		
00005068 00005068	000050C0 004C	00005068		3851+ 3852+ 3853+T76	DS USING DC	OFD *, R5 A(X76)	address of test routing	test routi		
00005068 00005068 0000506C 0000506E	004C 00	00005068		3851+ 3852+ 3853+T76 3854+ 3855+	DS USING DC DC DC	OFD *, R5 A(X76) H' 76' X' 00'		test routi		
00005068 00005068 0000506C 0000506E 0000506F	004C 00 01	00005068		3851+ 3852+ 3853+T76 3854+ 3855+ 3856+	DS USING DC DC DC DC	OFD *, R5 A(X76) H' 76' X' 00' HL1' 1'	address of test routing test number  m5 used	test routi		
00005068 00005068 0000506C 0000506E 0000506F 00005070	004C 00 01 02	00005068		3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+	DS USING DC DC DC DC DC	OFD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2'	address of test routing test number m5 used m6 used	test routi		
00005068 0000506C 0000506E 0000506F 00005070 00005071	004C 00 01 02 02	00005068		3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+ 3858+	DS USING DC DC DC DC DC DC	OFD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2'	address of test routing test number  m5 used m6 used CC	test routi		
00005068 0000506C 0000506E 0000506F 00005070 00005071 00005072 00005074	004C 00 01 02	00005068		3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+ 3858+ 3859+ 3860+	DS USING DC DC DC DC DC DC DC DC DC	OFD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F	address of test routing test number  m5 used m6 used CC CC failed mask extracted PSW after te	test routi e est (has CC	ne	
00005068 0000506C 0000506E 0000506F 00005070 00005071 00005072 00005074 0000507C	004C 00 01 02 02 0D 00000000 00000000 FF	00005068		3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+ 3858+ 3859+ 3860+ 3861+	DS USING DC	OFD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF'	address of test routing test number  m5 used m6 used CC CC failed mask extracted PSW after to extracted CC, if test	test routi e est (has CC	ne	
00005068 0000506C 0000506E 0000506F 00005070 00005071 00005072 00005074 0000507C	004C 00 01 02 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040	00005068		3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+	DS USING DC	OFD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS'	address of test routing test number  m5 used n6 used CC CC failed mask extracted PSW after to extracted CC, if test instruction name	test routi e est (has CC	ne	
00005068 0000506C 0000506E 0000506F 00005070 00005071 00005072 00005074 0000507C 0000507D	004C 00 01 02 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 0000510C	00005068		3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+	DS USING DC	OFD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16)	address of test routing test number  m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source	test routi e est (has CC	ne	
00005068 0000506C 0000506E 0000506F 00005070 00005071 00005072 00005074 0000507C 0000507D 00005088 0000508C	004C 00 01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C	00005068		3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+	DS USING DC	OFD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48)	address of test routing test number  m5 used   m6 used   CC   CC failed mask   extracted PSW after to   extracted CC, if test   instruction name   address of v2 source   address of v3 source   address of v4 source	test routi e est (has CC	ne	
00005068 00005068 0000506C 0000506E 00005070 00005071 00005072 00005074 0000507C 0000507D 0000508C 00005090 00005094	004C 00 01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 00000010	00005068		3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+	DS USING DC	0FD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16)	address of test routing test number  m5 used n6 used CC CC failed mask extracted PSW after to extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length	test routi e est (has CC	ne	
00005068 00005068 0000506C 0000506E 00005070 00005071 00005072 00005074 0000507C 0000507D 0000508C 00005090 00005094 00005098	004C 00 01 02 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 00000010 000050FC	00005068		3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+ 3858+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3867+REA76	DS USING DC	0FD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76)	mb used mb used CC CC failed mask extracted PSW after to extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address	test routi e est (has CC	ne	
00005068 00005068 0000506C 0000506E 00005070 00005071 00005072 00005074 0000507C 0000507D 0000508C 00005090 00005094	004C 00 01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 00000010	00005068		3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+	DS USING DC	0FD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16)	mb used mb used CC CC failed mask extracted PSW after to extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address	test routi e est (has CC	ne	
00005068 0000506C 0000506E 0000506F 00005070 00005071 00005072 0000507C 0000507C 0000507D 0000508C 00005090 00005094 00005098 00005098 00005080	004C 00 01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 0000010 000050FC 00000000 00000000 00000000 00000000 00000000	00005068		3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+ 3858+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3866+ 3868+ 3868+	DS USING DC	0FD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD XL16	address of test routing test number  m5 used n6 used CC CC failed mask extracted PSW after to extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length	test routi e est (has CC	ne	
00005068 0000506E 0000506E 0000506F 00005070 00005072 00005072 0000507C 0000507D 0000508C 0000508C 00005090 00005094 00005094 00005098 000050A0 000050A0 000050B0	004C 00 01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 0000512C 00000010 000050FC 00000000 00000000 00000000	00005068		3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3866+ 3867+REA76 3868+ 3869+V1076	DS USING DC	0FD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD XL16 FD	mb used mb used CC CC failed mask extracted PSW after to extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address	test routi e est (has CC	ne	
00005068 00005068 0000506C 0000506E 00005070 00005071 00005072 00005072 0000507C 0000507D 0000508C 00005090 00005094 00005098 00005080 00005080	004C 00 01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 0000510C 0000512C 0000010 000050FC 00000000 00000000 00000000 00000000 00000000	00005068	00000090	3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+ 3858+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3867+REA76 3868+ 3870+ 3870+ 3871+* 3872+X76	DS USING DC	OFD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD XL16  FD OF	address of test routing test number  m5 used n6 used CC CC failed mask extracted PSW after to extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output	test routi e est (has CC	ne	
00005068 0000506E 0000506E 0000506F 00005070 00005071 00005072 00005074 0000507C 0000507D 0000508C 00005090 00005094 00005098 00005088 00005088	004C 00 01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 0000010 000050FC 00000000 00000000 00000000 00000000 00000000	00005068	00000020	3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+ 3858+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3867+REA76 3868+ 3871+* 3872+X76 3873+	DS USING DC	0FD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD XL16  FD  OF R1, V2ADDR	address of test routing test number  m5 used m6 used CC CC failed mask extracted PSW after to extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source	test routi e est (has CC failed	ne	
00005068 00005068 0000506C 0000506E 00005070 00005071 00005072 00005072 0000507C 0000507D 0000508C 00005090 00005094 00005098 00005080 00005080	004C 00 01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 0000510C 0000512C 0000010 000050FC 00000000 00000000 00000000 00000000 00000000	00005068	00000020 00000000 00000024	3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+ 3859+ 3860+ 3861+ 3862+ 3863+ 3865+ 3866+ 3866+ 3871+* 3871+* 3872+X76 3873+ 3874+	DS USING DC	OFD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD XL16  FD OF	address of test routing test number  m5 used n6 used CC CC failed mask extracted PSW after to extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output	test routi e est (has CC failed	ne	
00005068 0000506E 0000506E 0000506F 00005070 00005071 00005072 00005072 0000507C 0000507D 0000508C 00005090 00005094 00005098 00005080 000050B0 000050B0 000050C0 000050C0 000050CC 000050CC	004C 00 01 02 02 0D 00000000 000000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 00000010 000050FC 00000000 00000000 00000000 00000000 00000000	00005068	0000000 0000024 0000000	3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+ 3858+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3867+REA76 3868+ 3870+ 3871+* 3872+X76 3873+ 3874+ 3875+ 3876+	DS USING DC	0FD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD XL16  FD  0F R1, V2ADDR v22, 0(R1) R1, V3ADDR v23, 0(R1)	address of test routing test number  mb used mb used CC CC failed mask extracted PSW after to extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output  gap  load v2 source use v22 to test decoder load v3 source use v23 to test decoder	test routi e est (has CC failed	ne	
00005068 0000506E 0000506E 0000506F 00005070 00005071 00005072 00005072 0000507D 0000507D 0000508C 00005090 00005094 00005098 000050A0 000050A0 000050B0 000050B0 000050C0 000050CC 000050CC 000050D2 000050D2	004C 00 01 02 02 0D 00000000 000000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 0000010 000050FC 00000000 00000000 00000000 00000000 00000000	00005068	0000000 0000024	3851+ 3852+ 3853+T76 3854+ 3855+ 3856+ 3857+ 3858+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3867+REA76 3870+ 3870+ 3871+* 3872+X76 3873+ 3874+ 3875+ 3876+ 3877+	DS USING DC	0FD *, R5 A(X76) H' 76' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD XL16  FD  0F R1, V2ADDR v22, 0(R1) R1, V3ADDR	address of test routing test number  m5 used m6 used CC CC failed mask extracted PSW after to extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source	test routi e est (has CC failed	ne	

ASMA Ver.	0. 7. 0 zv	ector- e7- 25	5- VSTRS					04 Apr	2025 12: 54: 34	Page 8	84
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT						
000050E4 000050EA	E766 7120 B98D 0020			0000000	3879+ 3880+	<b>EPSW</b>	V22, V22, V23, V24, 1, R2, R0	extract psw	(dest is a sou	ırce)	
000050EE 000050F2 000050F8	5020 500C E760 5040 07FB			0000000C 000050A8	3881+ 3882+ 3883+	ST VST BR		to save CC save v1 output return			
000050FC 000050FC 000050FC	0000000	0000000C			3884+RE76 3885+ 3886	DC DROP DC	<b>R5</b>	xl16 expected resul			
00005104 0000510C	00000000 01020301 01020305	00000000 02010201			3887	DC		201 010203050102030			
0000511C 00005124	01020304 090A0B0C	00000700 0D0E0F10			3888	DC DC		0700 090A0B0C0D0E0F1			
	00000000				3889 3890	DC	YT10, 00000000000000	00FF 000000000000000000000000000000000	00' v4		
00005140					3891 *Word 3892 3893+	VRR_D DS	VSTRS, 2, 2, 2 0FD		full mate	ch	
00005140 00005140	00005198		00005140		3894+ 3895+T77	USI NG DC		base for test data address of test rou		ne	
00005144 00005146	004D 00				3896+ 3897+	DC DC	H' 77' X' 00'	test number	icine		
00005147 00005148 00005149	02 02 02				3898+ 3899+ 3900+	DC DC DC	HL1' 2' HL1' 2' HL1' 2'	m5 used m6 used CC			
0000514A 0000514C 00005154	OD 00000000 FF	0000000			3901+ 3902+ 3903+	DC DS DC	HL1' 13' 2F X' FF'	CC failed mask extracted PSW after extracted CC, if t		<b>E)</b>	
00005155 00005160 00005164	E5E2E3D9 000051E4 000051F4	E2404040			3904+ 3905+ 3906+	DC DC DC	CL8' VSTRS' A(RE77+16)	instruction name address of v2 source address of v3 source	ce		
00005168 0000516C	$00005204 \\ 00000010$				3907+ 3908+	DC DC	A(RE77+48) A(16)	address of v4 source result length			
00005170 00005178 00005180	000051D4 00000000 00000000	0000000			3909+REA77 3910+ 3911+V1077	DC DS DS		result address gap V1 output			
00005188 00005190	00000000				3912+ 3913+*	DS		gap			
00005198 00005198 0000519E 000051A4	E310 5020 E761 0000 E310 5024	0806		00000020 00000000 00000024	3914+X77 3915+ 3916+ 3917+	DS LGF VL LGF		load v2 source use v22 to test dec load v3 source	coder		
000051AA	E771 0000 E310 5028 E781 0000	0806 0014		00000024 00000000 00000028 00000000	3918+ 3919+ 3920+	VL LGF VL	v23, 0(R1) R1, V4ADDR	use v23 to test dec load v4 source use v24 to test dec			
000051BC 000051C2 000051C6	E766 7220 B98D 0020 5020 500C			000000C	3921+ 3922+ 3923+	EPSW ST	V22, V22, V23, V24, 2, R2, R0 R2, CCPSW	2 instruction extract psw to save CC	(dest is a sou	ırce)	
000051CA 000051D0 000051D4	E760 5040 07FB	080E		00005180	3924+ 3925+ 3926+RE77	VST BR DC		save v1 output return x116 expected resul	t		
000051D4 000051D4 000051DC	00000000				3927+ 3928		<b>R5</b>	000C 0000000000000000000000000000000000			

MA ver.	0. 7. 0 zvector- e7- 2	25- VSTRS					04 Apr 202	5 12: 54: 34	Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
	01020301 01030400 01020104 01020304			3929	DC	XL16' 0102030101030	0400 0102010401020304'	v2	
0051F4	01020304 00000000			3930	DC	XL16' 010203040000	0000 000000001020304'	v3	
005204	00000000 01020304 00000000 000000FF			3931	DC	XL16' 0000000000000	OOFF 000000000000000000000	$\mathbf{v4}$	
00520C	00000000 00000000			3932					
				3933 *No Mate	ch: ZS=	0; v4 substring le	ngth > 16; many common	substri ngs	
				3934 *Byte 3935	VRR D	VSTRS, 0, 0, 0		no match	
005218				<b>3936</b> +	DS	OFD			
005218	00007070	00005218		3937+	USING		base for test data and		e
	00005270			3938+T78	DC	A(X78)	address of test routin	$\mathbf{e}$	
	004E 00			3939+ 3940+	DC DC	H' 78' X' 00'	test number		
	00			3940+ 3941+	DC DC	HL1'0'	m5 used		
	00			3942+	DC	HL1' 0'	m6 used		
	00			3943+	DC	HL1' 0'	CC		
	07			3944+	DC	HL1' 7'	CC failed mask		
	0000000 00000000			3945+	DS	2F	extracted PSW after t	est (has CC)	
	FF			3946+	DC	X' FF'	extracted CC, if test		
	E5E2E3D9 E2404040			3947+	DC	CL8' VSTRS'	instruction name		
	000052BC			3948+	DC	A(RE78+16)	address of v2 source		
	000052CC			3949+	DC	A(RE78+32)	address of v3 source		
	000052DC			3950+	DC	A(RE78+48)	address of v4 source		
	00000010			3951+	DC	A(16)	result length		
	000052AC			3952+REA78 3953+	DC	A(RE78) FD	result address		
	00000000 00000000 0000000 00000000			3954+V1078	DS DS	XL16	gap V1 output		
	0000000 0000000			3334711070	טע	ALIU	VI Oucput		
	00000000 00000000			3955+	DS	FD	gap		
005270				3956+* 3957+X78	DS	0F			
	E310 5020 0014		00000020	3958+	LGF	R1, V2ADDR	load v2 source		
	E761 0000 0806		00000020		VL	v22, 0(R1)	use v22 to test decode	r	
	E310 5024 0014		00000000	3960+	LGF	R1, V3ADDR	load v3 source	1	
	E771 0000 0806		00000000	3961+	VL	v23, 0(R1)	use v23 to test decode	r	
	E310 5028 0014		00000028	3962+	LGF	R1, V4ADDR	load v4 source		
)0528E	E781 0000 0806		00000000	3963+	VL	v24, 0(R1)	use v24 to test decode		
	E766 7000 8F8B			3964+	<b>VSTRS</b>	V22, V22, V23, V24, 0,		st is a sour	ce)
	B98D 0020		0000000	3965+		R2, R0	extract psw		
	5020 500C		000000C	3966+	ST	R2, CCPSW	to save CC		
	E760 5040 080E		00005258	3967+	VST	V22, V1078	save v1 output		
	07FB			3968+	BR	R11	return		
)052AC )052AC				3969+RE78 3970+	DC DROP	OF R5	xl16 expected result		
	00000000 00000010			3970+ 3971	DROP DC		0010 00000000000000000	V1	
	0000000 0000010			J3/1	DC	ALIO UUUUUUUUU		AT	
	01020301 02010201			3972	DC	XL16' 0102030102010	0201 0102030401020300'	<b>v2</b>	
	01020304 01020300				20			\~	
	01020304 00506070			3973	DC	XL16' 010203040050	6070 090A0B0C0D0E0F10'	<b>v</b> 3	
0052D4	090A0B0C 0D0E0F10 00000000 000000FF			3974	DC		OOFF 00000000000000000	$\mathbf{v4}$	
	0000000 0000000000000000000000000000000			JJ / 4	DC	VIIO OOOOOOOOOOOOO	OOTT OUUUUUUUUUUUUU	V '1	
JUULI				3975 3976 *Hal fwor	_				

HL1'2'

HL1'0'

HL1' 0'

m5 used

m6 used

DC

DC

DC

4025+

4026+

4027 +

000053CF

000053D0

000053D1

02

00

ASMA Ver.	0.7.0 zvector-e7-2	25-VSTRS					04 Apr 2025	5 12: 54: 34 P	Page 90
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
000056E0 000056E4	07FB			4180+ 4181+RE83	BR DC	R11 OF	return xl16 expected result		
000056E4 000056E4 000056EC	0000000 0000000C 0000000 00000000			4182+ 4183	DROP DC	R5 XL16' 000000000000000	000C 0000000000000000'	V1	
000056F4 000056FC	01020301 01030400 01020104 01020304			4184	DC	XL16' 0102030101030	0400 0102010401020304'	v2	
00005704 0000570C	01020304 00000000 00000000 01020304			4185	DC	XL16' 010203040000	0000 0000000001020304'	$\mathbf{v3}$	
00005714 0000571C				4186	DC	XL16' 0000000000000	OOFC 0000000000000000'	v4	
				4189 *Note: s	substr -> Mod rd	length is a NOT and el dependent result	ngth > 16; many common s multiple of element size t: no match	substri ngs e!	
00005728				4192 4193+	VRR_D DS	VSTRS, 1, 0, 0 OFD		no match	
00005728 00005728	00005780	00005728		4194+ 4195+T84	USI NG DC	*, R5 A(X84)	base for test data and address of test routine		•
0000572C 0000572E	0054 00			4196+ 4197+	DC DC	H' 84' X' 00'	test number		
0000572F	01			4198+	DC	HL1' 1'	m5 used		
00005730	00			4199+	DC	HL1' 0'	m6 used		
00005731 00005732	00 07			4200+ 4201+	DC DC	HL1'0' HL1'7'	CC CC failed mask		
00005732	00000000 00000000			4202+	DS	2F	extracted PSW after te	est (has CC)	
0000573C 0000573D	FF E5E2E3D9 E2404040			4203+ 4204+	DC DC	X' FF' CL8' VSTRS'	extracted CC, if test instruction name		
00005748	000057CC			4205+	DC	A(RE84+16)	address of v2 source		
0000574C 00005750	000057DC 000057EC			4206+ 4207+	DC DC	A(RE84+32) A(RE84+48)	address of v3 source address of v4 source		
00005754				4208+	DC	A(16)	result length		
00005758	000057BC			4209+REA84	DC	A(RE84)	result address		
00005760	0000000 00000000			4210+	DS	FD	gap		
00005768 00005770	00000000 00000000 0000000 00000000			4211+V1084	DS	XL16	V1 output		
00005778	0000000 00000000			4212+	DS	FD	gap		
00005700				4213+*	DC.	OF			
00005780 00005780	E310 5020 0014		00000020	4214+X84 4215+	DS LGF	OF R1, V2ADDR	load v2 source		
00005786	E761 0000 0806		00000020	4216+	VL	v22, 0(R1)	use v22 to test decoder	•	
0000578C	E310 5024 0014		00000004	4217+	LGF	R1, V3ADDR	load v3 source		
00005792	E771 0000 0806		0000000	4218+	VL	v23, 0(R1)	use v23 to test decoder	•	
00005798	E310 5028 0014		00000028	4219+	LGF	R1, V4ADDR	load v4 source		
0000579E	E781 0000 0806		0000000	4220+	VL	v24, 0(R1)	use v24 to test decoder		)
000057A4 000057AA	E766 7100 8F8B B98D 0020			4221+ 4222+		V22, V22, V23, V24, 1, R2, R0	,0 instruction (des extract psw	st is a sourc	e)
000057AA	5020 500C		000000C	4223+	ST	R2, CCPSW	to save CC		
000057B2	E760 5040 080E		00005768	4224+	VST	V22, V1084	save v1 output		
000057B8	07FB			4225+	BR	R11	return		
000057BC				4226+RE84	DC	OF	xl16 expected result		
000057BC 000057BC	0000000 00000010			4227+ 4228	DROP DC	R5	0010 00000000000000000'	V1	
000057EC 000057C4 000057CC	0000000 0000010 00000000 00000000 01020301 02010201			4228	DC DC		0201 0102030501020304'	v2	
30000700	01020001 02010201			-~~U	DO	1210 0102000102010	CACL CICACOCOCICACOCT	₹ ₩	

ASMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS					04 Apr 2025	12: 54: 34	Page 91
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
	01020305 01020304 01020304 00000700 090A0B0C 0D0E0F10			4230	DC	XL16' 0102030400000	0700 090A0B0C0D0E0F10'	v3	
000057EC	00000000 000000FF 00000000 00000000			4231	DC	XL16' 0000000000000	OOFF 00000000000000000000'	<b>v4</b>	
				4232 4233 *Word 4234	VDD N	VSTRS, 2, 0, 0		no match	
00005800				4235+	DS	OFD			
$00005800 \\ 00005800$	00005858	00005800		4236+ 4237+T85	USI NG DC	A(X85)	base for test data and address of test routine		e
00005804 00005806	0055 00			4238+ 4239+	DC DC	H' 85' X' 00'	test number		
00005807	02			4240+	DC DC	HL1' 2'	m5 used		
00005808	00			4241+	DC	HL1' 0'	m6 used		
00005809 0000580A	00 07			4242+ 4243+	DC DC	HL1' 0' HL1' 7'	CC CC failed mask		
0000580K	00000000 00000000			4244+	DS	2F	extracted PSW after te	st (has CC)	
00005814	FF			4245+	DC	X' FF'	extracted CC, if test		
00005815 00005820	E5E2E3D9 E2404040 000058A4			4246+ 4247+	DC DC	CL8' VSTRS' A(RE85+16)	instruction name address of v2 source		
00005824	000058B4			4248+	DC DC	A(RE85+32)	address of v2 source		
00005828	000058C4			4249+	DC	A(RE85+48)	address of v4 source		
0000582C 00005830	00000010 00005894			4250+ 4251+REA85	DC	A(16)	result length result address		
00005838	00000000 00000000			4251+KEA65 4252+	DC DS	A(RE85) FD			
00005840 00005848	00000000 00000000 00000000 00000000			4253+V1085	DS	XL16	gap V1 output		
00005850	0000000 00000000			4254+	DS	FD	gap		
00007070				4255+*	DC	OF.			
00005858 00005858	E310 5020 0014	00	0000020	4256+X85 4257+	DS LGF	OF R1, V2ADDR	load v2 source		
	E761 0000 0806			4258+	VL	v22, 0(R1)	use v22 to test decoder		
	E310 5024 0014		0000024			R1, V3ADDR	load v3 source		
0000586A 00005870	E771 0000 0806 E310 5028 0014			4260+ 4261+		v23, 0(R1) R1, V4ADDR	use v23 to test decoder	•	
00005876	E781 0000 0806			4261+ 4262+			load v4 source use v24 to test decoder		
0000587C	E766 7200 8F8B	0.	000000	4263+	<b>VSTRS</b>	V22, V22, V23, V24, 2,			ce)
00005882	B98D 0020	0.4	000000	4264+		R2, R0	extract psw		
00005886 0000588A	5020 500C E760 5040 080E		000000C 0005840	4265+ 4266+	ST VST	R2, CCPSW V22, V1085	to save CC save v1 output		
0000588A	07FB		0000010	4267+	BR	R11	return		
00005894				4268+RE85	DC	<b>OF</b>	xl16 expected result		
00005894 00005894	0000000 00000010			4269+ 4270	DROP DC	<b>R5</b>	0010 000000000000000000	V1	
00005894 0000589C	0000000 00000000			46/U	DC	VEIO OOOOOOOOOOOOOOO	010 00000000000000000	V I	
000058A4	01020301 01030400			4271	DC	XL16' 0102030101030	0400 0102010401020304'	v2	
	01020104 01020304			4979	DC	VI 161 010000040000	0000 0000000000000000000000000000000000	0	
000058B4 000058BC	01020304 00000000 00000000 01020304			4272	DC	AL16 0102030400000	0000 0000000001020304'	$\mathbf{v3}$	
000058C4	0000000 000000FF			4273	DC	XL16' 00000000000000	OOFF 00000000000000000000	v4	
000058CC	0000000 00000000			4274					
				4275					
000058D4 000058D8	00000000 00000000			4276 4277	DC DC	F' 0' END OF TA	ABLE		
συσυσομο	0000000			I&!!	DC	1 0			

MA Ver.	0. 7. 0 zvector- e7	'- 25- VSTRS						04 Apr	2025 12	: 54: 34	Page	95
LOC	OBJECT CODE	ADDR1	ADDR2	STMI								
		0000016	00000001	4424 V22	EQU	22						
		00000017	00000001	4425 V23	EQU EQU	23 24						
		$00000018 \\ 00000019$	00000001	4426 V24 4427 V25	EQU EQU	24 25						
		000001A	0000001	4428 V26	EQU	25 26						
		0000001B 0000001C	00000001 00000001	4429 V27 4430 V28	EĞÜ EĞÜ EĞÜ EĞÜ EĞÜ	27 28 29 30						
		0000001D	00000001	4431 V29	EQU	29						
		0000001E 0000001F	00000001 00000001	4432 V30 4433 V31	EQU EQU	30 31						
		0000011	0000001	4434		01						
				4435	END							

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCES											
	_						1.40	140									
BEGIN CC	I U	00000200 00000009	2	151 502	117 256	147	148	149									
CCFOUND	X	0000003	1	508	243	263											
CCMASK	II	00000014 0000000A	1	<b>503</b>	219	200											
CCMSG	II	000000A 0000031C	1	236	231												
CCPRTEXP	C	00000310	1	467	260												
CCPRTGOT	Č	00001096 000010A6	1	470	267												
CPRTLINE	Č	000010A0 00001053	16	462	472	270											
CCPRTLNG	U	00001033	10	402	269	210											
CCPRTLING	C		8	465	253												
	C	00001080															
CCPRTNUM	C	00001063	3	463	251	670	790	769	905	017	000	022	074	1016	1000	1105	1147
CCPSW	F	000000C	4	507	240	678	720	762	805	847	889	932	974	1016	1063	1105	1147
					1190	1232	1274	1317	1359	1401	1444	1486	1528	1575	1617	1659	1702
					1744	1786	1829	1871	1913	1956	1998	2040	2083	2125	2167	2214	2256
					2298	2341	2383	2425	2468	2510	2552	2595	2637	2679	2722	2764	2806
					2853	2895	2937	2980	3022	3064	3107	3149	3191	3234	3276	3318	3365
					3407	3449	3492	3534	3576	3623	3665	3712	3754	3796	3839	3881	3923
CITIE D.O.	-	00000744	_	400	3966	4008	4050	4094	4136	4178	4223	4265					
CTLRO	F	00000544	4	406	161	162	163	164	004	000	005	00~	004	000	004	000	
DECNUM	C	000010D4	16	482	248	<b>250</b>	257	259	264	266	285	287	294	296	301	303	
E7TEST	4	00000000	88	496	210												
E7TESTS	F	000058DC	4	4282	203	0.50	00=	200	202	000							
EDIT	X	000010A8	18	477	249	258	265	286	295	302							
ENDTEST	Ū	00000418	1	323	208												
EOJ	Ī	00000528	4	396	196	326											
EOJPSW	D	00000518	8	394	396												
FAI LCONT	U	00000408	1	313													
FAI LED	<u><b>F</b></u>	00001000	4	435	274	315	324										
FAI LMSG	U	000003A0	1	283	226												
FAILPSW	D	00000530	8	398	400												
FAI LTEST	I	00000540	4	400	327												
FB0001	F	00000280	8	180	184	185	187										
MAGE	1	0000000	23104	0													
K	U	00000400	1	419	420	421	422										
<b>K64</b>	U	00010000	1	421													
<b>/15</b>	U	0000007	1	<b>500</b>	293												
<b>/16</b>	U	8000000	1	<b>501</b>	300												
B	U	00100000	1	422													
<b>VISG</b>	Ι	00000460	4	356	195	339											
MSGCMD	C	000004AE	9	386	<b>369</b>	370											
MSGMSG	C	000004B7	95	387	363	384	361										
MSGMVC	I	000004A8	6	384	367												
MSGOK	Ι	00000476	2	365	362												
SGRET	I	00000496	4	380	373	376											
SGSAVE	F	0000049C	4	383	359	380											
NEXTE7	U	000002D4	1	205	229	318											
PNAME	C	0000015	8	510	253	290											
PAGE	Ü	00001000	ĺ	420													
PRT3	Č	000010BE	18	480	249	250	251	258	259	260	265	266	267	286	287	288	295
					296	297	302	303	304								
PRTLINE	C	00001008	16	444	454	307											
PRTLNG	Ū	0000004B	1	454	306	·											
PRTM5	Č	00001044	2	449	297												
PRTM6	Č	00001041	2	452	304												
	Č	00001030	0	447	290												
PRTNAME		UUUUI I II S S		44	7.911												

ASMA Ver. 0.7.0	) zvector	- e7- 25- VSTR	S										04 Apr	2025	12: 54:	34 Pa	ge 9	97
SYMB0L	ТҮРЕ	VALUE	LENGTH	DEFN	REFERE	ENCES												
20	U	00000000	1	4381	111 306 761	161 314 804	164 315 846	184 338 888	186 340 931	187 356 973	188 359 1015	193 361 1062	212 363 1104	213 365 1146	269 380 1189	273 677 1231	274 719 1273	
					1316 1870	1358 1912	1400 1955	1443 1997	1485 2039	1527 2082	1574 2124	1616 2166	1658 2213	1701 2255	1743 2297	1785 2340	1828 2382	
					2424 2979 3533	2467 3021 3575	2509 3063 3622	2551 3106 3664	2594 3148 3711	2636 3190 3753	2678 3233 3795	2721 3275 3838	2763 3317 3880	2805 3364 3922	2852 3406 3965	2894 3448 4007	2936 3491 4049	
21	U	0000001	1	4382	4093 194	4135 219	4177 220	4222 221	4264 224	225	240	241	242	243	270	307	324	
					325 716 802	370 717 839	384 754	670 755 841	671 756	672 757 843	673 758	674 759 881	675 797 882	712 798 883	713 799 884	714 800 885	715 801 886	
					924 1009	925 1010	840 926 1011	927 1012	842 928 1013	929 1055	844 966 1056	967 1057	968 1058	969 1059	970 1060	971 1097	1008 1098	
					1099 1185	1100 1186	1101 1187	1102 1224	1139 1225	1140 1226	1141 1227	1142 1228	1143 1229	1144 1266	1182 1267	1183 1268	1184 1269	
					1270 1356 1478	1271 1393 1479	1309 1394 1480	1310 1395 1481	1311 1396 1482	1312 1397 1483	1313 1398 1520	1314 1436 1521	1351 1437 1522	1352 1438 1523	1353 1439 1524	1354 1440 1525	1355 1441 1567	
					1568 1653	1569 1654	1570 1655	1571 1656	1482 1572 1694	1609 1695	1610 1696	1611 1697	1612 1698	1613 1699	1614 1736	1651 1737	1652 1738	
					1739 1825	1740 1826	1741 1863	1778 1864	1779 1865	1780 1866	1781 1867	1782 1868	1783 1905	1821 1906	1822 1907	1823 1908	1824 1909	
					2032	1948 2033	1949 2034	1950 2035	1951 2036	1952 2037	1953 2075	1990 2076	1991 2077	1992 2078	1993 2079	1994 2080	1995 2117	
					2208	2119 2209 2294	2120 2210 2295	2121 2211 2333	2122 2248 2334	2159 2249 2335	2160 2250 2336	2161 2251 2337	2162 2252 2338	2163 2253 2375	2164 2290 2376	2206 2291 2377	2207 2292 2378	
					2379 2465	2380 2502	2417 2503	2418 2504	2419 2505	2420 2506	2421 2507	2422 2544	2460 2545	2461 2546	2462 2547	2463 2548	2464 2549	
						2588 2673	2589 2674	2590 2675	2591 2676	2592 2714	2629 2715	2630 2716	2631 2717	2632 2718	2633 2719	2634 2756	2671 2757	
						2759 2849 2934	2760 2850 2972	2761 2887 2973	2798 2888 2974	2799 2889 2975	2800 2890 2976	2801 2891 2977	2802 2892 3014	2803 2929 3015	2845 2930 3016	2846 2931 3017	2847 2932 3018	
					3019 3141	3056 3142	3057 3143	3058 3144	3059 3145	3060 3146	3061 3183	3099 3184	3100 3185	3101 3186	3102 3187	3103 3188	3104 3226	
					3227 3312	3228 3313	3229 3314	3230 3315	3231 3357	3268 3358	3269 3359	3270 3360	3271 3361	3272 3362	3273 3399	3310 3400	3311 3401	
					3488	3403 3489 3615	3404 3526 3616	3441 3527 3617	3442 3528 3618	3443 3529 3619	3444 3530 3620	3445 3531 3657	3446 3568 3658	3484 3569 3659	3485 3570 3660	3486 3571 3661	3487 3572 3662	
					3704 3789	3705 3790	3706 3791	3707 3792	3708 3793	3709 3831	3746 3832	3747 3833	3748 3834	3749 3835	3750 3836	3751 3873	3788 3874	
					3961	3876 3962	3877 3963	3878 4000	3915 4001	3916 4002	3917 4003	3918 4004	3919 4005	3920 4042	3958 4043	3959 4044	3960 4045	
					4133	4047 4170 4258	4086 4171 4259	4087 4172 4260	4088 4173 4261	4089 4174 4262	4090 4175	4091 4215	4128 4216	4129 4217	4130 4218	4131 4219	4132 4220	
R10 R11	U U	0000000A 0000000B	1 1	4391 4392	149 216	158 217	159 680	722	764	807	849	891	934	976	1018	1065	1107	
					1704 2258	1192 1746 2300	1234 1788 2343	1276 1831 2385	1319 1873 2427	1361 1915 2470	1403 1958 2512	1446 2000 2554	1488 2042 2597	1530 2085 2639	1577 2127 2681	1619 2169 2724	1661 2216 2766	
					2808	2855	2897	2939	2982	3024	3066	3109	3151	3193	3236	3278	3320	

SMA Ver. 0.7.0	zvector	- e7- 25- VSTR	S									04 Apr	2025	12: 54:	34 Pa	ige 9
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENC	ES										
12 13 14	U U U	0000000C 0000000D 0000000E	1 1	4393 4394 4395	3925 39	09 3451 68 4010 06 228	3494 4052 317	3536 4096	3578 4138	3625 4180	3667 4225	3714 4267	3756	3798	3841	3883
215 22	Ü	000000F 00000002	1	4396 4383	195 2 294 2 375 3 888 8 1147 11 1443 14 1702 17	08 333 47 248 99 300 80 381 89 931 89 1190 44 1485 43 1744	343 255 301 677 932 1231 1486 1785	344 256 338 678 973 1232 1527 1786	257 339 719 974 1273 1528 1828	262 340 720 1015 1274 1574 1829	263 357 761 1016 1316 1575 1870	264 359 762 1062 1317 1616 1871	284 365 804 1063 1358 1617 1912	285 366 805 1104 1359 1658 1913	292 367 846 1105 1400 1659 1955	293 369 847 1146 1401 1701 1956
					2256 22 2551 25 2806 28 3106 31 3365 34 3664 36 3923 39	98 2039 97 2298 52 2594 52 2853 07 3148 06 3407 65 3711 65 3966 23 4264	2040 2340 2595 2894 3149 3448 3712 4007 4265	2082 2341 2636 2895 3190 3449 3753 4008	2083 2382 2637 2936 3191 3491 3754 4049	2124 2383 2678 2937 3233 3492 3795 4050	2125 2424 2679 2979 3234 3533 3796 4093	2166 2425 2721 2980 3275 3534 3838 4094	2167 2467 2722 3021 3276 3575 3839 4135	2213 2468 2763 3022 3317 3576 3880 4136	2214 2509 2764 3063 3318 3622 3881 4177	2255 2510 2805 3064 3364 3623 3922 4178
23 24 25	U U U	00000003 00000004 00000005	1 1 1	4384 4385 4386	206 2 818 8 1109 11 1372 14	07 210 51 860 18 1151 05 1415 73 1706	334 893 1161 1448 1715	342 903 1194 1457 1748	649 936 1203 1490 1757	682 945 1236 1499 1790	691 978 1245 1532 1800	724 987 1278 1546 1833	733 1020 1288 1579 1842	766 1034 1321 1588 1875	776 1067 1330 1621 1884	809 1076 1363 1630 1917
					2218 22 2481 25 2768 27 3035 30 3322 33 3594 36	60 1969 27 2260 14 2523 77 2810 68 3078 36 3369 27 3636 94 3927	2002 2269 2556 2824 3111 3378 3669 3937	2011 2302 2566 2857 3120 3411 3683 3970	2044 2312 2599 2866 3153 3420 3716 3979	2054 2345 2608 2899 3162 3453 3725 4012	2087 2354 2641 2908 3195 3463 3758 4021	2096 2387 2650 2941 3205 3496 3767 4054	2129 2396 2683 2951 3238 3505 3800 4065	2138 2429 2693 2984 3247 3538 3810 4098	2171 2439 2726 2993 3280 3547 3843 4107	2185 2472 2735 3026 3289 3580 3852 4140
26 27 28	U U U	00000006 00000007 00000008	1 1 1	4387 4388 4389	4149 41 147 1	<ul><li>82 4194</li><li>51 152</li></ul>	4227 153	4236 155	4269							
9 EE1 EE10 EE11	U F F F	0000009 000011B4 0000194C 00001A24	1 4 4 4	4390 681 1066 1108	660 6 1045 10 1087 10	55 156 61 662 46 1047 88 1089	158 664 1049 1091									
EE12 EE13 EE14 EE15 EE16 EE17	F F F F	00001AFC 00001BD4 00001CAC 00001D84 00001E5C 00001F34	4 4 4 4	1150 1193 1235 1277 1320 1362	1172 11 1214 12 1256 12 1299 13	30 1131 73 1174 15 1216 57 1258 00 1301 42 1343	1133 1176 1218 1260 1303 1345									
E17 E18 E19 E22 E20 E21	F F F F	00001F34 0000200C 000020E4 0000128C 000021BC 00002294	4 4 4 4 4	1362 1404 1447 723 1489 1531	1383 13 1426 14 702 7 1468 14	42 1343 84 1385 27 1428 03 704 69 1470 11 1512	1345 1387 1430 706 1472 1514									

CVADAT	TVDF	T/AT TITE	I ENOTE	DEFI	DEFEDENCES						
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES						
E <b>22</b>	F	0000236C	4	1578	1557 1558	1559	1561				
23	F	00002444	4	1620	1599 1600	1601	1603				
24	F	0000251C	4	1662	1641 1642	1643	1645				
25	$\mathbf{F}$	000025F4	4	1705	<b>1684 1685</b>	1686	1688				
26	${f F}$	000026CC	4	1747	1726 1727	1728	1730				
27	<u><b>F</b></u>	000027A4	4	1789	1768 1769	1770	1772				
28	<u>F</u>	0000287C	4	1832	1811 1812	1813	1815				
<b>E29</b>	F	00002954	4	1874	1853 1854	1855	1857				
E3	<u>F</u>	00001364	4	765	744 745	746	748				
E30	F	00002A2C	4	1916	1895 1896	1897	1899				
E31	<u>r</u>	00002B04	4	1959	1938 1939	1940	1942				
E32	F	00002BDC	4	2001	1980 1981	1982	1984				
E33	F	00002CB4	4	2043	2022 2023	2024	2026				
E34 E35	F F	00002D8C 00002E64	4	2086 2128	2065 2066 2107 2108	2067 2109	2069 2111				
E36	r F	00002E04 00002F3C	4	2170	2149 2150	2151	2153				
E37	E F	00002130	4	2217	2196 2197	2198	2133 2200				
E38	F	00003014 000030EC	4	2259	2238 2239	2240	2242				
E39	F	000030EC	4	2301	2280 2281	2282	2284				
E <b>4</b>	F	000031C4 0000143C	4	808	787 788	789	791				
E <b>40</b>	F	0000140C	4	2344	2323 2324	2325	2327				
E41	F	00003374	4	2386	2365 2366	2367	2369				
E42	F	0000344C	4	2428	2407 2408	2409	2411				
E43	F	00003524	4	2471	2450 2451	2452	2454				
E <b>44</b>	F	000035FC	4	2513	2492 2493	2494	2496				
E <b>45</b>	F	000036D4	4	2555	2534 2535	2536	2538				
E <b>46</b>	F	000037AC	4	2598	2577 2578	2579	2581				
E47	F	00003884	4	<b>2640</b>	2619 2620	2621	2623				
E48	F	0000395C	4	2682	2661 2662	2663	2665				
E49	F	00003A34	4	2725	2704 2705	2706	2708				
E5	F	00001514	4	<b>850</b>	<b>829 830</b>	831	833				
E50	<u>F</u>	00003B0C	4	2767	2746 2747	2748	2750				
E51	<u>F</u>	00003BE4	4	2809	2788 2789	2790	2792				
E52	F	00003CBC	4	2856	2835 2836	2837	2839				
E53	F	00003D94	4	2898	2877 2878	2879	2881				
E54	r F	00003E6C	4	2940	2919 2920	2921	2923				
E55	r F	00003F44	4	2983	2962 2963	2964	2966				
E <b>56</b>	r E	0000401C	4	3025	3004 3005	3006	3008				
E57 E58	r E	000040F4 000041CC	4	3067 3110	3046 3047 3089 3090	3048 3091	3050 3093				
E59	r r	000041CC 000042A4	4	3110	3131 3132	3133	3135				
<b>E6</b>	E I	000042A4	4	892	871 872	873	875				
E <b>60</b>	F	000013EC 0000437C	4	3194	3173 3174	3175	3177				
E61	F	00004576	4	3237	3216 3217	3218	3220				
E62	F	00004134 0000452C	4	3279	3258 3259	3260	3262				
E63	F	00004604	4	3321	3300 3301	3302	3304				
E <b>64</b>	$ar{f F}$	000046DC	$\hat{4}$	3368	3347 3348	3349	3351				
E65	F	000047B4	$\overline{4}$	3410	3389 3390	3391	3393				
E <b>66</b>	F	0000488C	4	3452	3431 3432	3433	3435				
E <b>67</b>	F	00004964	4	3495	3474 3475	3476	3478				
E <b>68</b>	F	00004A3C	4	3537	3516 3517	3518	3520				
E <b>69</b>	F	00004B14	4	3579	3558 3559	3560	3562				
E <b>7</b>	F	000016C4	4	935	914 915	916	918				
E <b>70</b>	F	00004BEC	4	3626	3605 3606	3607	3609				
E71	F	00004CC4	4	3668	3647 3648	3649	3651				
E <b>72</b>	F	00004D9C	4	3715	3694 3695	3696	3698				

SYMB0L	ТҮРЕ	VALUE	LENGTH	DEFN	REFERENCI	:S			•	•	Page	
							0740					
273	F	00004E74	4	3757	3736 373		3740					
274	F	00004F4C	4	3799	3778 377		3782					
E75	r F	00005024	4	3842	3821 382		3825					
276	r F	000050FC	4	3884	3863 386		3867					
277	r F	000051D4	4	3926	3905 390		3909					
E78	r	000052AC	4	3969	3948 394		3952					
E79	r E	00005384	4	4011 977	3990 399		3994					
<b>28</b> 2 <b>80</b>	r E	0000179C 0000545C	4	4053	956 95 4032 403		960 4036					
281	r T	00005436	4	4033 4097	4032 403 4076 403		4080 4080					
282	r	00005534 0000560C	4 4	4139	4118 411		4122					
283	F F	000056E4	4	4181	4160 416		4164					
284	r F	000050E4 000057BC	4	4226	4205 420		4209					
E85	F	000057BC	4	4268	4247 424		4251					
<b>E9</b>	F	00003834	4	1019	998 99		1002					
EA1	Ā	00001374	4	664	000 00	0 1000	1006					
EA10	Ā	00001130 000018E8	4	1049								
EA11	A	000019C0	4	1091								
EA12	A	000013C0 00001A98	4	1133								
EA13	Ä	00001B70	$\dot{4}$	1176								
EA14	Ä	00001C48	$\frac{1}{4}$	1218								
EA15	Ā	00001D20	$\overline{4}$	1260								
EA16	Ä	00001DF8	$\overline{4}$	1303								
EA17	A	00001ED0	$\bar{4}$	1345								
EA18	Ā	00001FA8	4	1387								
EA19	Ā	00002080	4	1430								
EA2	A	00001228	4	706								
EA20	A	00002158	4	1472								
EA21	A	00002230	4	1514								
EA22	A	00002308	4	1561								
EA23	A	000023E0	4	1603								
EA24	A	000024B8	4	1645								
EA25	A	00002590	4	1688								
EA26	A	00002668	4	1730								
EA27	A	00002740	4	1772								
EA28	A	00002818	4	1815								
EA29	A	000028F0	4	1857								
EA3	A	00001300	4	748								
EA30	Ą	000029C8	4	1899								
EA31	Ą	00002AA0	4	1942								
EA32	A	00002B78	4	1984								
EA33	A	00002C50	4	2026								
EA34	A	00002D28	4	2069								
EA35	A	00002E00	4	2111								
EA36	A	00002ED8	4	2153								
EA37	A	00002FB0	4	2200								
EA38	A	00003088	4	2242								
EA39	A	00003160	4	2284								
EA4	A	000013D8	4	791								
EA40	A	00003238	4	2327								
EA41	A	00003310	4	2369								
EA42	A	000033E8	4	2411								
EA43	A	000034C0	4	2454								
EA44	A	00003598	4	2496								
EA45	A	00003670 00003748	4	2538 2581								

CED FOOT	1812 75° 57	** A * ***	T TOLICOPEE	D. Brighter	Delenar-	MOTO					
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES					
EA47	A	00003820	4	2623							
EA48	A	000038F8	4	2665							
EA49	A	000039D0	4	2708							
EA5	A	000014B0	4	833							
EA50	A	00003AA8	4	2750							
EA51	A	00003B80	4	2792							
EA52	A	00003C58	4	2839							
EA53	A	00003D30	4	2881							
EA54	Α	00003E08	4	2923							
EA55	A	00003EE0	4	2966							
EA56	A	00003FB8	4	3008							
EA57	A	00004090	4	3050							
EA58	Ā	00004168	$\overline{4}$	3093							
EA59	Ā	00004240	$\overline{4}$	3135							
EA6	Ā	00001588	4	875							
EA60	Ā	00001338	4	3177							
EA61	Ā	00004310 000043F0	4	3220							
EA62	A	000043F0 000044C8	4	3262							
EA62	Δ	000044C8 000045A0	4	3304							
EA64	Ä	00004578	4	3351							
EA65	Λ	00004770	4	3393							
EA66	Λ	00004730	4	3435							
EA67	A A	00004828	4	3478							
EA68	A	00004900 000049D8	4	3520							
LAUO FAGO	A.	000049D8 00004AB0									
EA69	A.		4	3562							
EA7	A	00001660	4	918							
EA70	A	00004B88	4	3609							
EA71	A	00004C60	4	3651							
EA72	A	00004D38	4	3698							
EA73	A	00004E10	4	3740							
EA74	A	00004EE8	4	3782							
EA75	A	00004FC0	4	3825							
EA76	A	00005098	4	3867							
EA77	A	00005170	4	3909							
EA78	A	00005248	4	3952							
EA79	A	00005320	4	3994							
EA8	A	00001738	4	960							
EA80	A	000053F8	4	4036							
EA81	A	000054D0	4	4080							
EA82	Ą	000055A8	4	4122							
EA83	A	00005680	4	4164							
EA84	A	00005758	4	4209							
EA85	A	00005830	4	4251							
EA9	A	00001810	4	1002							
EADDR	A	00000030	4	515	224						
EG2LOW	U	00000DD	1	425							
EG2PATT	U	<b>AABBCCDD</b>	1	424							
ELEN	A	0000002C	4	514							
PTDWSAV	D	00000450	8	349	338	340					
PTERROR	I	00000426	4	333	271	308					
PTSAVE	F	00000444	4	346	333	343					
PTSVR5	F	00000448	4	347	334	342					
KL0001	U	0000004E	1	177	193						
KT0001	C	0000022A	20	174	177	194					
VOLDPSW	Ŭ	00000140	0	113							
1	Ă	00001120	4	650	4285						

		- e7- 25- VSTR				10
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES	
0	A	000018B8	4			
.1	A	00001990	4			
2	A	00001A68	4	1119		
3	A	00001B40 00001C18	4	1162 1204		
.4 .5	A	00001C18	4	1246		
6	A	00001C10	4	1289		
7	Ā	00001EA0	$\overline{4}$	1331	4301	
8	A	00001F78	4	1373		
9	A	00002050	4	1416		
	A	000011F8	4	692		
0 1	A	00002128 00002200	4	1458 1500		
2	Α Δ	00002200 000022D8	4	1547		
3	A	000023B0	4	1589		
4	Ā	00002488	$\overline{4}$	1631		
5	A	00002560	4	1674	4309	
6	A	00002638	4	1716		
27	A	00002710	4	1758		
8	A	000027E8 000028C0	4	1801 1843	4312 4313	
9	Α Δ	000028C0 000012D0	4	734		
0	A	00001200	4	1885		
1	A	00002A70	4	1928		
2	A	00002B48	4	1970	4316	
3	A	00002C20	4	2012		
4	A	00002CF8	4	2055		
5	A	00002DD0 00002EA8	4	2097		
8 <b>6</b> 8 <b>7</b>	A.	00002EA8	4	2139 2186		
8	A	00002130	4	2228		
9	Ä	00003130	$\overline{4}$	2270		
	A	000013A8	4	777		
0	A	00003208	4	2313	4324	
1	A	000032E0	4	2355		
2	A	000033B8	4	2397		
<b>3</b> <b>4</b>	A A	00003490 00003568	4	2440 2482		
5	A	00003368	4	2524		
6	Ä	00003040	4	2567		
7	A	000037F0	$ar{4}$	2609	4331	
8	A	000038C8	4	2651		
9	A	000039A0	4	2694		
0	A	00001480	4	819		
0 1	A A	00003A78 00003B50	4	2736 2778		
2	A A	00003E30	4	2825		
3	Ä	00003C20	4	2867		
4	Ā	00003DD8	$\overline{4}$	2909		
5	A	00003EB0	4	2952	4339	
5 <b>6</b>	A	00003F88	4	2994		
.7 •	A	00004060	4	3036		
<b>8</b> 9	A	00004138 00004210	4	3079 3121		
)	A A	00004210	4	861		
<b>60</b>	A	00001338 000042E8	4			

CVMDAT	TUDE	VALUE	I ENCTII	DEEM	DEFERENCE	CEC					Page	
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFEREN	CES						
81	A	000043C0	4	3206	4345							
<b>32</b>	A	00004498	4	3248	4346							
3	A	00004570	4	3290 3337	4347							
64 65	A A	00004648 00004720	4 4	3379	4348 4349							
66	A	00004720 000047F8	4	3421	4350							
57	Ā	000048D0	$\overline{4}$	3464	4351							
8	A	000049A8	4	3506	4352							
<b>39</b>	A	00004A80	4	3548	4353							
	A	00001630	4	904	4291							
<b>'</b> 0	A	00004B58	4	3595	4354							
'1 '2	A.	00004C30 00004D08	4 4	3637 3684	4355 4356							
$\frac{2}{3}$	A	00004D08 00004DE0	4	3726	4357							
<b>'4</b>	Ä	00004EB8	$\dot{4}$	3768	4358							
<b>'</b> 5	Ā	00004F90	$\dot{4}$	3811	4359							
<b>'</b> 6	A	00005068	4	3853	4360							
7	A	00005140	4	3895	4361							
<b>78</b>	A	00005218	4	3938	4362							
9	A	000052F0	4	3980	4363							
8 80	A. A	00001708 000053C8	4 4	946 4022	4292 4364							
81	Α Δ	000053C8 000054A0	4	4066	4365							
32	A	00005578	4	4108	4366							
33	Ä	00005650	$\overline{4}$	4150	4367							
84	A	00005728	4	4195	4368							
<b>35</b>	A	00005800	4	4237	4369							
	A	000017E0	4	988	4293							
ESTCC ESTI NG	I	00000318	4	231	221							
ESTREST	F	00001004 00000300	4	436 223	213 276							
IUM	H	00000000	2	498		247	284					
SUB	Ä	00000000	$\tilde{4}$	497	216	~ 1 /	201					
ABLE	F	000058DC	4	4284								
	U	0000000	1	4402								
	Ü	00000001	1	4403	215							
.0	U	0000000A	1	4412								
.1 .2	U	0000000B 000000C	1	4413 4414								
	II	0000000C	1	4414								
4	Ŭ	0000000E	1	4416								
.5	Ū	000000F	. î	4417								
.6	U	0000010	1	4418								
.7	U	00000011	1	4419								
.8	U	00000012	1	4420								
.9 .FUDGE	U	00000013 000010F4	1	4421 489	915							
. FUDGE . 01	A Y	000010F4	16 16	489 666	215 679							
.010	X	00001160 000018F8	16		1064							
.011	X	00001010 000019D0	16		1106							
.012	X	00001AA8	16	1135	1148							
.013	X	00001B80	16	1178	1191							
.014	X	00001C58	16		1233							
.015 .016	X X	00001D30 00001E08	16 16		1275 1318							
	V		10	1.0115	7 () 7 ()							

SYMB0L		T 7 A F T	T TILL	B	DEFENSIVE CEC		
	TYPE	VALUE	LENGTH	DEFN	REFERENCES		
1018	X	00001FB8	16	1389	1402		
1019	X	00002090	16	1432	1445		
102	X	00001238	16	708	721		
1020	X	00002168	16	1474	1487		
1021	X	00002240	16	1516	1529		
1022 1023	X	00002318 000023F0	16 16	1563 1605	1576 1618		
1023 1024	X X	000023F0 000024C8	16	1647	1660		
1025	X	000024C8	16	1690	1703		
1026	X	00002570	16	1732	1745		
1027	X	00002750	16	1774	1787		
1028	X	00002828	16	1817	1830		
1029	X	00002900	16	1859	1872		
103	X	00001310	16	<b>750</b>	763		
1030	X	000029D8	16	1901	1914		
1031	X	00002AB0	16	1944	1957		
1032	X	00002B88	16	1986	1999		
1033	X	00002C60	16	2028	2041		
1034	X	00002D38	16	2071	2084		
1035 1036	X X	00002E10 00002EE8	16 16	2113 2155	2126 2168		
1030	X	00002EE8	16	2202	2215		
038	X	00002100	16	2244	2257		
039	X	00003170	16	2286	2299		
04	X	000013E8	16	793	806		
040	X	00003248	16	2329	2342		
1041	X	00003320	16	2371	2384		
1042	X	000033F8	16	2413	2426		
1043	X	000034D0	16	2456	2469		
1044	X	000035A8	16	2498	2511		
045	X	00003680	16	2540	2553		
046	X	00003758	16	2583	2596		
1047 1048	X	$00003830 \\ 00003908$	16	2625 2667	2638 2680		
049	X	000039E0	16 16	2710	2723		
05	X	000033E0	16	835	848		
050	X	000014C0	16	2752	2765		
051	X	00003B90	16	2794	2807		
052	X	00003C68	16	2841	2854		
1053	X	00003D40	16	2883	2896		
054	X	00003E18	16	2925	2938		
055	X	00003EF0	16	2968	2981		
056	X	00003FC8	16	3010	3023		
057	X	000040A0	16	3052	3065		
058	X V	00004178	16	3095	3108		
.059 .06	A V	00004250 00001598	16 16	3137 877	3150 890		
.060	Y	00001398	16	3179	3192		
061	X	00004328	16	3222	3235		
062	X	00004400 000044D8	16	3264	3277		
063	X	000045B0	16	3306	3319		
1064	X	00004688	16	3353	3366		
1065	X	00004760	16	3395	3408		
1066	X	00004838	16	3437	3450		
067	X	00004910	16	3480	3493		

SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	REFERE	NCES												
						ICLS												
069 07	X X	00004AC0 00001670	16 16	3564 920	3577 933													
070	X	00001070 00004B98	16	3611	3624													
071	X	00004C70	16	3653	3666													
072	X	00004D48	16	3700	3713													
073	X	00004E20	16	3742	3755													
074	X	00004EF8	16	3784	3797													
075 076	X X	00004FD0 000050A8	16 16	3827 3869	3840 3882													
077 077	X	000050A6 00005180	16	3911	3924													
078	X	00005258	16	3954	3967													
079	X	00005330	16	3996	4009													
08	X	00001748	16	962	975													
080	X	00005408	16	4038	4051													
081 082	X	000054E0 000055B8	16 16	4082 4124	4095 4137													
082 083	X X	00005690	16 16	4124 4166	4137 4179													
084	X	00005768	16	4211	4224													
085	X	00005700	16	4253	4266													
09	X	00001820	16	1004	1017													
OUTPUT	X	00000040	16	517	225													
0	U	00000002	1	4404														
0	U	00000015	1	4422														
1 2	U U	00000015 00000016	1	4423 4424	671	676	679	713	718	721	755	760	763	798	803	806	840	
۵	U	0000010	1	4424	845	848	882	887	890	925	930	933	967	972	975	1009	1014	
						1056	1061	1064	1098	1103	1106	1140	1145	1148	1183	1188	1191	
						1230	1233	1267	1272	1275	1310	1315	1318	1352	1357	1360	1394	
						1402	1437	1442	1445	1479	1484	1487	1521	1526	1529	1568	1573	
						1610	1615	1618	1652	1657	1660	1695	1700	1703	1737	1742	1745	
						1784 1957	1787 1991	1822 1996	1827 1999	1830 2033	1864 2038	1869 2041	1872 2076	1906 2081	1911 2084	1914 2118	1949 2123	
						2160	2165	2168	2207	2212	2215	2249	2254	2257	2291	2296	2299	
						2339	2342	2376	2381	2384	2418	2423	2426	2461	2466	2469	2503	,
						2511	2545	2550	2553	2588	2593	2596	2630	2635	2638	2672	2677	
						2715	2720	2723	2757	2762	2765	2799	2804	2807	2846	2851	2854	ŀ
						2893	2896	2930	2935	2938	2973	2978	2981	3015	3020	3023	3057	
						3065	3100	3105	3108	3142	3147	3150	3184	3189	3192	3227	3232	
						3269 3447	3274 3450	3277 3485	3311 3490	3316 3493	3319 3527	3358 3532	3363 3535	3366 3569	3400 3574	3405 3577	3408 3616	
						3624	3658	3663	3490 3666	3493 3705	3710	3713	3747	3752	3755	3789	3794	
						3832	3837	3840	3874	3879	3882	3916	3921	3924	3959	3964	3967	
						4006	4009	4043	4048	4051	4087	4092	4095	4129	4134	4137	4171	
						4179	4216	4221	4224	4258	4263	4266						
3	U	0000017	1	4425	673	676	715	718	757	760	800	803	842	845	884	887	927	
					930	969	972 1260	1011	1014	1058	1061 1254	1100	1103	1142	1145	1185	1188	
						1230 1523	1269 1526	1272 1570	1312 1573	1315 1612	1354 1615	1357 1654	1396 1657	1399 1697	1439 1700	1442 1739	1481 1742	
						1323 1784	1824	1827	1866	1869	1908	1911	1951	1954	1993	1996	2035	
						2078	2081	2120	2123	2162	2165	2209	2212	2251	2254	2293	2296	
					2336	2339	2378	2381	2420	2423	2463	2466	2505	2508	2547	2550	2590	)
					<b>2593</b>	2632	2635	2674	2677	2717	2720	2759	2762	2801	2804	2848	2851	
						2893	2932	2935	2975	2978	3017	3020	3059	3062	3102	3105	3144	
						3186 3447	3189 3487	3229 3490	3232 3529	3271 3532	3274 3571	3313 3574	3316 3618	3360 3621	3363 3660	3402 3663	3405 3707	
					3444	3/L/L /	34A/	>/I WIII	17/4	1717	<b>&gt;</b> 7/	77/4	\n\   X	30/	mn	mns	3/11/	

ASMA Ver. 0.7.0	zvector	- e7- 25- VSTRS	5										04 Apr	2025	12: 54:	34 Pa	ge 106
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
					4003 4263	4006	4045	4048	4089	4092	4131	4134	4173	4176	4218	4221	4260
V24	U	0000018	1	4426	675 930 1229	676 971 1230	717 972 1271	718 1013 1272 1572	759 1014 1314	760 1060 1315	802 1061 1356 1615	803 1102 1357	844 1103 1398	845 1144 1399	886 1145 1441 1700	887 1187 1442	929 1188 1483
					1484 1783 2038 2338	1525 1784 2080 2339	1526 1826 2081 2380	1827 2122 2381	1573 1868 2123 2422	1614 1869 2164 2423	1910 2165 2465	1656 1911 2211 2466	1657 1953 2212 2507	1699 1954 2253 2508	1995 2254 2549	1741 1996 2295 2550	1742 2037 2296 2592
					2593 2892 3147	2634 2893 3188	2635 2934 3189	2676 2935 3231	2677 2977 3232	2719 2978 3273	2720 3019 3274	2761 3020 3315	2762 3061 3316	2803 3062 3362	2804 3104 3363	2850 3105 3404	2851 3146 3405
					3446 3710 4005	3447 3751 4006	3489 3752 4047	3490 3793 4048	3531 3794 4091	3532 3836 4092	3573 3837 4133	3574 3878 4134	3620 3879 4175	3621 3920 4176	3662 3921 4220	3663 3963 4221	3709 3964 4262
V25	U	0000019	1	4427	4263												
V26 V27 V28	U U U	0000001A 0000001B 0000001C	1 1 1	4428 4429 4430													
V29 V2ADDR	U A	0000001D 00000020	1 4	4431 511	670 1224	712 1266	754 1309	797 1351	839 1393	881 1436	924 1478	966 1520	1008 1567	1055 1609	1097 1651	1139 1694	1182 1736
					1778 2333 2887	1821 2375 2929	1863 2417 2972	1905 2460 3014	1948 2502 3056	1990 2544 3099	2032 2587 3141	2075 2629 3183	2117 2671 3226	2159 2714 3268	2206 2756 3310	2248 2798 3357	2290 2845 3399
V3	U	00000003	1	4405	3441 4000	3484 4042	3526 4086	3568 4128	3615 4170	3657 4215	3704 4257	3746	3788	3831	3873	3915	3958
V30 V31 V3ADDR	U U A	0000001E 0000001F 00000024	1 1 4	4432 4433 512	672	714	756	799	841	883	926	968	1010	1057	1099	1141	1184
VSADDR	A	00000024	4	312	1226 1780 2335	1268 1823 2377	1311 1865 2419	1353 1907 2462			1480 2034 2589		1569 2119 2673	1611 2161 2716		1696 2250 2800	
					2889 3443 4002	2931 3486 4044	2974 3528 4088	3016 3570 4130	3058 3617 4172	3101 3659 4217	3143 3706 4259	3185 3748	3228 3790	3270 3833	3312 3875	3359 3917	3401 3960
V4 V4ADDR	U A	00000004 00000028	1 4	4406 513	674 1228	716 1270	758 1313	801 1355	843 1397	885 1440	928 1482	970 1524	1012 1571	1059 1613	1101 1655	1143 1698	1186 1740
					1782 2337 2891	1825 2379 2933	1867 2421 2976	1909 2464 3018	1952 2506 3060	1994 2548 3103	2036 2591 3145	2079 2633 3187	2121 2675 3230	2163 2718 3272	2210 2760 3314	2252 2802 3361	2294 2849 3403
V5	U	00000005	1	4407	3445 4004	3488 4046	3530 4090	3572 4132	3619 4174	3661 4219	3708 4261	3750	3792	3835	3877	3919	3962
V6 V7 V8 V9 X0001	U U U U	0000006 0000007 00000008 0000009 000002A8	1 1 1 1	4408 4409 4410 4411 183	171	184											
X1 X10 X11 X12	F F F	00001178 00001910 000019E8 00001AC0	4 4 4 4	669 1054 1096 1138	650 1035 1077 1119												

QT = 0 -	<del></del>	****	S		NUMBER OF STREET	04 Apr 2025	 8	10
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES			
13	F	00001B98	4		1162			
14	F	00001C70	4	1223	1204			
15	$\mathbf{F}$	00001D48	4	1265	1246			
.6	<u><b>F</b></u>	00001E20	4	1308	1289			
7	F	00001EF8	4	1350	1331			
18	F	00001FD0	4	1392	1373			
9	r F	000020A8	4	1435	1416			
20	r	00001250 00002180	4	711 1477	692 1458			
21	F	00002180	4 4	1519	1500			
22	F	00002238	4	1566	1547			
23	F	00002300	4	1608	1589			
24	F	000024E0	$ar{4}$	1650	1631			
25	F	000025B8	4	1693	1674			
26	F	00002690	4	1735	1716			
27	F	00002768	4	1777	1758			
28	F	00002840	4	1820	1801			
29	<u>F</u>	00002918	4	1862	1843			
3	F	00001328	4	753	734			
80	r F	000029F0	4	1904	1885			
81	r E	00002AC8 00002BA0	4	1947 1989	1928 1970			
82 83	r F	00002BA0 00002C78	4 4	2031	2012			
34	F	00002C78	4	2074	2055			
35 5	F	00002E38	4	2116	2097			
36	F	00002F00	$\overline{4}$	2158	2139			
37	F	00002FD8	$\overline{4}$	2205	2186			
88	F	000030B0	4	2247	2228			
89	F	00003188	4	2289	2270			
	<u><b>F</b></u>	00001400	4	796	777			
10	F	00003260	4	2332	2313			
1	F F	00003338	4	2374	2355			
2	-	00003410	4	2416				
1 <b>3</b> 1 <b>4</b>	F	000034E8 000035C0	4	2459 2501	2440 2482			
15 15	F	00003500	4	2543	2524			
16	F	00003038	4	2586	2567			
7	F	00003770	4	2628	2609			
18	F	00003920	$\overline{4}$	2670	2651			
19	F	000039F8	$ar{f 4}$	2713	2694			
	F	000014D8	4	838	819			
50	F	00003AD0	4	2755	2736			
51	F	00003BA8	4	2797	2778			
52	F	00003C80	4	2844	2825			
3	F Tr	00003D58	4	2886	2867			
5 <b>4</b> 5 <b>5</b>	r T	00003E30 00003F08	4	2928 2971	2909 2952			
5 <b>6</b>	F F	00003F08	4	3013	2994			
57	F	00003FE0 000040B8	4	3055	3036			
58	F	00004000	4	3098	3079			
	F	00004168	4	3140	3121			
3	$ar{f F}$	000015B0	$ar{4}$	880	861			
30	F	00004340	4	3182	3163			
31	F	00004418	4	3225	3206			
<b>32</b>	F	000044F0	4	3267	3248			
33	F	000045C8	4	3309	3290			

ACRO		0 zvect REFEREN												04 Apr			8	109
CHECK TABLE	63 604	170 4283																
cr_d	536	647 1370 2094 2822	689 1413 2136 2864	731 1455 2183 2906	774 1497 2225 2949	816 1544 2267 2991	858 1586 2310 3033	901 1628 2352 3076	943 1671 2394 3118	985 1713 2437 3160	1032 1755 2479 3203	1074 1798 2521 3245	1116 1840 2564 3287	1159 1882 2606 3334	1201 1925 2648 3376	1243 1967 2691 3418	1286 2009 2733 3461	1328 2052 2775 3503 4234
		3545	3592	3634	3681	3723	3765	3808	3850	3892	3935	3977	4019	4063	4105	4147	4192	4234

