MA Ver.	0. 7. 0 zvector- e7-	12-elements	Shi ft	03 Apr 2025 15: 37: 25 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 ************************************
				4 * Zvector E7 tests for VRS-a encoded instructions: 5 *
				6 * E730 VESL - Vector Element Shift Left
				7 * E733 VERLL - Vector Element Rotate Left Logical
				8 * E738 VESRL - Vector Element Shift Right Logical 9 * E73A VESRA - Vector Element Shift Right Arithmetic
				10 *
				11 * James Wekel March 2025 12 ************************************
				13
				14 ************************************
				16 * basic instruction tests
				$f 17^{-st} \ 18^{-st} \ ***********************************$
				19 * This program tests proper functioning of the z/arch E7 VRS-a vector
				20 * element shift instructions (shift left, rotate left logical, 21 * shift right logical, shift right arithmetic).
				22 * Exceptions are not tested.
				23 *
				24 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch 25 * obvious coding errors. None of the tests are thorough. They are
				26 * NOT designed to test all aspects of any of the instructions.
				27 * 28 **********************************
				29 *
				30 * *Testcase zvector-e7-12-elementShift 31 * *
				32 * * Zvector E7 tests for VRS-a encoded instructions:
				33 * *
				34 * * E730 VESL - Vector Element Shift Left 35 * * E733 VERLL - Vector Element Rotate Left Logical
				36 * * E738 VESRL - Vector Element Shift Right Logical
				37 * * E73A VESRA - Vector Element Shift Right Arithmetic 38 * *
				36 * * #
				40 * * # This tests only the basic function of the instruction.
				41 *
				43 * *
				44 * mainsize 2 45 * numcpu 1
				45 * numcpu 1 46 * sysclear
				47 * archl vl z/Arch
				48 * 49 * loadcore "\$(testpath)/zvector-e7-12-elementShift.core" 0x0
				<b>50</b> *
				51 * diag8cmd enable # (needed for messages to Hercules console)
				52 * runtest 2 53 * diag8cmd disable # (reset back to default)
				<b>54</b> *
				55 * *Done 56 ************************************

ASMA Ver.	0. 7. 0 zvector- e7-	12-elementS	Shi ft				03 Apr 2025 15: 37: 25 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
				58 *****	*****	******	***********	
				<b>59</b> *		Acro - Is a Facilit	ty Bit set?	
				60 * 61 *	If the f	Cacility hit is NOT	set, an message is issued and	
				<b>62</b> *		is skipped.	set, an message is issued and	
				63 * 64 *	Fcheck u	ses RO, R1 and R2		
				<b>65</b> *		·		
				66 * eg. 67 *****	FCHECK 1 ********	.34,	leci mal ' *************	
				<b>68</b>	MACRO			
				69 70 .*	FCHECK &	BITNO, &NOTSETMSG &RITNO · ·	facility bit number to check	
				71 .*		&NOTSETMS(	G: 'facility name'	
				72 73	LCLA &F LCLA &F		cility bit in Byte cility bit within Byte	
				<b>74</b>			or of the wrenth by the	
				75 76 &L(1)	LCLA &L SetA 12		bit positions within byte	
				77			are peared and areas are	
				78 &FBBYT 79 &FBBIT		81 1NO/8 .((&BITNO-(&FBBYTE*8	3))+1)	
				80 . *			NO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'	
				81 82	В Х&	SYSNDX		
				83 *			Fcheck data area	
				84 * 85 SKT&SY	SNDX DC C'	Ski ppi ng	skip messgae tests: '	
				86 87		NOTSETMSG		
				88 SKL&SY	SNDX EQU *-	SKT&SYSNDX	TNO) is not installed.'	
				89 * 90	DS FD		facility bits	
				91 FB&SYS	SNDX DS 4F	T <b>D</b>	gap	
				92 93 *	DS FD		gap	
				94 X&SYSN	IDX EQU *			
				95 96	LA RO STFLE FB	), ((X&SYSNDX-FB&SYSI R&SYSNDX	NDX)/8)-1 get facility bits	
				97			get facility bits	
				98 99	XGR RO	), RO ), FB&SYSNDX+&FBBYTE	get fhit hyte	
				100	N RO	), =F' &FBBIT'	get fbit byte is bit set?	
				101 102 *	BNZ XC	C&SYSNDX		
				103 * faci	lity bit no	t set, issue messag	ge and exit	
				104 * 105	LA RO	, SKL&SYSNDX	message length	
				106	LA R1	, SKT&SYSNDX	message address	
				107 108	BAL R2	, IVDG		
				109	B EO	J		
				110 XC&SYS 111	MEND			

SMA ver.	0. 7. 0 zvector-e7-1	12-elements	hift					03 Apr 2025 15: 37: 25 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				114	******** * *****	Low co	ore PSWs	**************************************
000000		00000000 00000000	00006443	117 118 119		START USING	0 ZVE7TST, RO	Low core addressability
		00000140	0000000		SVOLDPSW	EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW
0000000 00001A0 00001A8	00000001 80000000 00000000 00000200	0000000	000001A0	122 123 124		ORG DC DC	ZVE7TST+X' 1A0' X' 0000000180000000' AD(BEGIN)	z/Architecure RESTART PSW
00001B0	00020001 20000000	000001B0	000001D0	126		ORG	ZVE7TST+X' 1D0'	z/Architecure PROGRAM CHECK PSW
00001D0 00001D8	00020001 80000000 00000000 0000DEAD			127 128		DC DC	X' 0002000180000000' AD(X' DEAD')	
00001E0		000001E0	00000200	130 131		ORG	ZVE7TST+X' 200'	Start of actual test program

ASMA Ver.	0. 7. 0 zvector- e7- 1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				133 ******* 134 *	*****	**************************************	**************************************
				135 ******* 136 *	4 4		
				138 * Regis	tecture ter Us	e Mode: z/Arch age:	
				139 * R0		work)	
				141 * R1-4 142 * R5 143 * R6-R	Ť	work) esting control ta work)	ble - current test base
				144 * R8 145 * R9	Fi Se	irst base registe econd base regist	er
				146 * R10 147 * R11	<b>T</b> ]	hird base registe 7TEST call return	r
				148 * R12 149 * R13	<b>E</b> '	7TESTS register work)	
				150 * R14 151 * R15 152 *		ubroutine call econdary Subrouti	ne call or work
				153 ******	*****	* * * * * * * * * * * * * * * * * *	**********
00000200 00000200		00000200 00001200		155 156	USI NG USI NG	BEGIN, R8 BEGIN+4096, R9	FIRST Base Register SECOND Base Register
00000200		00002200		157 158	USING		THIRD Base Register
00000200 00000202 00000204	0580 0680 0680			159 BEGIN 160 161		R8, 0 R8, 0 R8, 0	Initalize FIRST base register Initalize FIRST base register Initalize FIRST base register
00000206 0000020A	4190 8800 4190 9800		00000800 00000800	162 163 164	LA LA	R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register
0000020E 00000212	41A0 9800 41A0 A800		00000800 00000800	165 166 167	LA LA	R10, 2048(, R9) R10, 2048(, R10)	Initalize THIRD base register Initalize THIRD base register
00000216 0000021A	B600 82B4 9604 82B5		000004B4 000004B5	168 169 170	<b>0I</b>	RO, RO, CTLRO CTLRO+1, X' 04'	Store CRO to enable AFP Turn on AFP bit
0000021E 00000222	9602 82B5 B700 82B4		000004B5 000004B4	171 172 173		CTLR0+1, X' 02' R0, R0, CTLR0	Turn on Vector bit Reload updated CRO
				175 * Is z/A 176 ******			**************************************
00000226	47F0 80B8		000002B8	177 178 179+	FCHECE B	K 129, ' z/Archi tec X0001	ture vector facility'
0000022A	40404040 40404040			180+* 181+* 182+SKT0001	DC	C' Ski p	Fcheck data area skip messgae ping tests: '
00000244 00000262	A961C199 838889A3 40868183 899389A3	0000005D	00000001	183+ 184+ 185+SKL0001	DC DC EQU	C' z/Archi tecture	vector facility' 129) is not installed.'
00000288 00000290	00000000 00000000 00000000 00000000			186+* 187+ 188+FB0001	DS DS	FD 4FD	facility bits gap

ASMA Ver.	0. 7. 0 zvector- e7- 1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				309 ******	****	*******	********
				310 *	Issue		nted to by R1, length in R0
				311 *	ala ala ala ala ala ala	R2 = return address	*********
				312 ******* 313	****	****	**********
00003D0	4900 82C8		000004C8	314 MSG	СН	RO, =H' O'	Do we even HAVE a message?
00003D4	07D2		00000100	315	BNHR	R2	No, ignore
0000021	0.22			316	211111		10, 18.010
00003D6	9002 820C		0000040C	317	STM	RO, R2, MSGSAVE	Save registers
0000001	4000 0004		00000464	318	CII	DO ALO(ILINEGINEO)	W . 1 . 1 . 1 . 1 0
00003DA 00003DE	4900 82CA		000004CA 000003E6	319 320	CH BNH	RO, =AL2(L'MSGMSG) MSGOK	Message length within limits?
00003DE	47D0 81E6 4100 005F		000003E6	320 321	LA	RO, L' MSGMSG	Yes, continue No, set to maximum
00003E2	4100 0031		00000031	322	LA	ko, E Mbanba	No, sec to maximum
00003E6	1820			323 MSG0K	LR	R2, R0	Copy length to work register
00003E8	0620			324	<b>BCTR</b>	R2, 0	Minus-1 for execute
00003EA	4420 8218		00000418	325	EX	R2, MSGMVC	Copy message to O/P buffer
OOOOSEE	4190 9004		000000A	326	T A	DO 1.IUMCCCMD( DO)	Calculate two command laugth
00003EE 00003F2	4120 200A 4110 821E		000000A 0000041E	327 328	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
000031 ≈	4110 021L		0000041L	329	LA	KI, MUCHU	TOTHE CO CIUC COMMENG
00003F6	83120008			330	DC	X' 83', X' 12', X' 0008'	Issue Hercules Diagnose X'008'
00003FA	4780 8206		00000406	331	BZ	MSGRET	Return if successful
	4000			332	T (TID)	Do Do	I DI O D (DO) 00
00003FE	1222		00000406	333	LTR	R2, R2	Is Diag8 Ry (R2) 0?
0000400	4780 8206		00000406	334 335	BZ	MSGRET	an error occurred but coninue
0000404	0000			336	DC	Н' О'	CRASH for debugging purposes
				337		0	omion 101 mona881-18 km-keses
0000406	9802 820C		0000040C	338 MSGRET	LM	RO, R2, MSGSAVE	Restore registers
000040A	07F2			339	BR	<b>R2</b>	Return to caller
000040C	0000000 00000000			341 MSGSAVE	DC	3F' 0'	Dogi stone savo ance
	D200 8227 1000	00000427	00000000	342 MSGMVC	MVC	MSGMSG(0), 0(R1)	Registers save area Executed instruction
0000110	2~00 0mm; 1000	30000127	3000000		1111		Encoured Tilber deel Oil
000041E	DAEGCTDE DOCOAGEC			OAA MCCCMD	DC	CI MCCNOII * !	*** HEDCHIEC MECCACE COMMAND ***
000041E 0000427	D4E2C7D5 D6C8405C 40404040 40404040			344 MSGCMD 345 MSGMSG	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed
UUUU4 <i>&amp;                                 </i>	40404040 40404040			346 NBUNBU	DC	CLIJ	The message text to be displayed
				010			

ASMA Ver.	0. 7. 0 zvector- e7- 1	2-elementS	hi ft					03 Apr 2025 15: 37: 25 Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				348 349 350	******** * ******	****** Normal *****	****************   completion or	**************************************	
0000488	00020001 80000000			352	<b>E0JPSW</b>	DC	OD' O' , X' 000200	018000000', AD(0)	
0000498	B2B2 8288		00000488	354	EOJ	LPSWE	E0JPSW	Normal completion	
0000440	0000004 0000000			070	DATA DOM	D.C.	ODLOL WIGOCOO	040000000 AP(W.PAPL)	
	00020001 80000000				FAILPSW			018000000', AD(X'BAD')	
00004B0	B2B2 82A0		000004A0	358	FAI LTEST	LPSWE	FAILPSW	Abnormal termination	
				360 361	******	****** Worki 1	**************************************	***********	
				362	*****	*****	*******	************	
000004B4 000004B8	00000000 00000000			364 365	CTLRO	DS DS	F F	CRO	
000004BC	0000040			367 368		LTORG	, =F' 64'	Literals pool	
000004C0 000004C4	0000015 000061F4 00000001 0000			369 370 371			=A(E7TESTS) =F' 1' =H' 0'		
00004CA	005F			372 373 374	*	some o	=AL2(L' MSGMSG) constants		
		00000400 00001000	0000001		PAGE	EQU EQU	1024 (4*K)	One KB Size of one page	
		00010000 00100000	00000001 00000001	378 379 380		EQU EQU	(64*K) (K*K)	64 KB 1 MB	
		AABBCCDD OOOOOODD	00000001 00000001	381	REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

ASMA Ver.	0. 7. 0 zvector-e7-1	12-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				439 ******* 440 * 441 ******		**************************************	**************************************
00000004 00000006 00000007	0000 00			443 E7TEST 444 TSUB 445 TNUM 446 447 M4 448 D2	DSECT DC DC DC DC DC	, A(0) H' 00' X' 00' HL1' 00' F' 00'	pointer to test Test Number m4 used D2 used
000000C	40404040 40404040 00000000			449 450 OPNAME 451 V3ADDR	DC DC	CL8' ' A(0)	E7 name address of v3 source
00000030	00000000 00000000 00000000 00000000 000000			452 453 RELEN 454 READDR 455 456 V10UTPUT 457	DC DC DS DS DS	A(0) A(0) 2FD XL16 2FD	RESULT LENGTH expected result address gap V1 Output gap
				458 459 * 460 * 461 * 462 * follow	test :	routine will	l be here (from VRS_A macro)
				463 * 464 *	16- by	te EXPECTED te source	KESULI
000010F0		0000000	00006443	466 ZVE7TST 467	CSECT DS	OF	
					cros to ***** MACRO	o help build	**************************************
				474 . * 475 . * 476 . *	VIIS_A	αINSI, αD≈, e	&INST - VRS-a instruction under test &M4 - m4 field &D2 - length (loaded into reg)
				477 . * 478 479 &XCC(1) 480 &XCC(2) 481 &XCC(3) 482 &XCC(4)	LCLA SETA SETA SETA SETA	7 11 13	CC has mask values for FAILED condition codes  CC != 0  CC != 1  CC != 2  CC != 3
				483 484 485 &TNUM 486 487 488		&TNUM &TNUM+1 OFD *, R5	base for test data and test routine
				489 490 T&TNUM 491	DC DC	A(X&TNUM) H' &TNUM	address of test routine test number

ASMA Ver.	0.7.0 zvector-e7-1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page	16
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
							************	
				543 ******	*****	***********	************	
000010F0		0000000	00006443	544 ZVE7TST 545	CSECT DS			
				547	PRI NT	DATA		
				548 * 549 *	F730	VFSI - Vector	r Element Shift Left	
				<b>550</b> *	E733	VERLL - Vector	r Element Rotate Left Logical	
				551 *	E738	VESRL - Vector	r Element Rotate Left Logical r Element Shift Right Logical r Element Shift Right Arithmetic	
				552 * 553 *	E/3A	veska - vector	r Element Shift Right Affthmetic	
				<b>554</b> *		instr, d2, m4		
				555 * 556 *		followed by v1 - 16 by	yte expected result	
				557 *		source - 16 by	yte expected result yte source from which to get	
				558 559 *				
				560 * VESL	- Vec	tor Element Shi	ift Left	
				561 * 562 * Byte				
				<b>563</b>	T/DC A	MEGI O O		
000010F0				564 565+	VRS_A DS	VESL, O, O OFD		
000010F0	00001140	000010F0		<b>566</b> +	USING	*, <b>R</b> 5	base for test data and test routine	
000010F0 000010F4				567+T1 568+	DC DC	A(X1) H' 1'	address of test routine test number	
000010F6	00			<b>569</b> +	DC	X' 00'		
000010F7 000010F8	00000000			570+ 571+	DC DC	HL1' 0' F' 0'	m4 D2	
000010FC	E5C5E2D3 40404040			<b>572</b> +	DC	CL8' VESL'	instruction name	
00001104 00001108	0000116C 00000010			573+ 574+	DC DC	A(RE1+16) A(16)	address of v3 source result length	
0000110C	0000115C			575+REA1	DC	A(RE1)	result address	
00001110 00001118	00000000 00000000 0000000 00000000			<b>576</b> +	DS	2FD	gap	
00001120	0000000 00000000			577+V101	DS	XL16	V1 output	
00001128 00001130				<b>578</b> +	DS	2FD	gap	
00001138	00000000 00000000				20		o-r	
00001140				579+* 580+X1	DS	<b>0F</b>		
00001140			00000014	<b>581</b> +	LGF	R1, V3ADDR	load v3 source	
00001146 0000114C	E771 0000 0806 E767 0000 0C30		0000000 0000000	582+ 583+	VL VESL	v23, 0(R1) V22, V23, 0, 0	use v22 to test decoder test instruction (dest is a source)	
00001152	E760 5030 080E		00001120	<b>584</b> +	VST	V22, V101	save v1 output	
00001158 0000115C	07FB			585+ 586+RE1	BR DC	R11 0F	return	
0000115C				<b>587</b> +	DROP	R5		
	01020408 10204080 11224488 AACCDDFF			588	DC	XL16' 01020408	10204080 11224488 AACCDDFF' result	
0000116C	01020408 10204080			589	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
00001174	11224488 AACCDDFF			590				
				330				

V22, V23, 4, 0

V22, V103

test instruction (dest is a source)

save v1 output

**VESL** 

**VST** 

0000126C

00001272

E767 0004 0C30

E760 5030 080E

0000004

00001240

637 +

638 +

LOC	IIKIHII									
	ODJECI	CODE	ADDR1	ADDR2	STMI					
001278	07FB				639+	BR	R11	return		
00127C					640+RE3	DC	<b>0F</b>			
00127C					641+	DROP	R5		_	
00127C	10204080				642	DC	XL16' 10204080	00000000 10204080 A0C0D0F0'	resul t	
001284	10204080								_	
00128C 001294	01020408 11224488				643	DC	XL16' 01020408	10204080 11224488 AACCDDFF'	v2	
					644					
					645		<b>VESL</b> , 7, 0			
0012A0					646+	DS	OFD			
0012A0			000012A0		647+	USING		base for test data and t	test routine	
0012A0	000012F0				648+T4	DC	A(X4)	address of test routine		
0012A4	0004				649+	DC	H' 4'	test number		
0012A6	00				650+	DC	X' 00'	_		
0012A7	00				651+	DC	HL1' 0'	m4		
00012A8	0000007				652+	DC	F' 7'	<b>D2</b>		
00012AC	E5C5E2D3	40404040			653+	DC	CL8' VESL'	instruction name		
0012B4	0000131C				654+	DC	A(RE4+16)	address of v3 source		
0012B8	00000010				655+	DC	A(16)	result length		
0012BC	0000130C				656+REA4	DC	A(RE4)	result address		
00012C0	00000000				<b>657</b> +	DS	2FD	gap		
00012C8	00000000									
0012D0	00000000				658+V104	DS	XL16	V1 output		
0012D8	0000000					_				
00012E0	0000000				<b>659</b> +	DS	2FD	gap		
0012E8	00000000	0000000								
					<b>660</b> +*					
00012F0					661+X4	DS	<b>0F</b>			
0012F0	E310 5014			0000014	662+	LGF	R1, V3ADDR	load v3 source		
00012F6	E771 0000			0000000	663+	VL	v23, 0(R1)	use v22 to test decoder		
00012FC	E767 0007			0000007	664+	VESL	V22, V23, 7, 0	test instruction (dest i	s a source)	
001302	E760 5030	080E		000012D0	665+	VST	V22, V104	save v1 output		
001308	07FB				<b>666</b> +	BR	R11	return		
000130C					667+RE4	DC	<b>0F</b>			
00130C					<b>668</b> +	DROP	<b>R5</b>			
	80000000				669	DC	XL16' 80000000	00000000 80000000 00008080'	resul t	
	80000000									
	01020408				670	DC	XL16' 01020408	10204080 11224488 AACCDDFF'	v2	
0001324	11224488	AACCDDFF			074					
					671	TIPO :	TITIOT O O			
004000					672		VESL, 8, 0			
0001330			00001000		673+	DS	OFD			
001330	00001000		00001330		674+	USING		base for test data and		
001330	00001380				675+T5	DC	A(X5)	address of test routine		
001334	0005				676+	DC	H' 5'	test number		
001336	00				677+	DC	X' 00'	•		
001337	00				678+	DC	HL1' 0'	m4		
001338	00000008	40.40.40.40			679+	DC	F' 8'	D2		
00133C	E5C5E2D3	40404040			680+	DC	CL8' VESL'	instruction name		
001344	000013AC				681+	DC	A(RE5+16)	address of v3 source		
001348	00000010				682+	DC	A(16)	result length		
00134C	0000139C	000000			683+REA5	DC	A(RE5)	result address		
0001350	0000000				684+	DS	2FD	gap		
	0.0000000	0000000								
					00=	<b>D</b> ~	T/T 4.0	T74		
0001358 0001360	0000000				685+V105	DS	XL16	V1 output		

ASMA Ver.	0. 7. 0 zvector-e7-1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page	19
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
00001370 00001378	00000000 00000000 00000000 00000000			686+	DS	2FD	gap	
00001380 00001380	E310 5014 0014		00000014	687+* 688+X5 689+	DS LGF	OF R1, V3ADDR	load v3 source	
00001386 0000138C 00001392	E771 0000 0806 E767 0008 0C30 E760 5030 080E		00000000 00000008 00001360	690+ 691+ 692+	VL VESL VST	v23, 0(R1) V22, V23, 8, 0 V22, V105	use v22 to test decoder test instruction (dest is a source) save v1 output	
00001398 0000139C	07FB		00001300	693+ 694+RE5	BR DC	R11 OF	return	
0000139C 0000139C 000013A4	01020408 10204080 11224488 AACCDDFF			695+ 696	DROP DC		10204080 11224488 AACCDDFF' result	
000013AC 000013B4	01020408 10204080 11224488 AACCDDFF			697 698	DC	XL16' 01020408 1	10204080 11224488 AACCDDFF' v2	
000013C0 000013C0		000013C0		699 700+ 701+	VRS_A DS USING	VESL, 9, 0 OFD * R5	base for test data and test routine	
000013C0 000013C4	00001410 0006	00001000		702+T6 703+	DC DC	A(X6) H' 6'	address of test routine test number	
000013C6 000013C7 000013C8	00 00 0000009			704+ 705+ 706+	DC DC	X' 00' HL1' 0' F' 9'	m4 D2	
000013CC 000013D4 000013D8 000013DC	E5C5E2D3 40404040 0000143C 00000010 0000142C			707+ 708+ 709+ 710+REA6	DC DC DC DC	CL8' VESL' A(RE6+16) A(16) A(RE6)	instruction name address of v3 source result length result address	
000013E0 000013E8 000013F0	0000000 00000000 0000000 0000000 0000000			711+ 712+V106	DS DS	2FD XL16	gap V1 output	
000013F8 00001400 00001408	00000000 00000000 00000000 00000000 000000			713+	DS	2FD	gap	
00001410 00001410			00000014	714+* 715+X6 716+	DS LGF	OF R1, V3ADDR	load v3 source	
00001416 0000141C	E771 0000 0806 E767 0009 0C30		00000000 00000009	717+ 718+	VL VESL	v23, 0(R1) V22, V23, 9, 0	use v22 to test decoder test instruction (dest is a source)	
00001422 00001428 0000142C	E760 5030 080E 07FB		000013F0	719+ 720+ 721+RE6	VST BR DC	V22, V106 R11 OF	save v1 output return	
0000142C 0000142C 00001434	02040810 20408000 22448810 5498BAFE			722+ 723	DROP DC	R5 XL16' 02040810 2	20408000 22448810 5498BAFE' result	
0000143C	01020408 10204080 11224488 AACCDDFF			724 725	DC	XL16' 01020408 1	10204080 11224488 AACCDDFF' v2	
00001450				726 * Halfwo	VRS_A	VESL, 0, 1		
00001450 00001450 00001450	000014A0	00001450		728+ 729+ 730+T7	DS USING DC	A(X7)	base for test data and test routine address of test routine	
00001454 00001456 00001457	0007 00 01			731+ 732+ 733+	DC DC DC	H' 7' X' 00' HL1' 1'	test number m4	

ASMA Ver.	0. 7. 0 zvector-e7-1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 2	0
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
00001458	00000000			734+	DC	F' 0'	D2	
0000145C	E5C5E2D3 40404040			735+	DC	CL8' VESL'	instruction name	
00001464	000014CC			736+	DC	A(RE7+16)	address of v3 source	
00001468	0000010			737+	DC	A(16)	result length	
0000146C	000014BC			738+REA7	DC	A(RE7)	result address	
00001470	0000000 00000000			739+	DS	2FD	gap	
00001478	0000000 00000000						0 1	
00001480	0000000 00000000			740+V107	DS	XL16	V1 output	
00001488	0000000 00000000						•	
00001490	0000000 00000000			<b>741</b> +	DS	2FD	gap	
00001498	0000000 00000000							
				742+*				
000014A0				743+X7	DS	<b>0F</b>		
000014A0	E310 5014 0014		00000014	744+	LGF	R1, V3ADDR	load v3 source	
000014A6	E771 0000 0806		0000000	745+	VL	v23, 0(R1)	use v22 to test decoder	
000014AC	E767 0000 1C30		00000000	746+		V22, V23, 0, 1	test instruction (dest is a source)	
000014B2	E760 5030 080E		00001480	747+	VST	V22, V107	save v1 output	
000014B8	07FB			748+	BR	R11	return	
000014BC				749+RE7	DC	0F		
000014BC	01000400 10004000			750+	DROP	R5	10004000 11004400 AAGGREEU 1.	
000014BC	01020408 10204080			<b>751</b>	DC	XL16 01020408	10204080 11224488 AACCDDFF' result	
000014C4	11224488 AACCDDFF			750	D.C.	VI 101 01000400	10004000 11004400 AACCDDEE!0	
000014CC	01020408 10204080			752	DC	XL16 01020408	10204080 11224488 AACCDDFF' v2	
000014D4	11224488 AACCDDFF			753				
				753 754	V/DC A	VESL, 1, 1		
000014E0				75 <del>4</del> 755+	DS A	OFD		
000014E0 000014E0		000014E0		756+	USI NG		base for test data and test routine	
000014E0 000014E0	00001530	000014E0		750+ 757+T8	DC	A(X8)	address of test routine	
000014E0 000014E4	0008			757+18 758+	DC	H' 8'	test number	
000014E4 000014E6	00			759+	DC	X' 00'	cese number	
000014E7	01			<b>760</b> +	DC	HL1' 1'	m <del>4</del>	
000014E8	00000001			761+	DC	F' 1'	D2	
000014EC	E5C5E2D3 40404040			762+	DC	CL8' VESL'	instruction name	
000014F4	0000155C			763+	DC	A(RE8+16)	address of v3 source	
000014F8	0000010			764+	DC	A(16)	result length	
000014FC	0000154C			765+REA8	DC	A(RES)	result address	
00001500	0000000 00000000			<b>766</b> +	DS	2FD	gap	
00001508	00000000 00000000							
00001510	00000000 00000000			767+V108	DS	XL16	V1 output	
00001518	00000000 00000000							
00001520	00000000 00000000			768+	DS	2FD	gap	
00001528	0000000 00000000			<b>~</b> 00 it				
00004700				769+*	DC	OF.		
00001530	E010 F014 0014		00000014	770+X8	DS	OF	1 1 0	
00001530	E310 5014 0014		00000014	771+	LGF	R1, V3ADDR	load v3 source	
00001536	E771 0000 0806		00000000	772+	VL	v23, 0(R1)	use v22 to test decoder	
0000153C	E767 0001 1C30		00000001	773+	VESL	V22, V23, 1, 1	test instruction (dest is a source)	
00001542	E760 5030 080E		00001510	774+	VST PD	V22, V108	save v1 output	
00001548 0000154C	07FB			775+ 776+RE8	BR DC	R11 OF	return	
0000154C 0000154C				770+KE8 777+	DROP	R5		
0000154C 0000154C	02040810 20408100			777+ 778	DROP DC		20408100 22448910 5598BBFE' result	
00001540	22448910 5598BBFE			110	DC	ALIU UAUHUOIU A	AUTOUTOU AATTOUTO JUJOUDIE TESUIT	
	01020408 10204080			779	DC	XI.16' 01020408	10204080 11224488 AACCDDFF' v2	
	11224488 AACCDDFF				<b>D</b> 0	ALIO UIUMUTUU .	10201000 IIWWIIOO MIOODDII VW	
00001001								

ASMA Ver.	0. 7. 0 zvector-e7-	12-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 21
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				780			
				781		VESL, 4, 1	
00001570 00001570		00001570		782+ 783+	DS USING	0FD * D5	base for test data and test routine
00001570	000015C0	00001370		784+T9	DC	A(X9)	address of test routine
00001574	0009			<b>785</b> +	DC	H' 9'	test number
00001576	00			<b>786</b> +	DC	X' 00'	
00001577 00001578	01 00000004			787+ 788+	DC DC	HL1' 1' F' 4'	m4 D2
00001576 0000157C	E5C5E2D3 40404040			789+	DC	CL8' VESL'	instruction name
00001584	000015EC			<b>790</b> +	DC	A(RE9+16)	address of v3 source
00001588	00000150			791+	DC	A(16)	result length
0000158C 00001590	000015DC 00000000 00000000			792+REA9 793+	DC DS	A(RE9) 2FD	result address gap
00001598	00000000 00000000			7001	DO	WI D	8 <b>h</b>
000015A0	00000000 00000000			794+V109	DS	XL16	V1 output
000015A8 000015B0	00000000 00000000 0000000 00000000			795+	DS	2FD	dan
000015B0 000015B8	0000000 0000000			795+	DЗ	2LD	gap
				<b>796</b> +*			
000015C0	E010 E014 0014		00000014	797+X9	DS	OF	1 1 0
000015C0 000015C6	E310 5014 0014 E771 0000 0806		00000014 00000000	798+ 799+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decoder
000015CC	E767 0004 1C30		00000004	800+	VESL	V23, V23, 4, 1	test instruction (dest is a source)
000015D2	E760 5030 080E		000015A0	801+	VST	V22, V109	save v1 output
000015D8 000015DC	07FB			802+ 803+RE9	BR DC	R11 0F	return
000015DC 000015DC				804+	DROP	R5	
000015DC	10204080 02000800			805	DC		2000800 12204880 ACCODFFO' result
000015E4	12204880 ACCODFF0			000	D.C	VI 10101000400 10	0004000 11004400 AACCDDEEL0
000015EC 000015F4	01020408 10204080 11224488 AACCDDFF			806	DC	XL10 01020408 10	204080 11224488 AACCDDFF' v2
				807			
00001600				808 809+	VRS_A DS	VESL, 7, 1 OFD	
00001600 00001600		00001600		810+	USING		base for test data and test routine
00001600	00001650	00001000		811+T10	DC	A(X10)	address of test routine
00001604	000A			812+	DC	H' 10'	test number
	00 01			813+ 814+	DC DC	X' 00' HL1' 1'	m4
00001608	00000007			<b>815</b> +	DC	F' 7'	D2
	E5C5E2D3 40404040			816+	DC	CL8' VESL'	instruction name
	0000167C 00000010			817+ 818+	DC DC	A(RE10+16) A(16)	address of v3 source result length
	0000010 0000166C			819+REA10	DC	A(RE10)	result address
00001620	00000000 00000000			820+	DS	2FD	gap
	0000000 00000000			QQ1 . W1010	nc	VI 16	
	00000000 00000000 0000000 00000000			821+V1010	DS	XL16	V1 output
00001640	0000000 00000000			822+	DS	2FD	gap
00001648	00000000 00000000			000 4			
00001650				823+* 824+X10	DS	<b>OF</b>	
00001650	E310 5014 0014		0000014	825+	LGF	R1, V3ADDR	load v3 source
00001656	E771 0000 0806		0000000	826+	VL	v23, 0(R1)	use v22 to test decoder
0000165C	E767 0007 1C30		0000007	827+	VESL	V22, V23, 7, 1	test instruction (dest is a source)

DS

DS

874+

875+V1012

2FD

**XL16** 

gap

V1 output

L<sub>O</sub>C

00001740

00001748

00001750

0000000 00000000

0000000 00000000 0000000 00000000

920 +

921 +922+ DC

DC

DC

H' 14'

X' 00'

HL1' 1'

test number

**m4** 

L<sub>0</sub>C

00001758 00001760

00001768

00001770

00001770

00001776

0000177C

00001782

00001788

0000178C

0000178C

0000178C

00001794

000017B0

000017B0

000017B0

000017B4

000017B6

000017B7

000017B8

000017BC

000017C4

000017C8

000017CC

000017D0

000017D8 000017E0

000017E8

000017F0

000017F8

00001800

00001800

00001806

0000180C

00001812

00001818

0000181C

0000181C

0000181C

00001824

0000182C

00001834

00001840

00001840

00001840

00001844

00001846

00001847

000E

00

	0. 7. 0 zvector- e7- 1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page	24
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
00001848	00000011			923+	DC	F' 17'	D2	
0000184C 00001854	E5C5E2D3 40404040 000018BC			924+ 925+	DC DC	CL8' VESL' A(RE14+16)	instruction name address of v3 source	
00001854	00000010			926+	DC	A(16)	result length	
0000185C	000018AC			927+REA14	DC	A(RE14)	result address	
00001860 00001868	00000000 00000000 0000000 00000000			928+	DS	2FD	gap	
00001808	0000000 0000000			929+V1014	DS	XL16	V1 output	
00001878	0000000 00000000							
$00001880 \\ 00001888$	00000000 00000000 0000000 00000000			930+	DS	2FD	gap	
				931+*				
00001890 00001890	E310 5014 0014		00000014	932+X14 933+	DS LGF	OF R1, V3ADDR	load v3 source	
00001896	E771 0000 0806		00000014	934+	VL	v23, O(R1)	use v22 to test decoder	
0000189C	E767 0011 1C30		00000011	935+	<b>VESL</b>	V22, V23, 17, 1	test instruction (dest is a source)	
000018A2	E760 5030 080E		00001870	936+	VST	V22, V1014	save v1 output	
000018A8 000018AC	07FB			937+ 938+RE14	BR DC	R11 0F	return	
000018AC				939+	DROP	R5		
000018AC	02040810 20408100			940	DC	XL16' 02040810 2040	08100 22448910 5598BBFE' result	
000018B4 000018BC	22448910 5598BBFE 01020408 10204080			941	DC	XI.16' 01020408 1020	04080 11224488 AACCDDFF' v2	
000018C4	11224488 AACCDDFF				DC	ALIO OTOZOTOO TOZ	Oldoo Ilaa Iloo Alicebbii	
				942 943 * Word				
00004000				944		VESL, 0, 2		
000018D0 000018D0		000018D0		945+ 946+	DS USING	OFD * R5	base for test data and test routine	
000018D0	00001920	00001020		947+T15	DC	A(X15)	address of test routine	
000018D4	000F			948+	DC	H' 15'	test number	
000018D6 000018D7	00 02			949+ 950+	DC DC	X' 00' HL1' 2'	m4	
000018D8	0000000			951+	DC	F' 0'	D2	
000018DC	E5C5E2D3 40404040			952+	DC	OT OLIVEOT I		
000018E4	1 M M M N 1 () A I					CL8' VESL'	instruction name	
000018F8	0000194C			953+	DC	A(RE15+16)	address of v3 source	
000018E8 000018EC	0000194C 00000010 0000193C				DC DC DC			
000018EC 000018F0	00000010 0000193C 0000000 00000000			953+ 954+	DC DC	A(RE15+16) A(16)	address of v3 source result length	
000018EC 000018F0 000018F8	00000010 0000193C 00000000 00000000 00000000 00000000			953+ 954+ 955+REA15 956+	DC DC DC DS	A(RE15+16) A(16) A(RE15) 2FD	address of v3 source result length result address gap	
000018EC 000018F0	00000010 0000193C 0000000 00000000			953+ 954+ 955+REA15	DC DC DC	A(RE15+16) A(16) A(RE15)	address of v3 source result length result address	
000018EC 000018F0 000018F8 00001900 00001908 00001910	0000010 0000193C 00000000 00000000 00000000 00000000 000000			953+ 954+ 955+REA15 956+	DC DC DC DS	A(RE15+16) A(16) A(RE15) 2FD	address of v3 source result length result address gap	
000018EC 000018F0 000018F8 00001900 00001908	0000010 0000193C 00000000 00000000 00000000 00000000 000000			953+ 954+ 955+REA15 956+ 957+V1015	DC DC DC DS	A(RE15+16) A(16) A(RE15) 2FD XL16	address of v3 source result length result address gap V1 output	
000018EC 000018F0 000018F8 00001900 00001910 00001918	0000010 0000193C 00000000 00000000 00000000 00000000 000000			953+ 954+ 955+REA15 956+ 957+V1015 958+ 959+* 960+X15	DC DC DC DS DS	A(RE15+16) A(16) A(RE15) 2FD XL16 2FD	address of v3 source result length result address gap V1 output gap	
000018EC 000018F0 000018F8 00001900 00001910 00001918 00001920 00001920	00000010 0000193C 00000000 00000000 00000000 00000000 000000		00000014	953+ 954+ 955+REA15 956+ 957+V1015 958+ 959+* 960+X15 961+	DC DC DC DS DS DS	A(RE15+16) A(16) A(RE15) 2FD XL16 2FD OF R1, V3ADDR	address of v3 source result length result address gap V1 output gap load v3 source	
000018EC 000018F0 000018F8 00001900 00001908 00001910 00001918 00001920 00001920 00001926	0000010 0000193C 00000000 00000000 00000000 00000000 000000		00000000	953+ 954+ 955+REA15 956+ 957+V1015 958+ 959+* 960+X15 961+ 962+	DC DC DC DS DS DS DS LGF VL	A(RE15+16) A(16) A(RE15) 2FD XL16 2FD OF R1, V3ADDR v23, O(R1)	address of v3 source result length result address gap V1 output gap load v3 source use v22 to test decoder	
000018EC 000018F0 000018F8 00001900 00001910 00001918 00001920 00001920 00001926 0000192C 00001932	00000010 0000193C 00000000 00000000 00000000 00000000 000000			953+ 954+ 955+REA15 956+ 957+V1015 958+ 959+* 960+X15 961+ 962+ 963+ 964+	DC DC DC DS DS DS US UGF VL VESL VST	A(RE15+16) A(16) A(RE15) 2FD XL16 2FD OF R1, V3ADDR v23, O(R1) V22, V23, O, 2 V22, V1015	address of v3 source result length result address gap V1 output gap load v3 source	
000018EC 000018F0 000018F8 00001900 00001910 00001918 00001920 00001920 0000192C 00001932 00001938	00000010 0000193C 00000000 00000000 00000000 00000000 000000		0000000 0000000	953+ 954+ 955+REA15 956+ 957+V1015 958+ 959+* 960+X15 961+ 962+ 963+ 964+ 965+	DC DC DC DS DS DS US USF VL VESL VST BR	A(RE15+16) A(16) A(RE15) 2FD XL16 2FD OF R1, V3ADDR v23, O(R1) V22, V23, O, 2 V22, V1015 R11	address of v3 source result length result address gap  V1 output gap  load v3 source use v22 to test decoder test instruction (dest is a source)	
000018EC 000018F0 000018F8 00001900 00001910 00001918 00001920 00001920 00001926 0000192C 00001932 00001938 0000193C	00000010 0000193C 00000000 00000000 00000000 00000000 000000		0000000 0000000	953+ 954+ 955+REA15 956+ 957+V1015 958+ 959+* 960+X15 961+ 962+ 963+ 964+ 965+ 966+RE15	DC DC DC DS DS DS US VL VESL VST BR DC	A(RE15+16) A(16) A(RE15) 2FD XL16 2FD OF R1, V3ADDR v23, O(R1) V22, V23, O, 2 V22, V1015 R11 OF	address of v3 source result length result address gap  V1 output gap  load v3 source use v22 to test decoder test instruction (dest is a source) save v1 output	
000018EC 000018F8 00001900 00001908 00001910 00001918 00001920 00001920 0000192C 0000193C 0000193C 0000193C	00000010 0000193C 00000000 000000000 00000000 00000000 000000		0000000 0000000	953+ 954+ 955+REA15 956+ 957+V1015 958+ 959+* 960+X15 961+ 962+ 963+ 964+ 965+	DC DC DC DS DS DS US USF VL VESL VST BR	A(RE15+16) A(16) A(RE15) 2FD XL16 2FD OF R1, V3ADDR v23, O(R1) V22, V23, O, 2 V22, V1015 R11 OF R5	address of v3 source result length result address gap  V1 output gap  load v3 source use v22 to test decoder test instruction (dest is a source) save v1 output	
000018EC 000018F0 000018F8 00001900 00001910 00001918 00001920 00001920 0000192C 0000193C 0000193C	00000010 0000193C 00000000 00000000 00000000 00000000 000000		0000000 0000000	953+ 954+ 955+REA15 956+ 957+V1015 958+ 959+* 960+X15 961+ 962+ 963+ 964+ 965+ 966+RE15 967+	DC DC DC DS DS DS US UGF VL VESL VST BR DC DROP	A(RE15+16) A(16) A(RE15) 2FD XL16 2FD OF R1, V3ADDR v23, O(R1) V22, V23, O, 2 V22, V1015 R11 OF R5 XL16' 01020408 1020	address of v3 source result length result address gap  V1 output gap  load v3 source use v22 to test decoder test instruction (dest is a source) save v1 output return	

1970   1970								
1970	LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
971	0001954	11224488 AACCDDFF						
1001980   1001								
1001986								
0001980   0001980   974-T16   DC   A(X16)   address of test routine   1001960   975-   DC   T16'   test number   1001966   0001966   0001960   976-   DC   X' 00   1001960   1	0001960							
1001964   010   975+	0001960		00001960		973+	<b>USI NG</b>	*, <b>R</b> 5	base for test data and test routine
1001966   00	0001960	000019B0			974+T16	DC	A(X16)	address of test routine
10019167   02	0001964	0010			975+	DC	H' 16'	test number
1001988   10000001   1001980   1000001   100000000	0001966	00			976+	DC	X' 00'	
1001988   10000001   1001980   1000001   100000000	0001967	02			977+	DC	HL1' 2'	m4
1001960   1001910   1001	0001968	0000001			978+			D2
1001917								instruction name
1001978   10000010   981								
00019FC   00000000   00000000   982+REA16   DC   A(REI 6)   result address   gap   gap   0000000   00000000   983+   DS   ZFD   gap   gap   0000000   00000000   00000000   000000								
1001980   00000000   00000000   00000000   984+V1016   DS   XL16   V1 output								
1001988   00000000   00000000   00000000   000000								
1001990   00000000   00000000   00000000   000000					0001	20	~1.0	5"r
0001998					984+V1016	DS	XI.16	V1 output
0001910   00000000   00000000   00000000   000000					00111110	טע	ALIU	vi oucpuc
1001980   1001					9 <b>8</b> 5±	DS	2FD	ďan
986+*   987+X16   DS   OF   OF   OF   OF   OF   OF   OF   O					JUJT	טע	WI D	gap
1001980   2310   5014   0014   00000014   988+   LGF   R1, V3ADDR   1 oad v3 source   1 oad v3 sourc	JUUIJAO				086 + *			
1001980   E310 5014 0014   00000014   988+   LG   R1, V3ADDR   load v3 source	10010P0					DC	OE	
10019B6   E771   1000   0806   00000000   989+   VI.   v23.0 (R1)   use v22 to test decoder   00019C   00019C   00000001   990+   VESL   v22. v23.1, 2   test instruction (dest is a source)   00019C   crew   cre		E210 5014 0014		00000014				land ==0 =======
10019BC   1767   1001   1230   100000001   1990   1991   1								
10019C2   2760   5030   080E   00001990   991+   VST   V22, V1016   save v1 output   10019CC								
00019C   0								
10019CC   993+BE16   DC   9F   10019CC   994+   DR0P   R5   10019CC   1001				00001990				
10019CC   994+   DROP   R5   DC   XL16' 02040810   20408100   22448910   5599BFE'   result		07FB						return
OOO 19C   OOO								
1001904   22448910   5598BFE   10019001900   10020408   10204080   11224488   10204080   1022488   102248								
10019BC   01020408   10204080   10204080   10204080   10204080   11224488   AACCDDFF   v2					995	DC	XL16' 02040810	) 20408100 22448910 5599BBFE' result
11224488   AACCDDFF   998   VRS_A   VESL, 4, 2								
997 998					996	DC	XL16' 01020408	3 10204080 11224488 AACCDDFF' v2
998   VRS_A VESL, 4, 2	00019E4	11224488 AACCDDFF						
10019F0								
10019F0								
10019F0   00001A40   1001+T17   DC   A(X17)   address of test routine   10019F4   0011   1002+   DC   H' 17'   test number   10019F6   00   1003+   DC   X' 00'   1004+   DC   HL1'2'   m4   10019F8   00000004   1005+   DC   F' 4'   D2   10019FC   E5C5E2D3   40404040   1006+   DC   CL8' VESL'   instruction name   1001A04   00001A6C   1007+   DC   A(RE17+16)   address of v3 source   1001A04   00001A0C   00001A5C   1009+REA17   DC   A(RE17)   result length   10001A0C   00001A0C   00000000   1010+   DS   2FD   gap   1001A18   00000000   00000000   1011+V1017   DS   XL16   V1 output   1001A28   00000000   00000000   1012+   DS   2FD   gap   1001A38   00000000   10000000   1013+*   1013+*   1014+X17   DS   0F   1004   V3 source   1005   V4   V5   V5   V5   V5   V5   V5   V	00019F0							
10019F4   0011	00019F0		000019F0			USING	*, <b>R5</b>	
10019F4   0011	00019F0	00001A40						
10019F6   00	00019F4	0011				DC	H' 17'	test number
10019F7   02	00019F6				1003+		X' 00'	
10019F8   00000004   1005+	00019F7						HL1' 2'	m4
00019FC       E5C5E2D3       40404040       1006+       DC       CL8' VESL'       instruction name         0001A04       00001A6C       1007+       DC       A(RE17+16)       address of v3 source         0001A0       00001A5C       1008+       DC       A(16)       result length         0001A1       0000000       0000000       1010+       DS       2FD       gap         0001A2       0000000       0000000       1011+V1017       DS       XL16       V1 output         0001A2       0000000       0000000       1012+       DS       2FD       gap         0001A3       0000000       0000000       1013+*       0014+X17       DS       0F         0001A40       E310       5014       0014       00000014       1015+       LGF       R1, V3ADDR       load v3 source	00019F8							
0001A04       00001A6C       1007+       DC       A(RE17+16)       address of v3 source         0001A08       00000010       1008+       DC       A(16)       result length         0001A10       00000000       0000000       A(RE17)       result address         0001A18       0000000       0000000       gap         0001A20       0000000       0000000       V1 output         0001A30       0000000       0000000       gap         0001A30       0000000       0000000       gap         0001A38       00000000       0000000       gap         0001A40       1013+*         0001A40       E310       5014       0014       0000001       1015+       LGF       R1, V3ADDR       load v3 source	00019FC							
0001A08	0001A04							
0001A0C 00001A5C 1009+REA17 DC A(RE17) result address gap   0001A18 00000000 000000000 1010+ DS 2FD gap   0001A20 00000000 00000000 1011+V1017 DS XL16 V1 output   0001A28 00000000 00000000   0001A30 00000000 00000000	0001A08							
0001A10 00000000 00000000							A(RE17)	
0001A18								
0001A20 00000000 00000000						20		ŏ™r
0001A28					1011+V1017	DS	XL16	V1 output
0001A30 00000000 000000000 1012+ DS 2FD gap 0001A38 00000000 000000000 1013+* 0001A40 0001A40 E310 5014 0014 00000014 1015+ LGF R1, V3ADDR load v3 source					1011 (1017	20		11 oucput
0001A38 00000000 000000000 1013+* 0001A40					1012+	DS	2FD	gan
1013+* 0001A40					IUIWT	20	WI D	5"r
0001A40	7001A00				1013+*			
0001A40 E310 5014 0014	0001440					PC	OF	
<b>,</b>		F310 5014 0014		00000014				load v3 source
ANTIQUE D. C. LINNII HAIM HAIM HINNII HINNI WI V/S HIRI HOA V// TA TAGE AAAAAAA	001A40	E771 0000 0806		00000014	1015+ 1016+	VL	v23, 0(R1)	use v22 to test decoder

ASMA Ver.	0. 7. 0 zv	ector- e7- 1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page	26
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
	E767 0004 E760 5030 07FB			00000004 00001A20	1017+ 1018+ 1019+	VESL VST BR	V22, V23, 4, 2 V22, V1017 R11	test instruction (dest is a source) save v1 output	
00001A5C 00001A5C					1020+RE17 1021+	DC DROP	0F R5	return	
	10204080 12244880	ACCDDFFO			1022 1023	DC DC		02040800 12244880 ACCDDFF0' result 10204080 11224488 AACCDDFF' v2	
00001A6C 00001A74					1023	DС	AL10 01020408	10204080 11224488 AACCDDFF V2	
00001A80					1025 1026+	VRS_A DS	VESL, 7, 2 0FD		
00001A80 00001A80 00001A80	00001AD0		00001A80		1020+ 1027+ 1028+T18	USI NG DC		base for test data and test routine address of test routine	
00001A84 00001A86	0012 00				1029+ 1030+	DC DC	H' 18' X' 00'	test number	
00001A87 00001A88	02 00000007				1031+ 1032+	DC DC	HL1' 2' F' 7'	m4 D2	
00001A94	E5C5E2D3 00001AFC	40404040			1033+ 1034+	DC DC	CL8' VESL' A(RE18+16)	instruction name address of v3 source	
00001A98 00001A9C 00001AA0	0000010 00001AEC 00000000	0000000			1035+ 1036+REA18 1037+	DC DC DS	A(16) A(RE18) 2FD	result length result address gap	
00001AA8 00001AB0 00001AB8	0000000 00000000 00000000	0000000 0000000			1038+V1018	DS	XL16	V1 output	
00001AC0 00001AC8	0000000 00000000	0000000			1039+	DS	2FD	gap	
00001AD0					1040+* 1041+X18	DS	<b>OF</b>		
00001AD0	E310 5014 E771 0000			00000014 00000000	1042+ 1043+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decoder	
00001ADC 00001AE2		2C30		0000000 00000007 00001AB0			V23, U(R1) V22, V23, 7, 2 V22, V1018 R11	test instruction (dest is a source) save v1 output return	
00001AEC 00001AEC					1047+RE18 1048+	DC DROP	OF R5		
00001AEC 00001AF4	91224400	666EFF80			1049	DC		10204000 91224400 666EFF80' result	
00001AFC 00001B04					1050	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
00001B10					1051 1052 1053+	VRS_A DS	VESL, 8, 2 0FD		
00001B10	00001B60 0013		00001B10		1054+ 1055+T19 1056+	USING DC DC		base for test data and test routine address of test routine test number	
00001B16 00001B17	00 02				1057+ 1058+	DC DC	X' 00' HL1' 2'	m4	
00001B1C	00000008 E5C5E2D3 00001B8C	40404040			1059+ 1060+ 1061+	DC DC DC	F' 8' CL8' VESL' A(RE19+16)	D2 instruction name address of v3 source	
00001B28	00000010 00001B7C				1062+ 1063+REA19	DC DC	A(16) A(RE19)	result length result address	
00001B30	0000000 00000000				1064+	DS	2FD	gap	

1109+T21

1110+

1111+

DC

DC

DC

A(X21)

H' 21'

X' 00'

address of test routine

test number

L<sub>0</sub>C

00001B40

00001B48

00001B50

00001B58

00001B60

00001B60

00001B66

00001B6C

00001B72

00001B78

00001B7C

00001B7C

00001B7C

00001B84 00001B8C

00001B94

00001BA0

00001BA0

00001BA0

00001BA4 00001BA6

00001BA7

00001BA8 00001BAC

00001BB4

00001BB8

00001BBC

00001BC0

00001BC8

00001BD0

00001BD8 00001BE0

00001BE8

00001BF0

00001BF0

00001BF6

00001BFC

00001C02

00001C08

00001C0C

00001C0C

00001C0C

00001C14

00001C1C

00001C30

00001C30

00001C30

00001C34

00001C36

00001C80

0015

ASMA Ver.	0. 7. 0 zvector- e7- 1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 28
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00001C37	02			1112+	DC	HL1' 2'	m4
00001C38	0000010			1113+	DC	F' 16'	D2
00001C3C	E5C5E2D3 40404040			1114+	DC	CL8' VESL'	instruction name
00001C44	00001CAC			1115+	DC	A(RE21+16)	address of v3 source
00001C48	00000010			1116+	DC	A(16)	result length
00001C4C 00001C50	00001C9C 00000000 00000000			1117+REA21 1118+	DC DS	A(RE21) 2FD	result address
00001C50 00001C58	0000000 0000000			1110+	אט	2FD	gap
00001C38	0000000 0000000			1119+V1021	DS	XL16	V1 output
00001C68	0000000 00000000			1110   11021	DO	ALIO	VI oucput
00001C70	0000000 00000000			1120+	DS	2FD	gap
00001C78	0000000 00000000			-			8.1
				1121+*			
00001C80				1122+X21	DS	<b>OF</b>	
00001C80	E310 5014 0014		0000014	1123+		R1, V3ADDR	load v3 source
00001C86	E771 0000 0806		0000000	1124+	VL	v23, 0(R1)	use v22 to test decoder
00001C8C	E767 0010 2C30		00000010	1125+		V22, V23, 16, 2	test instruction (dest is a source)
00001C92	E760 5030 080E		00001C60	1126+	VST	V22, V1021	save v1 output
00001C98 00001C9C	07FB			1127+ 1128+RE21	BR DC	R11 0F	return
00001C9C				1120+KE21 1129+	DROP	R5	
00001C9C	04080000 40800000			1130	DC		800000 44880000 DDFF0000' result
00001C3C	44880000 DDFF0000			1130	ЪС	AL10 04000000 40	1 CSui C
	01020408 10204080			1131	DC	XL16' 01020408 10	204080 11224488 AACCDDFF' v2
	11224488 AACCDDFF						
				1132			
				1133		VESL, 17, 2	
00001CC0				1134+	DS	OFD	
00001CC0	00001710	00001CC0		1135+	USING		base for test data and test routine
00001CC0	00001D10			1136+T22	DC	A(X22)	address of test routine test number
00001CC4 00001CC6	0016 00			1137+ 1138+	DC DC	H' 22' X' 00'	test number
00001CC0	02			1139+	DC	HL1' 2'	m4
00001CC8	00000011			1140+	DC	F' 17'	D2
00001CCC	E5C5E2D3 40404040			1141+	DC	CL8' VESL'	instruction name
00001CD4	00001D3C			1142+	DC	A(RE22+16)	address of v3 source
00001CD8	0000010			1143+	DC	A(16)	result length
00001CDC	00001D2C			1144+REA22	DC	A(RE22)	result address
00001CE0	00000000 00000000			1145+	DS	2FD	gap
00001CE8	0000000 00000000			1140,3/1000	DC	VI 10	V1 and and
00001CF0	0000000 0000000			1146+V1022	DS	XL16	V1 output
00001CF8 00001D00	0000000 00000000 0000000 00000000			1147+	DS	2FD	dan
00001D00 00001D08	0000000 0000000			114/+	טע	≈1·D	gap
0000111100	0000000 00000000			1148+*			
00001D10				1149+X22	DS	<b>0F</b>	
	E310 5014 0014		0000014	1150+	LGF	R1, V3ADDR	load v3 source
00001D16	E771 0000 0806		00000000		VL	v23, 0(R1)	use v22 to test decoder
00001D1C	E767 0011 2C30		00000011	1152+		V22, V23, 17, 2	test instruction (dest is a source)
00001D22	E760 5030 080E		00001CF0	1153+	VST	V22, V1022	save v1 output
00001D28	07FB			1154+	BR	R11	return
00001D2C 00001D2C				1155+RE22 1156+	DC DROP	OF R5	
00001D2C	08100000 81000000			1156+	DRUP		000000 89100000 BBFE0000' result
00001D2C	89100000 BBFE0000			1107	DC	VIII AGIAAAA QI	COOCOO GOTOGOO DDI ECOO TESUI C
	01020408 10204080			1158	DC	XL16' 01020408 10	204080 11224488 AACCDDFF' v2
11701200							

LOC	OD IEGE GODE	ADDD 4	ABBBC	CIDA III			
	OBJECT CODE	ADDR1	ADDR2	STMT			
0001D44	11224488 AACCDDFF						
				1159	TIDG A	TITICI OO O	
001750				1160		VESL, 32, 2	
001D50		00001750		1161+ 1162+	DS	OFD * DE	base for test data and test routine
001D50 001D50	00001DA0	00001D50		1162+ 1163+T23	USI NG DC		address of test routine
001D54	0001DAU 0017			1163+123 1164+	DC DC	A(X23) H' 23'	test number
001D34	0017			1165+	DC	X' 00'	cest number
0001D57	02			1166+	DC	HL1'2'	m4
0001D58	00000020			1167+	DC	F' 32'	D2
0001D5C	E5C5E2D3 40404040			1168+	DC	CL8' VESL'	instruction name
0001D64	00001DCC			1169+	DC	A(RE23+16)	address of v3 source
0001D68	0000010			1170+	DC	A(16)	result length
0001D6C	00001DBC			1171+REA23	DC	A(RE23)	result address
0001D70	$00000000 \ 00000000$			1172+	DS	2FD	gap
0001D78	00000000 00000000			1170 V1000	D.C.	VI 10	7/4
0001D80	00000000 00000000			1173+V1023	DS	XL16	V1 output
0001D88 0001D90	00000000 00000000 00000000 00000000			1174+	DS	2FD	an an
0001D90 0001D98	0000000 0000000			11/47	טט	ωI·D	gap
JULIDOU				1175+*			
0001DA0				1176+X23	DS	<b>OF</b>	
0001DA0	E310 5014 0014		0000014	1177+	LGF	R1, V3ADDR	load v3 source
0001DA6	E771 0000 0806		00000000	1178+	VL	v23, 0(R1)	use v22 to test decoder
0001DAC	E767 0020 2C30		00000020	1179+	VESL	V22, V23, 32, 2	test instruction (dest is a source)
0001DB2	E760 5030 080E		00001D80	1180+	VST	V22, V1023	save v1 output
0001DB8	07FB			1181+	BR	R11	return
0001DBC				1182+RE23	DC	OF	
0001DBC	01090400 10904000			1183+	DROP	R5	2 10904090 11994499 AACCINEE!
0001DBC 0001DC4	01020408 10204080 11224488 AACCDDFF			1184	DC	AL10 U1U2U4U8	3 10204080 11224488 AACCDDFF' result
0001DC4 0001DCC	01020408 10204080			1185	DC	XI.16' 01020408	3 10204080 11224488 AACCDDFF' v2
	11224488 AACCDDFF			1100	DC	ALIO UIUAUTUO	J IONOTODO IINWITOD AMODDII VA
				1186			
				1187	VRS_A	VESL, 33, 2	
0001DE0				1188+	DS	OFD	
0001DE0		00001DE0		1189+	USING		base for test data and test routine
0001DE0	00001E30			1190+T24	DC	A(X24)	address of test routine
0001DE4	0018			1191+	DC	H' 24'	test number
0001DE6	00			1192+	DC DC	Х' 00'	···/
0001DE7 0001DE8	02 00000021			1193+ 1194+	DC DC	HL1' 2' F' 33'	m4 D2
0001DE8	E5C5E2D3 40404040			1194+ 1195+	DC DC	CL8' VESL'	instruction name
0001DEC 0001DF4	00001E5C			1195+ 1196+	DC DC	A(RE24+16)	address of v3 source
0001DF8	00000010			1197+	DC	A(16)	result length
	00001E4C			1198+REA24	DC	A(RE24)	result address
0001DFC	00000000 00000000			1199+	DS	2FD	gap
0001E00	0000000 00000000						
0001E00 0001E08				1200+V1024	DS	XL16	V1 output
0001E00 0001E08 0001E10	00000000 00000000						
0001E00 0001E08 0001E10 0001E18	00000000 00000000 0000000 00000000			1001	D.C.	OFD	
0001E00 0001E08 0001E10 0001E18 0001E20	00000000 00000000 00000000 00000000 000000			1201+	DS	2FD	gap
0001E00 0001E08 0001E10 0001E18	00000000 00000000 0000000 00000000				DS	2FD	gap
0001E00 0001E08 0001E10 0001E18 0001E20 0001E28	00000000 00000000 00000000 00000000 000000			1202+*			gap
0001E00 0001E08 0001E10 0001E18 0001E20	00000000 00000000 00000000 00000000 000000		00000014		DS DS LGF	2FD OF R1, V3ADDR	gap load v3 source

	U. 7. U ZV	ector-e7-	12-elementS	hift				03 Apr 2025 15: 37: 25 Page	
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI				
001E3C	E767 0021	2C30		00000021	1206+	VESL	V22, V23, 33, 2	test instruction (dest is a source)	
001E42	E760 5030			00001E10	1207+	<b>VST</b>	V22, V1024	save v1 output	
001E48	07FB				1208+	BR	R11	return	
001E4C					1209+RE24	DC	<b>0F</b>		
001E4C					1210+	DROP	R5		
001E4C	02040810	20408100			1211	DC		20408100 22448910 5599BBFE' result	
001E54	22448910							100100	
001E5C					1212	DC	XI.16' 01020408	10204080 11224488 AACCDDFF' v2	
	11224488				1212	20	ALIO OTOROTOO	TOWN TOOM TIME TOO THICODD TO	
,01201	11221100				1213				
					1214 * Double	eword			
					1215		VESL, 0, 3		
001E70					1216+	DS	OFD		
01E70			00001E70		1217+	USING		base for test data and test routine	
01E70	00001EC0		00001L/0		1218+T25	DC	A(X25)	address of test routine	
01E70	00001EC0 0019				1219+	DC DC	H' 25'	test number	
01E74 001E76	0019				1219+ 1220+	DC DC	X' 00'	COSC HUMBOI	
001E70	03				1221+	DC	HL1'3'	m4	
01E77	00000000				1222+	DC	F' 0'	D2	
01E78 001E7C	E5C5E2D3	40404040			1223+	DC DC	CL8' VESL'	instruction name	
01E/C	00001EEC	10404040			1224+	DC	A(RE25+16)	address of v3 source	
01E84 01E88	000011110				1225+	DC DC	A(RE25+10) A(16)	result length	
01E8C	0000010 00001EDC				1226+REA25	DC DC	A(16) A(RE25)	result address	
		0000000				DS	2FD		
01E90	0000000				1227+	DЗ	2 F D	gap	
001E98	0000000				1000 . V1005	DC	VI 10	V1 autout	
001EAO	0000000				1228+V1025	DS	XL16	V1 output	
001EA8	0000000				1000	DC	OFD		
001EB0	0000000				1229+	DS	2FD	gap	
001EB8	0000000	JUUUUUUU			1000. *				
001EC0					1230+*	DC	OF		
001EC0	E010 F014	0014		00000014	1231+X25	DS	OF	1 1 0	
001EC0	E310 5014			00000014	1232+	LGF	R1, V3ADDR	load v3 source	
001EC6	E771 0000			0000000	1233+	VL	v23, 0(R1)	use v22 to test decoder	
001ECC	E767 0000			0000000			V22, V23, 0, 3	test instruction (dest is a source)	
001ED2	E760 5030	080E		00001EA0		VST	V22, V1025	save v1 output	
001ED8	07FB				1236+	BR	R11	return	
001EDC					1237+RE25	DC	0F		
001EDC	04000400	10001000			1238+	DROP	R5	40004000 44004400 AAGGREET	
					1239	DC	XL16' 01020408	10204080 11224488 AACCDDFF' result	
	11224488				4040	D.C.	WT 401 04000 400	40004000 44004400 AAGGREET	
	01020408				1240	DC	XL16 01020408	10204080 11224488 AACCDDFF' v2	
UIEF4	11224488	AACCDDFF			1041				
					1241	VDC 4	VECT 1 0		
01500					1242		VESL, 1, 3		
001F00			00004500		1243+	DS	OFD	1	
01F00	00004570		00001F00		1244+	USING		base for test data and test routine	
01F00	00001F50				1245+T26	DC	A(X26)	address of test routine	
01F04	001A				1246+	DC	H' 26'	test number	
01F06	00				1247+	DC	X' 00'		
001F07	03				1248+	DC	<b>肚1'3'</b>	mA Do	
01F08	00000001	40.40.40.55			1249+	DC	F' 1'	D2	
	E5C5E2D3	40404040			1250+	DC	CL8' VESL'	instruction name	
	00001F7C				1251+	DC	A(RE26+16)	address of v3 source	
001F14						TO CO	A ( 1 0 )	1 . 1 1	
001F0C 001F14 001F18	00000010				1252+	DC	A(16)	result length	
001F14					1252+ 1253+REA26 1254+	DC DC DS	A(RE26) 2FD	result length result address	

	0. 7. 0 zvector-e7-1	ız-erements	nirt				03 Apr 2025 15: 37: 25 Page 3
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0001F28	0000000 00000000						
0001F30	00000000 00000000			1255+V1026	DS	XL16	V1 output
001F38 001F40	0000000 0000000 0000000 0000000			1256+	DS	2FD	gap
0001F48	00000000 00000000			1257+*			
0001F50 0001F50	E310 5014 0014		00000014	1258+X26 1259+	DS LGF	OF R1, V3ADDR	load v3 source
0001F56	E771 0000 0806		00000000	1260+	VL	v23, 0(R1)	use v22 to test decoder
0001F5C	E767 0001 3C30		0000001	1261+	VESL	V22, V23, 1, 3	test instruction (dest is a source)
0001F62 0001F68	E760 5030 080E 07FB		00001F30	1262+ 1263+	VST BR	V22, V1026 R11	save v1 output return
0001F6C	0715			1264+RE26	DC	OF	1 ccur ii
0001F6C				1265+	DROP	<b>R5</b>	
0001F6C	02040810 20408100			1266	DC	XL16' 02040810 204	408100 22448911 5599BBFE' result
0001F74 0001F7C	22448911 5599BBFE 01020408 10204080			1267	DC	VI 16' 0102040Q 109	204080 11224488 AACCDDFF' v2
0001F7C	11224488 AACCDDFF			1207	DC	AL10 01020406 102	204000 11224400 AACCDDFF V2
0001101	11221100 121002211			1268			
				1269		VESL, 4, 3	
0001F90		00001E00		1270+	DS	OFD * DF	has for test data and test months
0001F90 0001F90	00001FE0	00001F90		1271+ 1272+T27	USI NG DC	т, ко A(X27)	base for test data and test routine address of test routine
0001F94	001B			1273+	DC	H' 27'	test number
0001F96	00			1274+	DC	X' 00'	0000
0001F97	03			1275+	DC	HL1' 3'	m4
0001F98 0001F9C	00000004 E5C5E2D3 40404040			1276+ 1277+	DC DC	F' 4' CL8' VESL'	D2 instruction name
0001F9C 0001FA4	0000200C			1277+ 1278+	DC DC	A(RE27+16)	address of v3 source
0001FA8	00000010			1279+	DC	A(16)	result length
0001FAC	00001FFC			1280+REA27	DC	A(RE27)	result address
0001FB0	00000000 00000000			1281+	DS	2FD	gap
0001FB8 0001FC0	00000000 00000000 0000000 00000000			1282+V1027	DS	XL16	V1 output
0001FC0 0001FC8	0000000 0000000			1202+11027	טט	ALIU	VI output
0001FD0	0000000 00000000			1283+	DS	2FD	gap
0001FD8	0000000 00000000						J .
0001EE0				1284+*	DC	<b>OF</b>	
0001FE0 0001FE0	E310 5014 0014		00000014	1285+X27 1286+	DS LGF	R1, V3ADDR	load v3 source
0001FE6	E771 0000 0806		00000014	1287+	VL	v23, O(R1)	use v22 to test decoder
0001FEC	E767 0004 3C30		0000004	1288+	VESL	V22, V23, 4, 3	test instruction (dest is a source)
0001FF2	E760 5030 080E		00001FC0	1289+	VST	V22, V1027	save v1 output
0001FF8 0001FFC	07FB			1290+ 1291+RE27	BR DC	R11 OF	return
0001FFC				1291+KE27 1292+	DROP	R5	
0001FFC	10204081 02040800			1293	DC		040800 1224488A ACCDDFFO' result
0002004	1224488A ACCDDFF0						
	01020408 10204080 11224488 AACCDDFF			1294	DC	XL16' 01020408 102	204080 11224488 AACCDDFF' v2
				1295	WDC 4	VECL 7 0	
				1296 1297+	VRS_A DS	VESL, 7, 3 OFD	
በበበያስያለ				163/+			
0002020 0002020		00002020		1298+	USTNG	*. <b>R</b> 5	base for test data and test routine
0002020 0002020 0002020	00002070	00002020		1298+ 1299+T28	USI NG DC	*, R5 A(X28)	base for test data and test routine address of test routine

		l2-elementS	III I C				03 Apr 2025 15: 37: 25 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0002026	00			1301+	DC	X' 00'	
0002027	03			1302+	DC	HL1' 3'	m4
0002028	0000007			1303+	DC	F' 7'	D2
000202C	E5C5E2D3 40404040			1304+	DC	CL8' VESL'	instruction name
0002034	0000209C			1305+	DC	A(RE28+16)	address of v3 source
0002038	0000010			1306+	DC	A(16)	result length
000203C	0000208C			1307+REA28	DC	A(RE28)	result address
0002040	00000000 00000000			1308+	DS	2FD	gap
	0000000 00000000						8-1
	0000000 00000000			1309+V1028	DS	XL16	V1 output
0002058	0000000 00000000			2000112020			onepue
0002060	0000000 00000000			1310+	DS	2FD	gap
0002068	0000000 00000000			1010		~12	8 <b>-</b> r
0002000				1311+*			
0002070				1312+X28	DS	0F	
	E310 5014 0014		0000014	1313+	LGF	R1, V3ADDR	load v3 source
0002076	E771 0000 0806		00000014	1314+	VL	v23, O(R1)	use v22 to test decoder
000207C	E767 0007 3C30		00000007	1315+	VESL	V23, V(R1) V22, V23, 7, 3	test instruction (dest is a source)
0002070	E767 0007 3C30 E760 5030 080E		0000007	1316+	VESL	V22, V23, 7, 3 V22, V1028	save v1 output
0002088	07FB		00002030	1317+	BR	R11	return
000208C	O/FB			1317+ 1318+RE28	DC	0F	1 CCUI II
00208C				1319+ 1319+	DROP	R5	
	81020408 10204000			1319+	DKOP		204000 91224455 666EFF80' result
				1320	DC	AL10 81020408 102	204000 91224455 666EFF80' result
	91224455 666EFF80			1001	D.C	VI 101 01000400 100	004000 11004400 AACCDDEEL0
	01020408 10204080			1321	DC	XL16 01020408 102	204080 11224488 AACCDDFF' v2
00020A4	11224488 AACCDDFF			1000			
				1322	VDC A	WEGI O O	
οσοσοπο				1323		VESL, 8, 3	
00020B0		00000000		1324+	DS	OFD	
00020B0	00000100	000020B0		1325+	USING		base for test data and test routine
	00002100			1326+T29	DC	A(X29)	address of test routine
00020B4	001D			1327+	DC	H' 29'	test number
	00			1328+	DC	X' 00'	
	03			1329+	DC	HL1'3'	m4
	00000008			1330+	DC	F' 8'	D2
	E5C5E2D3 40404040			1331+	DC	CL8' VESL'	instruction name
	0000212C			1332+	DC	A(RE29+16)	address of v3 source
	00000010			1333+	DC	A(16)	result length
	0000211C			1334+REA29	DC	A(RE29)	result address
	00000000 00000000			1335+	DS	2FD	gap
	00000000 00000000						
	0000000 00000000			1336+V1029	DS	XL16	V1 output
	0000000 00000000						
	0000000 00000000			1337+	DS	2FD	gap
00020F8	0000000 00000000						
				1338+*			
0002100				1339+X29	DS	<b>OF</b>	
0002100	E310 5014 0014		00000014	1340+	LGF	R1, V3ADDR	load v3 source
	E771 0000 0806		00000000	1341+	VL	v23, 0(R1)	use v22 to test decoder
	E767 0008 3C30		00000008	1342+	VESL	V22, V23, 8, 3	test instruction (dest is a source)
	E760 5030 080E		000020E0	1343+	VST	V22, V1029	save v1 output
0002112				1344+	BR	R11	return
	07FB						
0002118	07FB					OF	
0002118 000211C	07FB			1345+RE29	DC	OF R5	
0002118 000211C 000211C	07FB 02040810 20408000					<b>R5</b>	408000 224488AA CCDDFF00' result

ASMA Ver.	0. 7. 0 zv	ector-e7-1	2-elementS	hi ft				03 Apr 2025	15: 37: 25	Page	33
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT						
	01020408 11224488				1348	DC	XL16' 01020408	10204080 11224488 AACCDDFF'	v2		
00002140					1349 1350 1351+	VRS_A DS	VESL, 9, 3 OFD				
00002140			00002140		1352+	USING	*, <b>R</b> 5	base for test data and to	est routi	ne	
00002140 00002144	00002190 001E				1353+T30 1354+	DC DC	A(X30) H' 30'	address of test routine test number			
00002144	001E				1355+	DC	X' 00'	test number			
00002147	03				1356+	DC	HL1'3'	m4			
00002148 0000214C	00000009 E5C5E2D3	40404040			1357+ 1358+	DC DC	F' 9' CL8' VESL'	D2 instruction name			
00002154	000021BC	10101010			1359+	DC	A(RE30+16)	address of v3 source			
00002158 0000215C	00000010 000021AC				1360+ 1361+REA30	DC DC	A(16) A(RE30)	result length result address			
00002130	000021AC	0000000			1362+	DS DS	2FD	gap			
00002168	0000000	0000000									
00002170 00002178	00000000				1363+V1030	DS	XL16	V1 output			
00002180	0000000	0000000			1364+	DS	2FD	gap			
00002188	0000000	0000000			1365+*						
00002190					1366+X30	DS	0F				
00002190	E310 5014			00000014	1367+	LGF	R1, V3ADDR	load v3 source			
00002196 0000219C	E771 0000 E767 0009			00000000 00000009	1368+ 1369+	VL VESL	v23, 0(R1) V22, V23, 9, 3	use v22 to test decoder test instruction (dest is	s a sourc	e)	
000021A2	E760 5030			00002170	1370+	<b>VST</b>	V22, V1030	save v1 output	o a sourc		
000021A8 000021AC	07FB				1371+ 1372+RE30	BR DC	R11 0F	return			
000021AC					1372+RE30	DROP	R5				
000021AC	04081020				1374	DC	XL16' 04081020	40810000 44891155 99BBFE00'	resul t		
000021B4 000021BC	44891155 01020408				1375	DC	XL16' 01020408	10204080 11224488 AACCDDFF'	v2		
	11224488								,		
					1376 1377	VPS A	VESL, 16, 3				
000021D0					1378+	DS	OFD				
000021D0	00000000		000021D0		1379+	USING		base for test data and to	est routi	ne	
000021D0 000021D4	00002220 001F				1380+T31 1381+	DC DC	A(X31) H' 31'	address of test routine test number			
000021D6	00				1382+	DC	X' 00'				
000021D7 000021D8	03 00000010				1383+ 1384+	DC DC	HL1'3' F'16'	m4 D2			
000021DC	E5C5E2D3	40404040			1385+	DC	CL8' VESL'	instruction name			
000021E4	0000224C				1386+ 1387+	DC DC	A(RE31+16)	address of v3 source			
000021E8 000021EC	00000010 0000223C				1387+ 1388+REA31	DC DC	A(16) A(RE31)	result length result address			
000021F0	0000000				1389+	DS	2FD	gap			
000021F8 00002200	00000000				1390+V1031	DS	XL16	V1 output			
00002208	0000000	0000000						12 oucput			
$00002210 \\ 00002218$	00000000				1391+	DS	2FD	gap			
00002220	E310 5014	0014		00000014	1392+* 1393+X31 1394+	DS LGF	OF R1, V3ADDR	load v3 source			
	2010 0011	3011		5000011	1301		a, i orizini	I dad 10 Dodi CC			

	0. 7. 0 zvector- e7- 1						0	3 Apr 2025	15: 37: 25	Page	35
LOC	OBJECT CODE	ADDR1	ADDR2	STMI							
00002318 00002320	00000000 00000000 0000000 00000000			1444+V1033	DS	XL16	V1 output				
00002328 00002330 00002338	00000000 00000000 00000000 00000000 000000			1445+	DS	2FD	gap				
00002340				1446+* 1447+X33	DS	<b>OF</b>					
00002340	E310 5014 0014		00000014	1447+x33 1448+	LGF	R1, V3ADDR	load v3 sourc	e <b>e</b>			
00002346	E771 0000 0806		00000000	1449+	VL	v23, 0(R1)	use v22 to te	st decoder			
0000234C	E767 0020 3C30		00000020	1450+	VESL	V22, V23, 32, 3	test instruct		s a sourc	<b>:e</b> )	
00002352 00002358	E760 5030 080E 07FB		00002320	1451+ 1452+	VST BR	V22, V1033 R11	save v1 outp	out			
0000235C	0712			1453+RE33	DC	OF	recurn				
0000235C				1454+	DROP	R5			_		
0000235C 00002364	10204080 00000000 AACCDDFF 00000000			1455	DC	XL16' 10204080	0000000 AACCDDFF	, 00000000,	resul t		
0000236C	01020408 10204080			1456	DC	XL16' 01020408	10204080 11224488	AACCDDFF'	v2		
00002374	11224488 AACCDDFF			1457							
				1458		VESL, 33, 3					
$00002380 \\ 00002380$		00002380		1459+ 1460+	DS USING	OFD * DE	base for test	data and t	agt mouti	m o	
00002380	000023D0	00002380		1460+ 1461+T34	DC DC	A(X34)	address of te		est routi	пе	
00002384	0022			1462+	DC	H' 34'	test number	of Touchie			
00002386	00			1463+	DC	X' 00'	_				
00002387 00002388	03 00000021			1464+ 1465+	DC DC	HL1'3' F'33'	m4 D2				
0000238C	E5C5E2D3 40404040			1466+	DC	CL8' VESL'	instruction n	ame			
00002394	000023FC			1467+	DC	A(RE34+16)	address of v3	source			
00002398	00000010			1468+	DC	A(16)	result length	l			
0000239C 000023A0	000023EC 00000000 00000000			1469+REA34 1470+	DC DS	A(RE34) 2FD	result addres gap	S			
000023A8				11/01	DO	WI D	Sup				
000023B0	0000000 00000000			1471+V1034	DS	XL16	V1 output				
000023B8 000023C0	00000000 00000000 0000000 00000000			1472+	DS	2FD	don				
000023C0 000023C8	0000000 0000000				DЗ	2FD	gap				
00000000				1473+*	D.C.	O.E.					
000023D0 000023D0	E310 5014 0014		0000014	1474+X34 1475+	DS LGF	OF R1, V3ADDR	load v3 sourc	۰۵			
000023D0 000023D6	E771 0000 0806		00000014	1476+	VL	v23, 0(R1)	use v22 to te				
000023DC	E767 0021 3C30		00000021	1477+	VESL	V22, V23, 33, 3	test instruct	ion (dest i	s a sourc	ee)	
000023E2	E760 5030 080E		000023B0	1478+	VST	V22, V1034	save v1 outp	out			
000023E8 000023EC	07FB			1479+ 1480+RE34	BR DC	R11 OF	return				
000023EC				1481+	DROP	R5					
000023EC	20408100 00000000			1482	DC		0000000 5599BBFF	00000000	resul t		
000023F4 000023FC	5599BBFE 00000000 01020408 10204080			1483	DC	XI 16' 01020408	10204080 11224488	AACCDDFF'	$\mathbf{v2}$		
00002310	11224488 AACCDDFF				De	ALIO VIVAVIVO	10201000 11221100	MICODULI	₹ ≈		
				1484 1485	VPC A	VESL, 64, 3					
00002410				1486+	DS DS	0FD					
00002410		00002410		1487+	<b>USING</b>	*, <b>R</b> 5	base for test		est routi	ne	
00002410	00002460			1488+T35	DC DC	A(X35)	address of te	st routine			
00002414	0023			1489+	DC	Н' 35'	test number				

1490	DIM VCI.	<b>0.</b> 7. <b>0</b> zvector- e7- 1	ız-erements	nı f t				03 Apr 2025 15: 37: 25 Page
1902  1	LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
1492+   DC   F 64   DZ   DC   F 64   DZ   DC   F 64   DZ   DC   DC   F 64   DZ   DC   DC   DC   DC   DC   DC   DC	0002416	00			1490+	DC	X' 00'	
1493	0002417							
1902    1900	0002418							
1495+   1495	000241C							
1495   1497   152   150   1497   1497								
1498+V1035   DS   ZFD   gap   DS   ZFD   GAP   DS   CAN   CAN   DS   CAN								
002438 0000000 00000000								
1488-V1035   DS   X1.16					1497+	DS	2FD	gap
1499   DS					1400 V100F	DC	VI 10	¥74 , ,
1002450   00000000   00000000   1499+   DS   2FD   gap					1498+11035	DS	XL16	VI output
1500+35   1500+36   1500					1400.	DC	OED	dan
1500-4					1499+	DЗ	ZFU	gap
	JUU2438	0000000 0000000			1500 . *			
	0002460					nc	OF	
0002466   E77   0000 0866   00000000   1503+   VI.   v23,0(RI)   use v22 to test decoder   0002460   E767   0040 3C30   00000040   1505+   VSI   V22, V23,64,3   save v1 output   verturn   0002472   E766 5030 080E   00002440   1505+   VSI   V22, V1035   save v1 output   verturn   0002476   0002476   01020408   10204080   1509   DC   XI.16   01020408   10204080   11224488   AACCDDFF   v2   0002484   1224488   AACCDDFF   v2   0002484   1224488   AACCDDFF   v3   0002480   1510   VRS.   VSI   VSI		F310 5014 0014		0000014		I CE		load v3 source
1002446   F67 0040 3C30   00000040   1504+   VFSL   V22, V23, 64, 3   save v1 output   return   retu								
1002472   F760 5030 080E								
1506+   SR   R1								
1507-RESS   DC   OF				00002110				
1508+   DROP   R5   DROP   R	000247C	0,12						2 0 0 1 2 2
1224488   ACCDDFF   ACCD	000247C							
100244C   1122448   AACCDDFF   V2   VRS_A   VESL, 65, 3   VRS_A   VESL, 65, 3   VRS_A   VESL, 65, 3   VRS_A   VRS_	000247C	01020408 10204080			1509	DC	XL16' 01020408 1	10204080 11224488 AACCDDFF' result
1224488   AACCDDFF	0002484							
1511   1512   VRS_A VESL, 65, 3   1513   1513   VRS_A VESL, 65, 3   VRS_A VESL, 65, 65, 65, 65, 65, 65, 65, 65, 65, 65	000248C	01020408 10204080			1510	DC	XL16' 01020408 1	10204080 11224488 AACCDDFF' v2
1512	0002494	11224488 AACCDDFF						
1513+   DS								
1515-1736   DC   A(X36)   address of test routine   test number			00000440					
10024A6   0024		000004F0	000024A0					
1517+   DC   X' 00'								
1518+   DC   HL1'3'   m4								test number
10024AC   100024AC   1520+   DC   CL8' VESL'   instruction name   10024BE   0000251C   1520+   DC   A(RE36+16)   address of v3 source   10024BE   00000010   1522+   DC   A(16)   result length   10024C   10024BC   100024BC   100024BC   100000000   1524+   DS   2FD   gap   100024C   100000000   10000000   10000000   10000000   10000000   10000000   10000000   10000000   10000000   10000000   10000000   10000000   10000000   10000000   100000000						-		4
1520+   DC   CL8' VESL'   instruction name   address of v3 source   1521+   DC   A(RE36+16)   result length   1522+   DC   A(RE36+16)   result length   1522+   DC   A(RE36+16)   result address of v3 source   1523+REA36   DC   A(RE36)   result address   1523+REA36   DC   A(RE36)   result a								
1521+ DC   A(RE36+16)   Address of v3 source   result length   result address   result ad								
1524								
1523+REA36   DC   A(RE36)   result address   gap   1524+   DS   2FD   gap   1525+V1036   DS   XL16   V1 output   1525+V1036   DS   XL16   V1 output   1526+   DS   2FD   gap   1527+*   1528+X36   DS   DS   DS   DS   DS   DS   DS   D								
1524+   DS   2FD   gap   1524+   DS   2FD   gap   1525+V1036   DS   XL16   V1 output   1525+V1036   DS   V1 output   V1 o								
00024C8								
1525+V1036   DS   XL16   V1 output   V1 output   V1 output   V2 output   V2 output   V3 output   V3 output   V4						20	~* "	5°r
00024B8 00000000 00000000	00024D0				1525+V1036	DS	XL16	V1 output
00024E0 00000000 00000000	0024D8					_ ~		
00024F0	00024E0				1526+	DS	2FD	gap
1528+X36   DS   OF   OF   OF   OF   OF   OF   OF   O	0024E8							~ ·
00024F0       E310       5014       0014       00000014       1529+       LGF       R1, V3ADDR       load v3 source         00024F6       E771       0000       0806       00000000       1530+       VL       v23, 0(R1)       use v22 to test decoder         00024FC       E767       0041       3C30       00000041       1531+       VESL       V22, V23, 65, 3       test instruction (dest is a source)         0002502       E760       5030       080E       000024D0       1532+       VST       V22, V1036       save v1 output         000250C       1533+       BR       R11       return         000250C       1535+       DROP       R5         000250C       02040810       20408100       22448911       5599BBFE'       result								
00024F6         E771         0000         0806         00000000         1530+         VL         v23, 0(R1)         use v22 to test decoder           00024FC         E767         0041         3C30         00000041         1531+         VESL         V22, V23, 65, 3         test instruction (dest is a source)           0002502         E760         5030         080E         000024D0         1532+         VST         V22, V1036         save v1 output           0002508         07FB         1533+         BR         R11         return           000250C         1534+RE36         DC         0F           000250C         1535+         DROP         R5           000250C         02040810         2040810         22448911         5599BBFE'         result	0024F0							
00024FC       E767 0041 3C30       00000041 1531+       VESL V22, V23, 65, 3       test instruction (dest is a source)         0002502       E760 5030 080E       000024D0 1532+       VST V22, V1036       save v1 output         0002508       07FB       1533+       BR R11       return         000250C       1534+RE36       DC 0F         000250C       1535+       DR0P R5         000250C       02040810 20408100       22448911 5599BBFE' result	00024F0							
0002502       E760 5030 080E       000024D0       1532+       VST       V22, V1036       save v1 output         0002508       07FB       1533+       BR       R11       return         000250C       1534+RE36       DC       0F         000250C       1535+       DR0P       R5         000250C       02040810       20408100       22448911       5599BBFE'       result	00024F6							
1533+ BR R11 return 1534+RE36 DC 0F 100250C 1535+ DR0P R5 100250C 02040810 20408100 1536 DC XL16' 02040810 20408100 22448911 5599BBFE' result								
1534+RE36 DC OF 000250C 1535+ DROP R5 000250C 02040810 20408100 1536 DC XL16' 02040810 20408100 22448911 5599BBFE' result				000024D0				
000250C		O/FB						return
000250C 02040810 20408100 1536 DC XL16' 02040810 20408100 22448911 5599BBFE' result								
		00040040 00400400						00400100 00440011 FE00DREE!
	000250C 0002514				1330	שע	AL10 UZU4U81U Z	LU4U01UU LL440911 DDYYBBFE

ASMA Ver.	0. 7. 0 zvector- e7-	12-elementS	hi ft				03 Apr 2025 15	: 37: 25	Page	37
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
	01020408 10204080 11224488 AACCDDFF			1537	DC	XL16' 01020408 10	0204080 11224488 AACCDDFF'	v2		
				1538 1539 *						
					- Vect	tor Element Rotat	te Left Logical			
				1541 * 1542 * Byte						
				1542 byte 1543						
00002530				1544 1545+	VRS_A DS	VERLL, O, O OFD				
00002530		00002530		1545+ 1546+	USI NG		base for test data and tes	t routi	ne	
00002530	00002580			1547+T37	DC	A(X37)	address of test routine			
00002534 00002536	0025 00			1548+ 1549+	DC DC	H' 37' X' 00'	test number			
00002537	00			1550+	DC	HL1' 0'	m4			
00002538 0000253C	00000000 E5C5D9D3 D3404040			1551+ 1552+	DC DC	F' 0' CL8' VERLL'	D2 instruction name			
00002544	000025AC			1553+	DC	A(RE37+16)	address of v3 source			
00002548 0000254C	00000010 0000259C			1554+ 1555+REA37	DC DC	A(16) A(RE37)	result length result address			
00002550	0000000 00000000			1556+	DS	2FD	gap			
00002558 00002560	00000000 00000000 0000000 00000000			1557+V1037	DS	XL16	V1 output			
00002568	0000000 00000000						VI oucpuc			
00002570 00002578	00000000 00000000 0000000 00000000			1558+	DS	2FD	gap			
				1559+*						
00002580 00002580	E310 5014 0014		0000014	1560+X37 1561+	DS LGF	OF R1, V3ADDR	load v3 source			
00002586	E771 0000 0806		00000000	1562+	VL	v23, 0(R1)	use v22 to test decoder			
0000258C 00002592	E767 0000 0C33 E760 5030 080E		00000000 00002560		VERLL VST	V22, V23, 0, 0 V22, V1037	test instruction (dest is save v1 output	a source	e)	
00002598	07FB		00002000	1565+	BR	R11	return			
0000259C 0000259C				1566+RE37 1567+	DC DROP	OF R5				
0000259C	01020408 10204080			1568	DC		0204080 11224488 AACCDDFF'	resul t		
	11224488 AACCDDFF 01020408 10204080			1569	DC	YI 16' 01020408 10	0204080 11224488 AACCDDFF'	v2		
	11224488 AACCDDFF				DC	ALIU 01020400 10	WO TOOU II WATTOO AACCUUIT	<b>∀</b> ~		
				1570 1571	VPC A	VERLL, 1, 0				
000025C0				1572+	DS _	OFD				
000025C0 000025C0	00002610	000025C0		1573+ 1574+T38	USI NG DC	*, R5 A(X38)	base for test data and tes address of test routine	t routi	ne	
000025C4	0026			1575+	DC	H'38'	test number			
000025C6 000025C7	00 00			1576+ 1577+	DC DC	X' 00' HL1' 0'	m/			
000025C8	0000001			1578+	DC	F' 1'	m <del>4</del> D2			
000025CC 000025D4	E5C5D9D3 D3404040 0000263C			1579+ 1580+	DC DC	CL8' VERLL' A(RE38+16)	instruction name address of v3 source			
000025D8	0000010			1581+	DC	A(16)	result length			
000025DC 000025E0	00002620			1582+REA38 1583+	DC DS	A(RE38)	result address			
000025E0 000025E8	00000000 00000000 0000000 00000000			1300+	DS	2FD	gap			
000025F0 000025F8	00000000 00000000 00000000 00000000			1584+V1038	DS	XL16	V1 output			

ASMA Ver.	0. 7. 0 zvector- e7- 1	12-elementS	hi ft				03 Apr 2025 15: 37: 25 Page	38
LOC	OBJECT CODE	ADDR1	ADDR2	STMF				
00002600 00002608	00000000 00000000 0000000 00000000			1585+	DS	2FD	gap	
00002610				1586+* 1587+X38	DS	<b>OF</b>		
00002610	E310 5014 0014		00000014	1588+	LGF	R1, V3ADDR	load v3 source	
00002616 0000261C	E771 0000 0806 E767 0001 0C33		00000000 00000001	1589+ 1590+	VL VERLL	v23, 0(R1) V22, V23, 1, 0	use v22 to test decoder test instruction (dest is a source)	
00002622	E760 5030 080E		000025F0	1591+	VST	V22, V1038	save v1 output	
00002628 0000262C	07FB			1592+ 1593+RE38	BR DC	R11 0F	return	
0000262C 0000262C	02040810 20408001			1594+ 1595	DROP DC	R5 XL16' 02040810 20	408001 22448811 5599BBFF' result	
00002634	22448811 5599BBFF							
0000263C 00002644	01020408 10204080 11224488 AACCDDFF			1596	DC	XL16' 01020408 10	204080 11224488 AACCDDFF' v2	
				1597 1598	VDC A	VERLL, 4, 0		
00002650				1599+	DS	OFD		
00002650 00002650	000026A0	00002650		1600+ 1601+T39	USI NG DC	*, R5 A(X39)	base for test data and test routine address of test routine	
00002654	0027			1602+	DC	H'39'	test number	
00002656 00002657	00 00			1603+ 1604+	DC DC	X' 00' HL1' 0'	m4	
00002658 0000265C	00000004 E5C5D9D3 D3404040			1605+ 1606+	DC DC	F' 4' CL8' VERLL'	D2 instruction name	
00002664	000026CC			1607+	DC	A(RE39+16)	address of v3 source	
00002668 0000266C	00000010 000026BC			1608+ 1609+REA39	DC DC	A(16) A(RE39)	result length result address	
00002670	0000000 00000000			1610+	DS	2FD	gap	
00002678 00002680	0000000 0000000 0000000 0000000			1611+V1039	DS	XL16	V1 output	
00002688 00002690	00000000 00000000 0000000 00000000			1612+	DS	2FD	gap	
00002698	00000000 00000000				DO	~1 D	8 <sub>n</sub> b	
000026A0				1613+* 1614+X39	DS	0F		
000026A0 000026A6	E310 5014 0014 E771 0000 0806		00000014 00000000	1615+ 1616+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decoder	
000026AC	E767 0004 0C33		0000004	1617+	<b>VERLL</b>	V22, V23, 4, 0	test instruction (dest is a source)	
000026B2 000026B8	E760 5030 080E 07FB		00002680	1618+ 1619+	VST BR	V22, V1039 R11	save v1 output return	
000026BC 000026BC				1620+RE39 1621+	DC DROP	0F R5		
000026BC	10204080 01020408			1621+ 1622	DKOP DC		020408 11224488 AACCDDFF' result	
000026C4 000026CC 000026D4	11224488 AACCDDFF 01020408 10204080 11224488 AACCDDFF			1623	DC	XL16' 01020408 10	204080 11224488 AACCDDFF' v2	
000026E0	11224400 MACCUUFF			1624 1625 1626+	VRS_A DS	VERLL, 7, 0 OFD		
000026E0 000026E0 000026E4	00002730 0028	000026E0		1627+ 1628+T40 1629+	USI NG DC DC	*, R5 A(X40) H' 40'	base for test data and test routine address of test routine test number	
000026E6 000026E7 000026E8	00 00 00000007			1630+ 1631+ 1632+	DC DC DC	X' 00' HL1' 0' F' 7'	m4 D2	

ASMA Ver.	0. 7. 0 zvector- e7- 1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 39
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
000026EC	E5C5D9D3 D3404040			1633+	DC	CL8' VERLL'	instruction name
000026F4	0000275C			1634+	DC	A(RE40+16)	address of v3 source
000026F8	00000010			1635+	DC	A(16)	result length
000026FC	0000274C			1636+REA40	DC	A(RE40)	result address
00002700	0000000 00000000			1637+	DS	2FD	gap
00002708	0000000 00000000				~~		
00002710	00000000 00000000			1638+V1040	DS	XL16	V1 output
00002718 00002720	00000000 00000000			1639+	DS	2FD	
00002720	00000000 00000000 0000000 00000000			1039+	אס	2 F D	gap
00002720	0000000 00000000			1640+*			
00002730				1641+X40	DS	0F	
00002730	E310 5014 0014		0000014	1642+	LGF	R1, V3ADDR	load v3 source
00002736	E771 0000 0806		00000000	1643+	VL	v23, 0(R1)	use v22 to test decoder
0000273C	E767 0007 0C33		0000007	1644+		V22, V23, 7, 0	test instruction (dest is a source)
00002742	E760 5030 080E		00002710	1645+	VST	V22, V1040	save v1 output
00002748	07FB			1646+	BR	R11	return
0000274C 0000274C				1647+RE40 1648+	DC DROP	OF R5	
0000274C	80010204 08102040			1649	DC		08102040 88112244 5566EEFF' result
00002716	88112244 5566EEFF			1010	DC	ALIO OUOIOZOI	Tesure
0000275C	01020408 10204080			1650	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2
00002764	11224488 AACCDDFF						
				1651	TIDG A	TIEDIT O O	
00000770				1652		VERLL, 8, 0	
00002770 00002770		00002770		1653+ 1654+	DS USING	0FD * D5	base for test data and test routine
00002770	000027C0	00002770		1655+T41	DC	A(X41)	address of test routine
00002774	0029			1656+	DC	H' 41'	test number
00002776	00			1657+	DC	X' 00'	
00002777	00			<b>1658</b> +	DC	HL1' 0'	m4
00002778	00000008			1659+	DC	F' 8'	D2
0000277C	E5C5D9D3 D3404040			1660+	DC	CL8' VERLL'	instruction name
$00002784 \\ 00002788$	000027EC 00000010			1661+ 1662+	DC DC	A(RE41+16)	address of v3 source
0000278C	0000010 000027DC			1663+REA41	DC DC	A(16) A(RE41)	result length result address
00002790	00000000 00000000			1664+	DS	2FD	gap
00002798	0000000 00000000			_ 0 0 1 ,	-~		o-r
000027A0	0000000 00000000			1665+V1041	DS	XL16	V1 output
000027A8	00000000 00000000			1000	D.C	O.E.D.	
000027B0	00000000 00000000			1666+	DS	2FD	gap
000027B8	0000000 00000000			1667+*			
000027C0				1668+X41	DS	<b>OF</b>	
000027C0	E310 5014 0014		0000014	1669+	LGF	R1, V3ADDR	load v3 source
000027C6	E771 0000 0806		00000000	1670+	VL	v23, 0(R1)	use v22 to test decoder
000027CC	E767 0008 0C33		00000008	1671+		V22, V23, 8, 0	test instruction (dest is a source)
000027D2	E760 5030 080E		000027A0	1672+	VST	V22, V1041	save v1 output
000027D8	07FB			1673+ 1674   DE41	BR	R11	return
000027DC 000027DC				1674+RE41 1675+	DC DROP	OF R5	
000027DC	01020408 10204080			1676	DKOP DC		10204080 11224488 AACCDDFF' result
000027E4	11224488 AACCDDFF			-0.0	20	.1110 01020100	1000 IIWA 100 INIOODDI 1 100UI C
000027EC	01020408 10204080			1677	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2
000027F4	11224488 AACCDDFF			4070			
				1678			

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				1679	VRS A	VERLL, 9, 0	
0002800				1680+	DS	OFD	
0002800		00002800		1681+	<b>USING</b>		base for test data and test routine
002800	00002850	00002000		1682+T42	DC	A(X42)	address of test routine
002804	002A			1683+	DC	H' 42'	test number
002806	00			1684+	DC	X' 00'	cese number
	00			1685+	DC DC	HL1' 0'	A
002807							m4 Do
002808	00000009			1686+	DC	F' 9'	D2
00280C	E5C5D9D3 D3404040			1687+	DC	CL8' VERLL'	instruction name
002814	0000287C			1688+	DC	A(RE42+16)	address of v3 source
002818	0000010			1689+	DC	A(16)	result length
00281C	0000286C			1690+REA42	DC	A(RE42)	result address
002820	0000000 00000000			1691+	DS	2FD	gap
002828	0000000 00000000						
002830	0000000 00000000			1692+V1042	DS	XL16	V1 output
0002838	0000000 00000000					-	
0002840	00000000 00000000			1693+	DS	2FD	gap
002848	00000000 00000000			1000.		~-2	5"r
002010	00000000 00000000			1694+*			
002850				1695+X42	DS	0F	
002850	E310 5014 0014		00000014	1696+	LGF		load v3 source
						R1, V3ADDR	
002856	E771 0000 0806		0000000	1697+	VL	v23, 0(R1)	use v22 to test decoder
00285C	E767 0009 0C33		00000009	1698+		V22, V23, 9, 0	test instruction (dest is a source)
002862	E760 5030 080E		00002830	1699+	VST	V22, V1042	save v1 output
002868	07FB			1700+	BR	R11	return
00286C				1701+RE42	DC	0F	
00286C				1702+	DROP	R5	
00286C	02040810 20408001			1703	DC	XL16' 02040810 2	20408001 22448811 5599BBFF' result
0002874	22448811 5599BBFF						
00287C	01020408 10204080			1704	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2
002884	11224488 AACCDDFF						
				1705			
				1706			
				1707 * Halfwor	rd		
				1707 Hai i wo		<b>VERLL</b> , <b>0</b> , <b>1</b>	
002890				1709+	DS A	OFD	
002890		00002890		1709+ 1710+	USI NG		base for test data and test routine
	000000E0	00002090					
002890	000028E0			1711+T43	DC	A(X43)	address of test routine
002894	002B			1712+	DC	H' 43'	test number
002896	00			1713+	DC	X' 00'	
002897	01			1714+	DC	HL1' 1'	m4
002898	0000000			1715+	DC	F' 0'	D2
00289C	E5C5D9D3 D3404040			1716+	DC	CL8' VERLL'	instruction name
0028A4	0000290C			1717+	DC	A(RE43+16)	address of v3 source
0028A8	0000010			1718+	DC	A(16)	result length
0028AC	000028FC			1719+REA43	DC	A(RE43)	result address
0028B0	0000000 00000000			<b>1720</b> +	DS	2FD	gap
0028B8	00000000 00000000						0 1
0028C0	0000000 00000000			1721+V1043	DS	XL16	V1 output
0028C8	0000000 00000000						
0028D0	0000000 0000000			1722+	DS	2FD	gan
0028D8	0000000 0000000			11 ₩₩↑	טע	₩I.D	gap
υυλομο	0000000 00000000			1723+*			
				1723+** 1724+X43	DS	0F	
MARGEA						LIM	
0028E0	E010 F014 0014		00000014				1 10
0028E0 0028E0 0028E6	E310 5014 0014 E771 0000 0806		00000014 00000000	1725+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decoder

result address

gap

1773+REA45

1774+

DC

DS

A(RE45)

2FD

000029CC

000029D0

000029D8

00002A1C

0000000 00000000

0000000 00000000

ASMA Ver.	0. 7. 0 zvector- e7-1	l2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 4	12
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
000029E0 000029E8	0000000 0000000 0000000 0000000			1775+V1045	DS	XL16	V1 output	
000029F0 000029F8	00000000 00000000 0000000 00000000			1776+	DS	2FD	gap	
				1777+*				
00002A00				1778+X45	DS	OF		
00002A00	E310 5014 0014		00000014	1779+	LGF	R1, V3ADDR	load v3 source	
00002A06	E771 0000 0806		0000000	1780+	VL	v23, 0(R1)	use v22 to test decoder	
00002A0C	E767 0004 1C33		00000004	1781+	VEKLL	V22, V23, 4, 1	test instruction (dest is a source)	
00002A12 00002A18	E760 5030 080E		000029E0	1782+ 1783+	VST	V22, V1045	save v1 output	
00002A18	07FB			1784+RE45	BR DC	R11 OF	return	
00002A1C				1784+KE45 1785+	DROP	R5		
00002A1C	10204080 02010804			1786	DC		02010804 12214884 ACCADFFD' result	
00002A1C	12214884 ACCADFFD			1700	DC	AL10 10204000	UZUIUOU4 IZZI4004 ACCADITU TESUIC	
	01020408 10204080 11224488 AACCDDFF			1787	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
				1788				
				1789		<b>VERLL</b> , 7, 1		
00002A40				1790+	DS	OFD		
00002A40		00002A40		1791+	USING		base for test data and test routine	
00002A40	00002A90			1792+T46	DC	A(X46)	address of test routine	
00002A44	002E			1793+	DC	H' 46'	test number	
00002A46	00			1794+	DC	X' 00'		
00002A47	01			1795+	DC	<b>肚1' 1'</b>	m4	
00002A48	00000007			1796+	DC	F' 7'	D2	
00002A4C	E5C5D9D3 D3404040			1797+	DC	CL8' VERLL'	instruction name	
00002A54	00002ABC			1798+	DC	A(RE46+16)	address of v3 source	
00002A58	00000010			1799+	DC	A(16)	result length	
00002A5C	00002AAC			1800+REA46	DC	A(RE46)	result address	
00002A60	00000000 00000000			1801+	DS	2FD	gap	
00002A68 00002A70	0000000 0000000 0000000 00000000			1802+V1046	DS	XL16	V1 output	
00002A70	0000000 0000000			1002+11040	טע	ALIO	V1 output	
00002A78	0000000 0000000			1803+	DS	2FD	gan	
00002A88	0000000 0000000			1000	D.O	₩1 D	gap	
COUCEINO				1804+*				
00002A90				1805+X46	DS	<b>OF</b>		
00002A90	E310 5014 0014		00000014	1806+	LGF	R1, V3ADDR	load v3 source	
00002A96	E771 0000 0806		00000000	1807+	VL	v23, 0(R1)	use v22 to test decoder	
00002A9C	E767 0007 1C33		0000007	1808+		V22, V23, 7, 1	test instruction (dest is a source)	
00002AA2	E760 5030 080E		00002A70	1809+	VST	V22, V1046	save v1 output	
00002AA8	07FB			1810+	BR	R11	return	
00002AAC				1811+RE46	DC	0F		
00002AAC				1812+	DROP	R5		
00002AAC				1813	DC	XL16' 81000402	10084020 91084422 6655FFEE' result	
00002AB4	91084422 6655FFEE							
	01020408 10204080			1814	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
00002AC4	11224488 AACCDDFF			4045				
				1815	TID C	TIEDY I O C		
00000450				1816		VERLL, 8, 1		
00002AD0		00000470		1817+	DS	OFD * Dr	hans Company 1 4 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	
00002AD0	00000000	00002AD0		1818+	USING		base for test data and test routine	
00002AD0	00002B20			1819+T47	DC	A(X47)	address of test routine	
00002AD4	002F			1820+	DC DC	H' 47'	test number	
00002AD6	UU			1821+	DC	X' 00'		

		.2-elementS					
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
	01			1822+	DC	HL1' 1'	m4
	00000008			1823+	DC	F' 8'	D2
	E5C5D9D3 D3404040			1824+	DC	CL8' VERLL'	instruction name
	00002B4C			1825+	DC	A(RE47+16)	address of v3 source
	00000010			1826+	DC	A(16)	result length
	00002B3C			1827+REA47	DC	A(RE47)	result address
	00000000 00000000			1828+	DS	2FD	gap
	00000000 00000000			1000 111047	D.C.	WI 40	¥74
	00000000 00000000			1829+V1047	DS	XL16	V1 output
	00000000 00000000			1000	DC	OED	
	0000000 0000000			1830+	DS	2FD	gap
002B18	00000000 00000000			1001.*			
002B20				1831+* 1832+X47	DC	OF	
	E310 5014 0014		00000014	1832+X47 1833+	DS LGF	OF R1, V3ADDR	load v3 source
	E771 0000 0806		00000014	1834+	VL	v23, 0(R1)	use v22 to test decoder
	E771 0000 0800 E767 0008 1C33		0000000	1835+		V23, U(R1) V22, V23, 8, 1	test instruction (dest is a source)
	E760 5030 080E		00000008 00002B00	1836+	VERLL	V22, V1047	save v1 output
	07FB		OOU ADOU	1837+	BR	R11	return
002B3C	U.I.D			1838+RE47	DC	OF	1 CCui ii
002B3C				1839+	DROP	R5	
	02010804 20108040			1840	DC		20108040 22118844 CCAAFFDD' result
	22118844 CCAAFFDD			-010	20	0~010001	AUTOOT WALLOUIT COMMILDS TORUIT
002B4C	01020408 10204080 11224488 AACCDDFF			1841	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2
002201	11221100 111002211			1842			
				1843	VRS_A	<b>VERLL</b> , 9, 1	
002B60				1844+	DS _	OFD	
002B60		00002B60		1845+	<b>USING</b>	*, <b>R5</b>	base for test data and test routine
	00002BB0			1846+T48	DC	A(X48)	address of test routine
	0030			1847+	DC	H' 48'	test number
	00			1848+	DC	X' 00'	
	01			1849+	DC	HL1' 1'	m4
	00000009			1850+	DC	F' 9'	D2
	E5C5D9D3 D3404040			1851+	DC	CL8' VERLL'	instruction name
	00002BDC			1852+	DC	A(RE48+16)	address of v3 source
	00000010			1853+	DC	A(16)	result length
	00002BCC			1854+REA48	DC	A(RE48)	result address
	0000000 00000000			1855+	DS	2FD	gap
	00000000 00000000 0000000 00000000			1856+V1048	DS	XL16	V1 output
	0000000 0000000			1030+11040	אט	VTIO	V1 output
	0000000 0000000			1857+	DS	2FD	dan
	0000000 0000000			10377	טט	AT D	gap
UU~DAO				1858+*			
002BB0				1859+X48	DS	<b>0F</b>	
VVWUUVI	E310 5014 0014		0000014	1860+	LGF	R1, V3ADDR	load v3 source
	E771 0000 0806		00000014	1861+	VL	v23, 0(R1)	use v22 to test decoder
002BB0	THE TAXABLE PARTY		00000000	1862+		V23, V(R1) V22, V23, 9, 1	test instruction (dest is a source)
002BB0 002BB6			(/(/(/(/(//////////////////////////////			V22, V1048	save v1 output
002BB0 002BB6 002BBC	E767 0009 1C33			1863+	VST		Save vi vulpui.
002BB0 002BB6 002BBC 002BC2	E767 0009 1C33 E760 5030 080E		0000003 00002B90	1863+ 1864+	VST BR		
002BB0 002BB6 002BBC 002BC2 002BC8	E767 0009 1C33			1864+	BR	R11	return
002BB0 002BB6 002BBC 002BC2 002BC8 002BC8	E767 0009 1C33 E760 5030 080E			1864+ 1865+RE48	BR DC	R11 OF	
002BB0 002BB6 002BBC 002BC2 002BC8 002BCC 002BCC	E767 0009 1C33 E760 5030 080E 07FB			1864+ 1865+RE48 1866+	BR DC DROP	R11 OF R5	return
002BB0 002BB6 002BBC 002BC2 002BC8 002BCC 002BCC 002BCC	E767 0009 1C33 E760 5030 080E			1864+ 1865+RE48	BR DC	R11 OF R5	

		12-elementS	11110				03 Apr 2025 15: 37: 25 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0002BE4	11224488 AACCDDFF						
				1869			
				1870		VERLL, 16, 1	
0002BF0		OOOOODEO		1871+	DS	OFD	have Contract data and that mounting
0002BF0 0002BF0	00002C40	00002BF0		1872+ 1873+T49	USI NG DC	т, ко A(X49)	base for test data and test routine address of test routine
0002BF4	00002040			1874+	DC DC	H' 49'	test number
0002BF6	00			1875+	DC	X' 00'	cese number
0002BF7	01			1876+	DC	HL1' 1'	m4
0002BF8	0000010			1877+	DC	F' 16'	D2
0002BFC	E5C5D9D3 D3404040			1878+	DC	CL8' VERLL'	instruction name
0002C04	00002C6C			1879+	DC	A(RE49+16)	address of v3 source
0002C08 0002C0C	00000010			1880+ 1881+REA49	DC DC	A(16)	result length
0002C0C 0002C10	00002C5C 00000000 00000000			1882+	DC DS	A(RE49) 2FD	result address
0002C10	0000000 0000000			1006T	טט	₩1. Ŋ	gap
0002C10	0000000 0000000			1883+V1049	DS	XL16	V1 output
0002C28	0000000 00000000				-~		
0002C30	0000000 00000000			1884+	DS	2FD	gap
0002C38	0000000 00000000						· .
				1885+*	D.C.	<b></b>	
0002C40	E210 5014 0014		00000014	1886+X49	DS	OF	1 1 0
0002C40 0002C46	E310 5014 0014 E771 0000 0806		00000014 00000000	1887+ 1888+	LGF VL	R1, V3ADDR	load v3 source use v22 to test decoder
0002C4C	E771 0000 0800 E767 0010 1C33		0000000	1889+		v23, 0(R1) V22, V23, 16, 1	test instruction (dest is a source)
0002C4C	E760 5030 080E		00000010 00002C20	1890+	VERLL	V22, V1049	save v1 output
0002C58	07FB		00002020	1891+	BR	R11	return
0002C5C				1892+RE49	DC	<b>0F</b>	
0002C5C				1893+	DROP	<b>R5</b>	
0002C5C	01020408 10204080			1894	DC	XL16' 01020408	10204080 11224488 AACCDDFF' result
0002C64	11224488 AACCDDFF			1005	D.C.	VI 101 01000400	10004000 11004400 AACCDDEEL0
0002C6C	01020408 10204080 11224488 AACCDDFF			1895	DC	XL10 01020408	10204080 11224488 AACCDDFF' v2
0002074	11224466 AACCDDFF			1896			
				1897	VRS A	VERLL, 17, 1	
0002C80				1898+	DS DS	OFD	
0002C80		00002C80		1899+	USING	*, <b>R</b> 5	base for test data and test routine
0002C80	00002CD0			1900+T50	DC	A(X50)	address of test routine
0002C84	0032			1901+	DC	H' 50'	test number
0002C86	00			1902+	DC DC	X' 00'	A
0002C87 0002C88	01 00000011			1903+ 1904+	DC DC	HL1' 1' F' 17'	m4 D2
0002C8C	E5C5D9D3 D3404040			1904+ 1905+	DC	CL8' VERLL'	instruction name
0002C94	00002CFC			1906+	DC	A(RE50+16)	address of v3 source
0002C98	00000010			1907+	DC	A(16)	result length
0002C9C	00002CEC			1908+REA50	DC	A(RE50)	result address
0002CA0	0000000 00000000			1909+	DS	2FD	gap
0002CA8	00000000 00000000			1010 111050	DC	VI 10	¥/1
0002CB0	00000000 00000000			1910+V1050	DS	XL16	V1 output
0002CB8	00000000 00000000 0000000 00000000			1911+	DS	2FD	gan
በበበያርርስ				13117	טט	₩1. Ŋ	gap
	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						
0002CC0 0002CC8	00000000 00000000			1912+*			
	0000000 0000000			1912+* 1913+X50	DS	<b>OF</b>	
0002CC8	E310 5014 0014 E771 0000 0806		00000014 00000000		DS LGF VL	0F R1, V3ADDR v23, 0(R1)	load v3 source use v22 to test decoder

ASMA Ver.	0. 7. 0 zvector- e7-	12-elementS	hi ft				03 Apr 2025 15: 37: 25 Page	45
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00002CDC 00002CE2	E767 0011 1C33 E760 5030 080E		00000011 00002CB0	1916+ 1917+	<b>VST</b>	V22, V23, 17, 1 V22, V1050	test instruction (dest is a source) save v1 output	
00002CE8 00002CEC 00002CEC	07FB			1918+ 1919+RE50 1920+	BR DC DROP	R11 OF R5	return	
00002CEC 00002CF4	02040810 20408100 22448910 5599BBFF			1921	DC		20408100 22448910 5599BBFF' result	
00002CFC 00002D04	01020408 10204080 11224488 AACCDDFF			1922	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
				1923 1924 * Word 1925	VDC A	VERLL, 0, 2		
00002D10 00002D10		00002D10		1926+ 1927+	DS USING	OFD	base for test data and test routine	
00002D10 00002D14	00002D60 0033	00002D10		1928+T51 1929+	DC DC	A(X51) H' 51'	address of test routine test number	
00002D16 00002D17 00002D18	00 02 00000000			1930+ 1931+ 1932+	DC DC DC	X' 00' HL1' 2' F' 0'	m4 D2	
00002D18 00002D1C 00002D24	E5C5D9D3 D3404040 00002D8C			1932+ 1933+ 1934+	DC DC DC	CL8' VERLL'	instruction name address of v3 source	
00002D28 00002D2C	00000010 00002D7C			1935+ 1936+REA51	DC DC	A(RE51+16) A(16) A(RE51)	result length result address	
00002D30 00002D38	0000000 0000000 0000000 0000000			1937+	DS	2FD	gap	
00002D40 00002D48	0000000 00000000			1938+V1051	DS	XL16	V1 output	
00002D50 00002D58	00000000 00000000 00000000 00000000			1939+	DS	2FD	gap	
00002D60 00002D60	E310 5014 0014		00000014	1940+* 1941+X51 1942+	DS LGF	OF R1, V3ADDR	load v3 source	
00002D66 00002D6C 00002D72	E771 0000 0806 E767 0000 2C33 E760 5030 080E		0000000 0000000 00002D40	1943+ 1944+ 1945+	VL VERLL VST	v23, 0(R1) V22, V23, 0, 2 V22, V1051	use v22 to test decoder test instruction (dest is a source) save v1 output	
00002D78 00002D7C	07FB		00002010	1946+ 1947+RE51	BR DC	R11 OF	return	
00002D7C 00002D7C 00002D84	01020408 10204080 11224488 AACCDDFF			1948+ 1949	DROP DC	R5 XL16' 01020408	10204080 11224488 AACCDDFF' result	
	01020408 10204080 11224488 AACCDDFF			1950	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
				1951 1952		VERLL, 1, 2		
00002DA0 00002DA0 00002DA0	00002DF0	00002DA0		1953+ 1954+ 1955+T52	DS USING DC	OFD *, R5 A(X52)	base for test data and test routine address of test routine	
00002DA4 00002DA6 00002DA7	0034 00 02			1956+ 1957+ 1958+	DC DC DC	H' 52' X' 00' HL1' 2'	test number m4	
00002DA8 00002DAC 00002DB4	00000001 E5C5D9D3 D3404040 00002E1C			1959+ 1960+ 1961+	DC DC DC	F' 1' CL8' VERLL' A(RE52+16)	D2 instruction name address of v3 source	
00002DB8 00002DBC 00002DC0	00000010 00002E0C 00000000 00000000			1962+ 1963+REA52 1964+	DC DC DS	A(16) A(RE52) 2FD	result length result address	
UUUUZDCU	00000000 00000000			1964+	DS	ZfV	gap	

ASMA Ver.	0. 7. 0 zvector-e7-1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page	46
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
00002DC8 00002DD0 00002DD8	00000000 00000000 00000000 00000000 000000			1965+V1052	DS	XL16	V1 output	
00002DE0 00002DE8	00000000 00000000 0000000 00000000			1966+	DS	2FD	gap	
00002DF0 00002DF0 00002DF6 00002DFC	E310 5014 0014 E771 0000 0806 E767 0001 2C33		00000014 00000000 00000001	1967+* 1968+X52 1969+ 1970+ 1971+		OF R1, V3ADDR v23, O(R1) V22, V23, 1, 2	load v3 source use v22 to test decoder test instruction (dest is a source)	
00002E02 00002E08 00002E0C 00002E0C	E760 5030 080E 07FB		00002DD0	1972+ 1973+ 1974+RE52 1975+	VST BR DC DROP	V22, V1052 R11 OF R5	save v1 output return	
00002E0C 00002E14	02040810 20408100 22448910 5599BBFF			1976	DC		20408100 22448910 5599BBFF' result	
00002E1C 00002E24	01020408 10204080 11224488 AACCDDFF			1977	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
				1978 1979	VRS A	VERLL, 4, 2		
00002E30 00002E30 00002E30	00002E80	00002E30		1980+ 1981+ 1982+T53	DS USING DC	OFD *, R5 A(X53)	base for test data and test routine address of test routine	
00002E34 00002E36 00002E37 00002E38 00002E3C	0035 00 02 00000004 E5C5D9D3 D3404040 00002EAC			1983+ 1984+ 1985+ 1986+ 1987+ 1988+	DC DC DC DC DC	H' 53' X' 00' HL1' 2' F' 4' CL8' VERLL'	m4 D2 instruction name address of v3 source	
00002E48 00002E4C 00002E50	00000010 00002E9C 00000000 00000000			1989+ 1990+REA53 1991+	DC DC DS	A(RE53+16) A(16) A(RE53) 2FD	result length result address gap	
00002E58 00002E60 00002E68	00000000 00000000 00000000 00000000 000000			1992+V1053	DS	XL16	V1 output	
00002E70 00002E78	00000000 00000000 00000000 00000000			1993+	DS	2FD	gap	
00002E80 00002E80 00002E86 00002E8C 00002E92 00002E98	E310 5014 0014 E771 0000 0806 E767 0004 2C33 E760 5030 080E 07FB		00000014 00000000 00000004 00002E60	1994+* 1995+X53 1996+ 1997+ 1998+ 1999+ 2000+	DS LGF VL VERLL VST BR	0F R1, V3ADDR v23, 0(R1) V22, V23, 4, 2 V22, V1053 R11	load v3 source use v22 to test decoder test instruction (dest is a source) save v1 output return	
00002E9C 00002E9C 00002E9C 00002EA4 00002EAC	10204080 02040801 12244881 ACCDDFFA 01020408 10204080 11224488 AACCDDFF			2001+RE53 2002+ 2003 2004	DC DROP DC	OF R5 XL16' 10204080	02040801 12244881 ACCDDFFA' result 10204080 11224488 AACCDDFF' v2	
00002EC0	11224400 AACCUUFF			2005 2006 2007+	DS	VERLL, 7, 2		
00002EC0 00002EC0 00002EC4	00002F10 0036	00002EC0		2008+ 2009+T54 2010+	USI NG DC DC	*, R5 A(X54) H' 54'	base for test data and test routine address of test routine test number	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0002EC6	00			2011+	DC	X' 00'	
002EC7	02			2012+	DC	HL1' 2'	m4
002EC8	00000007			2013+	DC	F' 7'	D2
002ECC	E5C5D9D3 D3404040			2014+	DC	CL8' VERLL'	instruction name
002ED4	00002F3C			2015+	DC	A(RE54+16)	address of v3 source
002ED8	00000010			2016+	DC	A(16)	result length
002EDC	00002F2C			2017+REA54	DC	A(RE54)	result address
002EE0	00000000 00000000			2018+	DS	2FD	gap
002EE8	00000000 00000000			0010 . V1074	DC	VI 10	V1
002EF0	00000000 00000000			2019+V1054	DS	XL16	V1 output
002EF8	0000000 00000000			0000	DC.	OFN	
002F00	00000000 00000000			2020+	DS	2FD	gap
002F08	0000000 00000000			0001.*			
000E10				2021+*	DC	ΛE	
002F10 002F10	E310 5014 0014		0000014	2022+X54 2023+	DS LGF	OF R1, V3ADDR	load v3 source
002F10 002F16	E771 0000 0806		00000014	2023+ 2024+	LGF VL	v23, O(R1)	use v22 to test decoder
002F1C	E771 0000 0800 E767 0007 2C33		0000000	2025+		V23, U(R1) V22, V23, 7, 2	test instruction (dest is a source)
002F1C 002F22	E767 0007 2C33 E760 5030 080E		0000007 00002EF0	2025+ 2026+	VERLL	V22, V23, 7, 2 V22, V1054	
002F28	07FB		OOOOLEFU	2020+ 2027+	BR	R11	save v1 output return
002F2C	U/FB			2028+RE54	DC	OF	1 etui ii
002F2C				2029+	DROP	R5	
002F2C	81020400 10204008			2030	DC	_	10204008 91224408 666EFFD5' result
002F34	91224408 666EFFD5			2030	ьс	ALIU 01020400	10204000 31224400 000EFFD3 TeSuit
002F3C	01020408 10204080			2031	DC	XI 16' 01020408	10204080 11224488 AACCDDFF' v2
002F44				2001	ВС	ALIO OIO20400	10204000 11224400 AACCDD11 V2
002111	11224400 MICCODIT			2032			
				2033	VRS A	<b>VERLL</b> , <b>8</b> , <b>2</b>	
002F50				2034+	DS	OFD	
002F50		00002F50		2035+	USING		base for test data and test routine
002F50	00002FA0			2036+T55	DC	A(X55)	address of test routine
002F54	0037			2037+	DC	H' 55'	test number
002F56	00			2038+	DC	X' 00'	
002F57	02			2039+	DC	HL1' 2'	m4
002F58	00000008			2040+	DC	F' 8'	<b>D2</b>
002F5C	E5C5D9D3 D3404040			2041+	DC	CL8' VERLL'	instruction name
002F64	00002FCC			2042+	DC	A(RE55+16)	address of v3 source
002F68	0000010			2043+	DC	A(16)	result length
002F6C	00002FBC			2044+REA55	DC	A(RE55)	result address
002F70	0000000 00000000			2045+	DS	2FD	gap
002F78	0000000 00000000						
002F80	00000000 00000000			2046+V1055	DS	XL16	V1 output
002F88	00000000 00000000				_		
002F90	00000000 00000000			2047+	DS	2FD	gap
)02F98	00000000 00000000						
				2048+*		0.77	
002FA0				2049+X55	DS	OF	
002FA0	E310 5014 0014		00000014	2050+	LGF	R1, V3ADDR	load v3 source
002FA6	E771 0000 0806		0000000	2051+	VL	v23, 0(R1)	use v22 to test decoder
002FAC	E767 0008 2C33		00000008	2052+		V22, V23, 8, 2	test instruction (dest is a source)
002FB2	E760 5030 080E		00002F80	2053+	VST	V22, V1055	save v1 output
002FB8	07FB			2054+	BR	R11	return
002FBC				2055+RE55	DC	0F	
002FBC	00040004 0040004			2056+	DROP	R5	00400040 00440044 CCDDTT144
002FBC 002FC4	02040801 20408010			2057	DC	XL16' 02040801	20408010 22448811 CCDDFFAA' result
	22448811 CCDDFFAA						

ASMA Ver.	0. 7. 0 zv	ector-e7-1	2-elementS	hi ft				(	03 Apr 2025	15: 37: 25	Page	48
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT							
	01020408 11224488				2058	DC	XL16' 01020408	10204080 11224488	8 AACCDDFF'	v2		
00002FE0					2059 2060 2061+	VRS_A DS	VERLL, 9, 2 OFD					
00002FE0			00002FE0		2062+	USING		base for test	t data and	test routi	ne	
00002FE0 00002FE4	00003030 0038				2063+T56 2064+	DC DC	A(X56) H' 56'	address of to test number	est routine			
00002FE6 00002FE7	00 02				2065+ 2066+	DC DC	X' 00' HL1' 2'	m4				
00002FE8	00000009				2067+	DC	F' 9'	D2				
00002FEC	E5C5D9D3	D3404040			2068+	DC	CL8' VERLL'	instruction				
00002FF4 00002FF8	0000305C 00000010				2069+ 2070+	DC DC	A(RE56+16) A(16)	address of variesult lengtl				
00002FF8 00002FFC	00000010 0000304C				2070+ 2071+REA56	DC	A(RE56)	result addres				
00003000	00000000				2072+	DS	2FD	gap				
00003008	0000000				0070 14070	DC	VI 10					
00003010 00003018	0000000 0000000				2073+V1056	DS	XL16	V1 output				
00003010	00000000				2074+	DS	2FD	gap				
00003028	0000000							8 1				
00000000					2075+*	DC	OF					
00003030 00003030	E310 5014	0014		00000014	2076+X56 2077+	DS LGF	OF R1, V3ADDR	load v3 sour	re			
00003036	E771 0000			00000014	2078+	VL	v23, 0(R1)	use v22 to to				
0000303C	E767 0009			00000009	2079+		V22, V23, 9, 2	test instruct		is a sourc	<b>e</b> )	
00003042	E760 5030	080E		00003010	2080+	VST	V22, V1056	save v1 out	put			
00003048 0000304C	07FB				2081+ 2082+RE56	BR DC	R11 0F	return				
0000304C					2083+	DROP	<b>R</b> 5					
0000304C	04081002				2084	DC	XL16' 04081002	40810020 44891022	2 99BBFF55'	resul t		
00003054 0000305C	44891022 01020408				2085	DC	XI 16' 01020408	10204080 11224488	R AACCDDFF'	v2		
	11224488				2000	ЪС	ALIO 01020400	10201000 11221100	MICCODII	<b>V</b> 22		
					2086	IIDG 1	LIEDLE 10 0					
00003070					2087 2088+	VRS_A DS	VERLL, 16, 2 OFD					
00003070			00003070		2089+	USING		base for test	t data and	test routi	ne	
00003070	000030C0				2090+T57	DC	A(X57)	address of to				
00003074 00003076	0039 00				2091+ 2092+	DC DC	H' 57' X' 00'	test number				
00003078	02				2092+	DC	HL1' 2'	m4				
00003078	0000010				2094+	DC	F' 16'	<b>D2</b>				
0000307C	E5C5D9D3	D3404040			2095+	DC	CL8' VERLL'	instruction				
$00003084 \\ 00003088$	000030EC 00000010				2096+ 2097+	DC DC	A(RE57+16) A(16)	address of variesult lengtl				
0000308C	00000010 000030DC				2097+ 2098+REA57	DC DC	A(RE57)	result addres				
00003090	00000000				2099+	DS	2FD	gap				
00003098	0000000				9100.3/1057	DC	VI 16					
000030A0 000030A8	00000000				2100+V1057	DS	XL16	V1 output				
000030B0 000030B8	00000000	0000000			2101+	DS	2FD	gap				
000030C0	E310 5014			00000014	2102+* 2103+X57 2104+	DS LGF	OF R1, V3ADDR	load v3 sourc	ce			
3333330				3000011								

		e7-12-elementS					03 Apr 2025 15: 37: 25 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
	E771 0000 0806		00000000	2105+	VL	v23, 0(R1)	use v22 to test decoder
	E767 0010 2C33		00000010		VERLL	V22, V23, 16, 2	test instruction (dest is a source)
	E760 5030 080E		000030A0	2107+	VST	V22, V1057	save v1 output
00030D8 00030DC	07FB			2108+ 2109+RE57	BR DC	R11 OF	return
00030DC				2110+KE57	DROP	R5	
	04080102 408010	20		2111	DC		40801020 44881122 DDFFAACC' result
	44881122 DDFFAA						
	01020408 102040			2112	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2
<b>J0030F4</b>	11224488 AACCDD	FF		0110			
				2113 2114	VDC A	VEDII 17 9	
0003100				2114 2115+	DS DS	VERLL, 17, 2 OFD	
0003100		00003100		2116+	USING		base for test data and test routine
	00003150	00000100		2117+T58	DC	A(X58)	address of test routine
	003A			2118+	DC	H' 58'	test number
0003106	00			2119+	DC	X' 00'	
	02			2120+	DC	HL1'2'	m4
	00000011	40		2121+	DC	F' 17'	D2
	E5C5D9D3 D34040 0000317C	40		2122+ 2123+	DC DC	CL8' VERLL' A(RE58+16)	instruction name address of v3 source
	00003170			2123+ 2124+	DC DC	A(RE30+10) A(16)	result length
	0000010 0000316C			2125+REA58	DC	A(RE58)	result address
	00000000 000000	00		2126+	DS	2FD	gap
0003128	0000000 000000						0 1
	00000000 000000			2127+V1058	DS	XL16	V1 output
	00000000 000000			0.1.00	T. C	O.F.D.	
	00000000 000000 0000000 000000			2128+	DS	2FD	gap
000140	00000000	00		2129+*			
0003150				2130+X58	DS	<b>0F</b>	
	E310 5014 0014		00000014	2131+	LGF	R1, V3ADDR	load v3 source
	E771 0000 0806		00000000		VL	v23, 0(R1)	use v22 to test decoder
	E767 0011 2C33		00000011	2133+	VERLL	V22, V23, 17, 2	test instruction (dest is a source)
	E760 5030 080E 07FB		00003130	2134+ 2135+	VST BR	V22, V1058	save v1 output
00316C	U/FD			2136+RE58	DC DC	R11 OF	return
00316C				2137+	DROP	R5	
	08100204 810020	40		2138	DC		81002040 89102244 BBFF5599' result
0003174	89102244 BBFF55				_		
	01020408 102040			2139	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2
JUU3184	11224488 AACCDD	FF		9140			
				2140 2141	VPS A	VERLL, 32, 2	
0003190				2142+	DS DS	OFD	
0003190		00003190		2143+	USING		base for test data and test routine
0003190	000031E0			2144+T59	DC	A(X59)	address of test routine
	003B			2145+	DC	H' 59'	test number
	00			2146+	DC	X' 00'	
	02			2147+	DC	HL1'2'	m4 no
	00000020 E5C5D9D3 D34040	40		2148+ 2149+	DC DC	F' 32' CL8' VERLL'	D2 instruction name
ገበበዊ 1 ዕፖ		70		2149+ 2150+	DC DC	A(RE59+16)	address of v3 source
	00003200					/ N N   N N   / A / A / T   N N	
00031A4	0000320C 00000010						
00031A4 00031A8	0000320C 00000010 000031FC			2151+ 2152+REA59	DC DC	A(16) A(RE59)	result length result address

ASMA Ver.	0. 7. 0 zvector- e7- 1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Pa	ige 50
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				51.1 <u>4</u>				
000031B8 000031C0	00000000 00000000 0000000 00000000			2154+V1059	DS	XL16	V1 output	
000031C0 000031C8	0000000 0000000			2134TV1033	DS	ALIU	VI Output	
000031D0	00000000 00000000			2155+	DS	2FD	gap	
000031D8	00000000 00000000			2156+*				
000031E0				2157+X59	DS	<b>OF</b>		
000031E0	E310 5014 0014		0000014	2158+	LGF	R1, V3ADDR	load v3 source	
000031E6	E771 0000 0806		0000000	2159+	VL	v23, 0(R1)	use v22 to test decoder	
000031EC 000031F2	E767 0020 2C33 E760 5030 080E		00000020 000031C0	2160+ 2161+	VERLL VST	V22, V23, 32, 2 V22, V1059	test instruction (dest is a source) save v1 output	
000031F8	07FB		00000100	2162+	BR	R11	return	
000031FC				2163+RE59	DC	0F		
000031FC 000031FC	01020408 10204080			2164+ 2165	DROP DC	R5	10204080 11224488 AACCDDFF' result	
00003116	11224488 AACCDDFF			2103	ЪС	AL10 01020400	10204000 11224400 AACCDDFF TESUIC	
	01020408 10204080			2166	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
00003214	11224488 AACCDDFF			2167				
				2168	VRS_A	VERLL, 33, 2		
00003220		0000000		2169+	DS	OFD		
00003220 00003220	00003270	00003220		2170+ 2171+T60	USI NG DC	*, R5 A(X60)	base for test data and test routine address of test routine	
00003220	00003270 003C			2172+	DC	H' 60'	test number	
00003226	00			2173+	DC	X' 00'		
00003227 00003228	02 00000021			2174+ 2175+	DC DC	HL1' 2' F' 33'	m4 D2	
00003228 0000322C	E5C5D9D3 D3404040			2176+	DC DC	CL8' VERLL'	instruction name	
00003234	0000329C			2177+	DC	A(RE60+16)	address of v3 source	
00003238 0000323C	00000010 0000328C			2178+ 2179+REA60	DC DC	A(16) A(RE60)	result length result address	
00003230	0000000 00000000			2180+	DS	2FD	gap	
00003248	00000000 00000000			0404 144000	D.C.	W 40		
00003250 00003258	00000000 00000000 0000000 00000000			2181+V1060	DS	XL16	V1 output	
00003260	0000000 0000000			2182+	DS	2FD	gap	
00003268	00000000 00000000			0100.4				
00003270				2183+* 2184+X60	DS	<b>OF</b>		
00003270	E310 5014 0014		0000014	2185+	LGF	R1, V3ADDR	load v3 source	
00003276	E771 0000 0806		00000000	2186+	VL	v23, 0(R1)	use v22 to test decoder	
0000327C 00003282	E767 0021 2C33 E760 5030 080E		00000021 00003250	2187+ 2188+	VERLL VST	V22, V23, 33, 2 V22, V1060	test instruction (dest is a source) save v1 output	
00003288	07FB		0000000	2189+	BR	R11	return	
0000328C				2190+RE60	DC	OF		
0000328C 0000328C	02040810 20408100			2191+ 2192	DROP DC	R5 XL16' 02040810	20408100 22448910 5599BBFF' result	
00003294	22448910 5599BBFF							
	01020408 10204080			2193	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
000032A4	11224488 AACCDDFF			2194				
				2195 * Double				
00000000				2196		VERLL, 0, 3		
000032B0 000032B0		000032B0		2197+ 2198+	DS USING	OFD *. R5	base for test data and test routine	
000032B0	00003300			2199+T61	DC	A(X61)	address of test routine	

DC

XL16' 02040810 20408100 22448911 5599BBFE'

result

2247

000033AC

02040810 20408100

										Page	!
LOC	ОВЈЕСТ	CODE	ADDR1	ADDR2	STMT						
00033B4	22448911	5599BBFE									
00033BC	01020408	10204080			2248	DC	XL16' 01020408	10204080 11224488 AACCDDFF'	$\mathbf{v2}$		
)0033C4	11224488	AACCDDFF									
					2249						
					2250		VERLL, 4, 3				
00033D0			00000000		2251+	DS	OFD				
00033D0	00000400		000033D0		2252+	USING		base for test data and to	est routir	ıe	
00033D0	00003420				2253+T63	DC DC	A(X63)	address of test routine			
00033D4 00033D6	003F 00				2254+ 2255+	DC DC	H' 63' X' 00'	test number			
)0033D7	03				2256+	DC DC	HL1'3'	m4			
00033D7	00000004				2257+	DC	F' 4'	D2			
00033DC	E5C5D9D3	03404040			2258+	DC	CL8' VERLL'	instruction name			
00033E4	0000344C	70 10 10 10			2259+	DC	A(RE63+16)	address of v3 source			
00033E8	00000010				2260+	DC	A(16)	result length			
00033EC	0000343C				2261+REA63	DC	A(RE63)	result address			
00033F0	00000000				2262+	DS	2FD	gap			
00033F8	00000000										
003400	00000000				2263+V1063	DS	XL16	V1 output			
0003408	00000000				0004	D.C	OFD				
003410	00000000				2264+	DS	2FD	gap			
003418	0000000	JUUUUUUU			2265+*						
003420					2266+X63	DS	0F				
003420	E310 5014	0014		00000014	2267+	LGF	R1, V3ADDR	load v3 source			
003426	E771 0000			00000014	2268+	VL	v23, 0(R1)	use v22 to test decoder			
000342C	E767 0004			00000004	2269+		V22, V23, 4, 3	test instruction (dest is	s a source	e)	
003432	E760 5030			00003400	2270+	VST	V22, V1063	save v1 output	, a 50 <b>a</b> 1 00	-)	
003438	07FB				2271+	BR	R11	return			
000343C					2272+RE63	DC	0F				
00343C					2273+	DROP	R5		_		
00343C	10204081				2274	DC	XL16' 10204081	02040800 1224488A ACCDDFF1'	resul t		
0003444	1224488A				0077	D.C.	W 401 04000 400	40004000 44004400 ALCORDUTI	0		
	01020408				2275	DC	XL16' 01020408	10204080 11224488 AACCDDFF'	$\mathbf{v2}$		
003454	11224488	AACCDDFF			9976						
					2276 2277	VDC A	<b>VERLL</b> , 7, 3				
003460					2278+	DS VRS_A	OFD				
003460			00003460		2279+	USING		base for test data and to	est routi	ne	
003460	000034B0		0000100		2280+T64	DC	A(X64)	address of test routine	I Jucii		
003464	0040				2281+	DC	H' 64'	test number			
003466	00				2282+	DC	X' 00'				
003467	03				2283+	DC	HL1' 3'	m4			
003468	0000007				2284+	DC	F' 7'	D2			
00346C	E5C5D9D3	J3404040			2285+	DC	CL8' VERLL'	instruction name			
003474	000034DC				2286+	DC	A(RE64+16)	address of v3 source			
003478	00000010				2287+	DC	A(16)	result length			
00347C 003480	000034CC 00000000	0000000			2288+REA64 2289+	DC DS	A(RE64) 2FD	result address			
003488	00000000				&&OJ+	טט	Ĺ1' U	gap			
003490	00000000				2290+V1064	DS	XL16	V1 output			
JUJIUU	00000000				~~UU1 1 1 UUT	200	1111 V	vi oucput			
					0001	D.C.	OED	-t			
003498	00000000	0000000			2291+	DS	<b>∠</b> ΓU	gap			
					2291+	DS	2FD	gap			
003498 0034A0	00000000				2291+ 2292+* 2293+X64	DS DS	OF	gap			

2342+REA66

DC

A(RE66)

result address

0000359C

000035EC

003540 0000000 0000000								
0003560	LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0003500 0000000 00000000					2343+	DS	2FD	gap
0035C0 0000000 00000000					2344+V1066	DS	XL16	V1 output
1975    1975	0035C0	0000000 00000000			2345+	DS	2FD	gap
1003510	0035C8	00000000 00000000			2346+*			
00350E   F77   0000 806   0000000   2349+   VI					2347+X66			
0035D    E767 0009 3C33   00000000   2350+   VERIL   V22, V23, 9, 3   test instruction (dest is a source)   0035E    E765 0530 080E   0000035B    2351+   VST   V22, V106								
0035E2   F760   5030   608E   000035B0   2351 +   VST   VST								
0035EC 00	0035E2							
0035EC 04081020 40810002 03556 DO XL16' 04081020 40810002 44891155 99BBFE22' result 0035F4 44891155 99BBFE22' 99BBFE22' 03556 DO XL16' 01020408 1020408 1020408 1224488 AACCDDFF' v2 03556 DO XL16' 01020408 1020408 11224488 AACCDDFF' v2 03566 DO XL16' 01020408 1020408 11224488 AACCDDFF' v2 03566 DO XL16' 01020408 1020408 11224488 AACCDDFF' v2 03566 DO XL16' 01020408 1020408 1020408 11224488 AACCDDFF' v2 03566 DO XL16' 01020408 1020408 1020408 11224488 AACCDDFF' v2 03566 DO XL16' 01020408 1020408 1020408 11224488 AACCDDFF' v2 03568 DO XL16' 01020408 1020408 1020408 1020408 11224488 AACCDDFF' v2 03568 DO XL16' 01020408 1020408 1020408 11224488 AACCDDFF' v2 03568 11224488 AACCDDFF V2 03568 11	0035E8				2352+	BR	R11	
0035E   04081020   040810002   040810002   040810002   040810002   04891155   99BFE22   result   035F4   04891155   99BFE22   result   035F4   04891155   99BFE22   result   035F4   04891155   99BFE22   result   035F4   04891155   0489FE22   result   035F4   04891155   0489FE22   result   035F4   04891155   0489FE22   result   0489FE22   result   0489FE22   result   0489FE22   0489FE22   result   0489F								
0035F4   44891155   99BBFFE2   903604   11224488   AACCDDFF   2356   DC   XL16' 01020408   102		04081090 40810009						40910009 44901155 00PRFF99' rosul+
1022448   1022408   1020					LJJJ	DC	AL10 04061020	40010002 44091133 99DDFE22 Tesuit
2357	00035FC				2356	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2
003610	003604							
003610   00003610   00003610   2350+ DS   0FD   003610   00000000   00000000   00000000   000000						VDC A	WEDLI 10 0	
003610	002610							
003610   0003660   003610   0043   2361+167   DC   A(X67)   address of test routine   003614   0043   2362+   DC   H f 67'   test number   003616   00   2363+   DC   X' 00'     003616   00   0000010   2365+   DC   F' 16'   D2   003618   00000010   0000010   2365+   DC   F' 16'   D2   003624   00003682   0000010   00000000   00000000   00000000			00003610					hase for test data and test routine
003614 0043	003610	00003660	00000010					
003617   03	0003614					DC		test number
003618 00000010 00361C 2366+ DC F 16' D2 003624 0000368C 2367+ DC A(RE67+16) address of v3 source 003625 00000010 2368+ DC A(RE67+16) result length 00362C 0000368C 2369+REA67 DC A(RE67) 003630 0000000 00000000 2370+ DS 2FD gap 003630 0000000 00000000 00000000 00000000								
00361C   E5C5D918   D3404040   2366+   DC   CL8' VERLL   instruction name   D03624   D000368C   D000368C   D0000010   2368+   DC   A(16)   result length   D0362C   D000367C   D00000000   D0000000   D00000000								
003624 0000368C 0000368C 2368+ DC A(16) result length 00362C 0000367C 2369+REA67 DC A(16) result length 00362C 0000367C 0000000 00000000 2370+ DS 2FD gap 003638 00000000 00000000 00000000 00000000 0000								
00362C 0000367C 00000867C 2369+REA67 DC A(RE67) result address gap 003630 0000000 00000000 2370+ DS 2FD gap 003638 0000000 00000000 00000000 00000000 0000	0003624							
003630	0003628							
003638 0000000 0000000								
003640 0000000 00000000 2371+V1067 DS XL16 V1 output 003648 0000000 00000000 00000000 2372+ DS 2FD gap 003658 0000000 00000000 00000000 2373+* 003660 003660 E310 5014 0014 00000014 2375+ LGF R1, V3ADDR load v3 source 003666 E771 0000 0806 0000000 2376+ VL v23, 0(R1) use v22 to test decoder 003666 E767 0010 3C33 00000010 2377+ VERLL V22, V23, 16, 3 test instruction (dest is a source) 003672 E760 5030 080E 00003640 2378+ VST V22, V1067 save v1 output 003678 07FB 2379+ BR R11 return 003670 003670 04081020 40800102 2380+RE67 DC 0F 003680 01020408 10204080 2383 DC XL16' 04081020 40800102 4488AACC DDFF1122' result 003681 0120408 10204080 2384 VRS_A VERLL, 17, 3 003694 11224488 AACCDDFF 2384 2385 VRS_A VERLL, 17, 3 003600 00003600 00003600 2386+ DS 0FD 003600 00003600 00003600 2387+ USING *, R5 base for test data and test routine					2370+	DЗ	ZFD	gap
003648	003640				2371+V1067	DS	XL16	V1 output
003658	0003648							
003660 E310 5014 0014	0003650				2372+	DS	2FD	gap
003660 E310 5014 0014	JUU3658	00000000 00000000			2373+*			
003660 E310 5014 0014 00104 2375+ LGF R1, V3ADDR load v3 source 003666 E771 0000 0806 00000000 2376+ VL v23, 0(R1) use v22 to test decoder 00366C E767 0010 3C33 00000010 2377+ VERLL V22, V23, 16, 3 test instruction (dest is a source) 003672 E760 5030 080E 00003640 2378+ VST V22, V1067 save v1 output 00367C 00367C 00367C 04081020 40800102 2380+RE67 DC 0F 00367C 00367C 04081020 40800102 2382 DC XL16' 04081020 40800102 4488AACC DDFF1122' result 00368C 01020408 10204080 2383 DC XL16' 01020408 10204080 11224488 AACCDDFF' v2 00368C 01020408 10204080 2383 DC XL16' 01020408 10204080 11224488 AACCDDFF' v2 003694 11224488 AACCDDFF 2384 2385 VRS_A VERLL, 17, 3 0036A0 000036A0 000036A0 2387+ USING *, R5 base for test data and test routine	0003660					DS	<b>0F</b>	
00366C E767 0010 3C33	0003660				2375+	LGF	R1, V3ADDR	
003672 E760 5030 080E	0003666							
003678 07FB 2379+ BR R11 return 00367C 00367C 2380+RE67 DC 0F 00367C 04081020 40800102 2381+ DR0P R5 00368C 01020408 10204080 2383 DC XL16'04081020 40800102 4488AACC DDFF1122' result 00368C 01020408 10204080 2383 DC XL16'01020408 10204080 11224488 AACCDDFF' v2 003694 11224488 AACCDDFF 2384 2385 VRS_A VERLL, 17, 3 0036A0 000036A0 2387+ USING *, R5 base for test data and test routine								
00367C       2380+RE67       DC       0F         00367C       04081020       40800102       2382       DC       XL16' 04081020       40800102       4488AACC DDFF1122' result         003684       4488AACC DDFF1122       00368C 01020408 10204080       2383       DC       XL16' 01020408 10204080 11224488 AACCDDFF' v2         003694       11224488 AACCDDFF       2384       2385       VRS_A VERLL, 17, 3         0036A0       2386+       DS       0FD         0036A0       000036A0       2387+       USING *, R5       base for test data and test routine				00003040				
00367C	00367C	VIID						1 Cour ii
003684 4488AACC DDFF1122 00368C 01020408 10204080 2383 DC XL16'01020408 10204080 11224488 AACCDDFF' v2 003694 11224488 AACCDDFF 2384 2385 VRS_A VERLL, 17, 3 0036A0 2386+ DS 0FD 0036A0 000036A0 2387+ USING *, R5 base for test data and test routine	00367C				2381+	DROP	<b>R5</b>	
00368C       01020408       1020408       1020408       1020408       1020408       11224488       AACCDDFF'       v2         003694       11224488       AACCDDFF       v2         2384       2385       VRS_A VERLL, 17, 3         0036A0       2386+       DS       0FD         0036A0       000036A0       2387+       USING *, R5       base for test data and test routine	000367C				2382	DC	XL16' 04081020	40800102 4488AACC DDFF1122' result
003694 11224488 AACCDDFF  2384 2385 VRS_A VERLL, 17, 3  0036A0 2386+ DS OFD  0036A0 000036A0 2387+ USING *, R5 base for test data and test routine					2383	DC	YI 16' 01090409	10204080 11224488 AACCIDEE' 572
2384 2385 VRS_A VERLL, 17, 3 0036A0 2386+ DS OFD 0036A0 000036A0 2387+ USING *, R5 base for test data and test routine					<b>AJOJ</b>	DC	ALIU UIU&U4U0	TOWOTOOU IIWWTTOO MACCUUIT VA
2385 VRS_A VERLL, 17, 3 0036A0 2386+ DS 0FD 0036A0 000036A0 2387+ USING *, R5 base for test data and test routine					2384			
0036A0 $000036A0$ $2387+$ USING *, R5 base for test data and test routine					2385			
	00036A0		00000010					have Contract I to I to the
	)0036A0 )0036A0	000036E0	UUUU36AU					

**DROP** 

DC

2435+

2436

0000379C

0000379C

10204080 01020408

**R5** 

XL16' 10204080 01020408 AACCDDFF 11224488'

result

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
00037A4	AACCDDFF	11224488							
00037AC	01020408				2437	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
00037B4	11224488	AACCDDFF							
					2438				
2000770					2439		VERLL, 33, 3		
00037C0			00000760		2440+	DS	OFD * Dr	have Compared data and that morely	
00037C0 00037C0	00003810		000037C0		2441+ 2442+T70	USING		base for test data and test routine address of test routine	
00037C0 00037C4	0046				2442+170	DC DC	A(X70) H' 70'	test number	
00037C4	0040				2444+	DC DC	X' 00'	test number	
0037C0 00037C7	03				2445+	DC DC	HL1'3'	m4	
0037C7	00000021				2446+	DC	F' 33'	D2	
00037CC	E5C5D9D3	D3404040			2447+	DC	CL8' VERLL'	instruction name	
00037D4	0000383C	00101010			2448+	DC	A(RE70+16)	address of v3 source	
00037D8	00000010				2449+	DC	A(16)	result length	
00037DC	0000382C				2450+REA70	DC	A(RE70)	result address	
00037E0	00000000	0000000			2451+	DS	2FD	gap	
00037E8	00000000							<i>O</i> 1	
00037F0	00000000				2452+V1070	DS	XL16	V1 output	
00037F8	00000000							•	
003800	00000000	0000000			2453+	DS	2FD	gap	
0003808	00000000	0000000						<b>5</b> -	
					2454+*				
0003810					2455+X70	DS	<b>0F</b>		
003810	E310 5014			00000014	2456+	LGF	R1, V3ADDR	load v3 source	
003816	E771 0000			00000000	2457+	VL	v23, 0(R1)	use v22 to test decoder	
00381C	E767 0021			00000021	2458+		V22, V23, 33, 3	test instruction (dest is a source)	
0003822	E760 5030	080E		000037F0	2459+	VST	V22, V1070	save v1 output	
003828	07FB				2460+	BR	R11	return	
000382C					2461+RE70	DC DROP	OF R5		
00382C	20408100	09040910			2462+ 2463	DKOP DC		02040810 5599BBFE 22448911' result	
000382C 0003834	5599BBFE				2403	DС	AL10 20408100	UZU4U01U DD99DDFE ZZ440911 FeSuIt	
	01020408				2464	DC	VI 16' 0102040Q	10204080 11224488 AACCDDFF' v2	
	11224488				2404	DC	AL10 01020406	10204000 11224400 AACCDDFF V2	
003044	11224400	AACCDDIT			2465				
					2466	VRS A	VERLL, 64, 3		
0003850					2467+	DS DS	OFD		
0003850			00003850		2468+	USING		base for test data and test routine	
0003850	000038A0				2469+T71	DC	A(X71)	address of test routine	
0003854	0047				2470+	DC	H' 71'	test number	
0003856	00				2471+	DC	X' 00'		
0003857	03				2472+	DC	HL1' 3'	m4	
0003858	0000040				2473+	DC	F' 64'	D2	
000385C	E5C5D9D3	D3404040			2474+	DC	CL8' VERLL'	instruction name	
0003864	000038CC				2475+	DC	A(RE71+16)	address of v3 source	
0003868	00000010				2476+	DC	A(16)	result length	
000386C	000038BC	0000000			2477+REA71	DC	A(RE71)	result address	
0003870	00000000				2478+	DS	2FD	gap	
0003878	00000000				0470 14074	D.C.	VI 10	V1.	
0003880	00000000				2479+V1071	DS	XL16	V1 output	
0003888	00000000				9490	nc	9EN	dan	
003890	00000000				2480+	DS	2FD	gap	
0003898	00000000				2481+*				
0038A0					2482+X71	DS	0F		
					~40~+Λ/I	כע	UΓ		

DC

2531 +

00003977

00

HL1'0'

m4

ASMA Ver.	0. 7. 0 zvector-e7-1	2-elementS	hi ft				03 Apr 2025 1	15: 37: 25	Page	58
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00003978	0000000			2532+	DC	F' 0'	D2			
0000397C	E5C5E2D9 D3404040			2533+	DC	CL8' VESRL'	instruction name			
00003984	000039EC			2534+	DC	A(RE73+16)	address of v3 source			
00003988	0000010			2535+	DC	A(16)	result length			
0000398C	000039DC			2536+REA73	DC	A(RE73)	result address			
00003990	0000000 00000000			2537+	DS	2FD	gap			
00003998	0000000 00000000									
000039A0	0000000 00000000			2538+V1073	DS	XL16	V1 output			
000039A8	00000000 00000000									
000039B0	00000000 00000000			2539+	DS	2FD	gap			
000039B8	00000000 00000000			0740 v						
0000000				2540+*	D.C.	O.F.				
000039C0	F010 F014 0014		00000014	2541+X73	DS	OF	1 1 0			
000039C0	E310 5014 0014		00000014	2542+	LGF	R1, V3ADDR	load v3 source			
000039C6 000039CC	E771 0000 0806 E767 0000 0C38		000000000000000000000000000000000000	2543+ 2544+	VL VECDI	v23, 0(R1) V22, V23, 0, 0	use v22 to test decoder	a counc	<b>a)</b>	
000039CC 000039D2	E767 0000 0C38 E760 5030 080E		0000000 000039A0	2545+	VESKL	V22, V23, 0, 0 V22, V1073	test instruction (dest is save v1 output	s a Sourc	e)	
000039D2 000039D8	07FB		000033A0	2546+	BR	R11	return			
000039DC	O/I D			2547+RE73	DC DC	OF	1 CCui II			
000039DC				2548+	DROP	R5				
000039DC	01020408 10204080			2549	DC		10204080 11224488 AACCDDFF'	resul t		
000039E4	11224488 AACCDDFF			20 -0				1 00 41 0		
000039EC	01020408 10204080			2550	DC	XL16' 01020408	10204080 11224488 AACCDDFF'	$\mathbf{v2}$		
000039F4	11224488 AACCDDFF									
				2551						
				2552	VRS_A	VESRL, 1, 0				
00003A00				2553+	DS	<b>OFD</b>				
00003A00		00003A00		2554+	USING		base for test data and te	est routi	ne	
00003A00	00003A50			2555+T74	DC	A(X74)	address of test routine			
00003A04	004A			2556+	DC	H' 74'	test number			
00003A06	00			2557+	DC	X' 00'				
00003A07 00003A08	00 00000001			2558+ 2559+	DC DC	HL1' 0' F' 1'	m <del>4</del> D2			
00003A08	E5C5E2D9 D3404040			2560+	DC DC	CL8' VESRL'	instruction name			
00003A0C	00003A7C			2561+	DC DC	A(RE74+16)	address of v3 source			
00003A18	00000010			2562+	DC	A(16)	result length			
00003A1C	00003A6C			2563+REA74	DC	A(RE74)	result address			
00003A20	00000000 00000000			2564+	DS	2FD	gap			
00003A28	0000000 00000000									
00003A30	0000000 00000000			2565+V1074	DS	XL16	V1 output			
00003A38	00000000 00000000									
00003A40	00000000 00000000			2566+	DS	2FD	gap			
00003A48	0000000 00000000			0507 +						
00000470				2567+*	DC	<b>OE</b>				
00003A50	E210 5014 0014		00000014	2568+X74	DS	OF	lood v2 source			
00003A50 00003A56	E310 5014 0014 E771 0000 0806		00000014 00000000	2569+ 2570+	LGF VL	R1, V3ADDR	load v3 source use v22 to test decoder			
00003A56	E771 0000 0806 E767 0001 0C38		0000000	2570+ 2571+		v23, 0(R1) V22, V23, 1, 0	test instruction (dest is	a sourc	Δ)	
00003A5C	E760 5030 080E		00003A30	2572+	VESKE	V22, V23, 1, 0 V22, V1074	save v1 output	s a sourc		
00003A62	07FB		JUUUJAUU	2573+	BR	R11	return			
00003A6C				2574+RE74	DC	OF	2 0 0 1 2 1			
00003A6C				2575+	DROP	R5				
00003A6C	00010204 08102040			2576	DC		08102040 08112244 55666E7F'	resul t		
00003A74	08112244 55666E7F									
00003A7C	01020408 10204080			2577	DC	XL16' 01020408	10204080 11224488 AACCDDFF'	$\mathbf{v2}$		
00003A84	11224488 AACCDDFF									

ASMA Ver.	0. 7. 0 zvector	- e7- 12- el ementS	hi ft				03 Apr 2025 15: 37: 25 Page 5
LOC	OBJECT CODE	E ADDR1	ADDR2	STM			
				2578			
00000100				2579		VESRL, 4, 0	
00003A90 00003A90		00003A90		2580+ 2581+	DS USING	OFD * R5	base for test data and test routine
00003A90	00003AE0	00003A30		2582+T75	DC	A(X75)	address of test routine
00003A94 00003A96	004B 00			2583+ 2584+	DC DC	H' 75' X' 00'	test number
00003A90 00003A97	00			2585+	DC DC	HL1' 0'	m4
00003A98	00000004	10.40		2586+	DC	F' 4'	D2
00003A9C 00003AA4	E5C5E2D9 D3404 00003B0C	1040		2587+ 2588+	DC DC	CL8' VESRL' A(RE75+16)	instruction name address of v3 source
00003AA8	00000010			2589+	DC	A(16)	result length
00003AAC 00003AB0	00003AFC 0000000 00000	0000		2590+REA75 2591+	DC DS	A(RE75) 2FD	result address gap
00003AB8	0000000 00000	0000					
00003AC0 00003AC8	00000000 00000 0000000 00000			2592+V1075	DS	XL16	V1 output
00003AD0	00000000 00000	0000		2593+	DS	2FD	gap
00003AD8	0000000 00000	0000		2594+*			
00003AE0				2595+X75	DS	0F	
00003AE0 00003AE6	E310 5014 0014 E771 0000 0806		00000014 00000000	2596+ 2597+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decoder
00003AEC	E767 0004 0C38		0000004	2598+	VESRL	V22, V23, 4, 0	test instruction (dest is a source)
00003AF2 00003AF8	E760 5030 080E 07FB		00003AC0	2599+ 2600+	VST BR	V22, V1075 R11	save v1 output return
00003AFC	OTTD			2601+RE75	DC	0F	1 ecui ii
00003AFC 00003AFC	00000000 01020	MU8		2602+ 2603	DROP DC	R5	01020408 01020408 0A0C0D0F' result
00003B04	01020408 0A0C0	DOF					
00003B0C 00003B14	01020408 10204 11224488 AACCD			2604	DC	XL16' 01020408 1	10204080 11224488 AACCDDFF' v2
				2605	VDC A	VECDI & O	
00003B20				2606 2607+	VRS_A DS	VESRL, 7, 0 OFD	
00003B20	0000000000	00003B20		2608+	USING	*, <b>R</b> 5	base for test data and test routine
00003B20 00003B24	00003B70 004C			2609+T76 2610+	DC DC	A(X76) H' 76'	address of test routine test number
00003B26	00			2611+	DC	X' 00'	
00003B27 00003B28	00 00000007			2612+ 2613+	DC DC	HL1' 0' F' 7'	m4 D2
00003B2C	E5C5E2D9 D3404	040		2614+	DC	CL8' VESRL'	instruction name
00003B34 00003B38	00003B9C 00000010			2615+ 2616+	DC DC	A(RE76+16) A(16)	address of v3 source result length
00003B3C	00003B8C			2617+REA76	DC	A(RE76)	result address
00003B40 00003B48	00000000 00000 0000000 00000			2618+	DS	2FD	gap
00003B50	0000000 00000	0000		2619+V1076	DS	XL16	V1 output
00003B58 00003B60	00000000 00000 0000000 00000			2620+	DS	2FD	gap
00003B68	00000000 00000				DO	≈1 D	9 <sub>n</sub> h
00003B70				2621+* 2622+X76	DS	<b>0F</b>	
00003B70	E310 5014 0014		0000014	2623+	LGF	R1, V3ADDR	load v3 source
00003B76 00003B7C	E771 0000 0806 E767 0007 0C38		0000000 0000007	2624+ 2625+	VL VESDI	v23, 0(R1) V22, V23, 7, 0	use v22 to test decoder test instruction (dest is a source)
JUUUSB/C	E/0/ 000/ 0038		0000007	AUAJ†	VESKL	νωω, νωυ, <i>1</i> , U	test instruction (dest is a source)

ASMA Ver.	0. 7. 0 zvector-e?	7-12-elementS	hi ft				03 Apr 2025 1	15: 37: 25	Page	60
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00003B82 00003B88	E760 5030 080E 07FB		00003B50	2626+ 2627+	VST BR	V22, V1076 R11	save v1 output return			
00003B8C 00003B8C 00003B8C	00000000 00000001			2628+RE76 2629+ 2630	DC DROP DC	OF R5 XL16' 00000000	00000001 00000001 01010101'	resul t		
00003B94 00003B9C 00003BA4	00000001 01010101 01020408 10204080 11224488 AACCDDFF	)		2631	DC	XL16' 01020408	10204080 11224488 AACCDDFF'	<b>v2</b>		
00003BB0				2632 2633 2634+	DS _	VESRL, 8, 0 OFD				
00003BB0 00003BB0 00003BB4	00003C00 004D	00003BB0		2635+ 2636+T77 2637+	USI NG DC DC	A(X77) H' 77'	base for test data and te address of test routine test number	est routin	e	
00003BB6 00003BB7 00003BB8	00 00 00000008			2638+ 2639+ 2640+	DC DC DC	X' 00' HL1' 0' F' 8'	m4 D2			
00003BBC 00003BC4 00003BC8	E5C5E2D9 D3404040 00003C2C 00000010	)		2641+ 2642+ 2643+	DC DC DC	CL8' VESRL' A(RE77+16) A(16)	instruction name address of v3 source result length			
00003BCC 00003BD0 00003BD8	00003C1C 00000000 00000000 00000000 00000000			2645+ 2645+	DC DS	A(RE77) 2FD	result address gap			
00003BE0 00003BE8	00000000 00000000 0000000 00000000	) )		2646+V1077	DS	XL16	V1 output			
00003BF0 00003BF8	00000000 00000000			2647+ 2648+*	DS	2FD	gap			
00003C00 00003C00 00003C06 00003C0C	E310 5014 0014 E771 0000 0806 E767 0008 0C38		00000014 00000000 00000008	2649+X77 2650+ 2651+ 2652+	DS LGF VL VESRL	OF R1, V3ADDR v23, O(R1) V22, V23, 8, 0	load v3 source use v22 to test decoder test instruction (dest is	s a source	)	
00003C12 00003C18 00003C1C	E760 5030 080E 07FB		00003BE0	2653+ 2654+ 2655+RE77	VST BR DC	V22, V1077 R11 OF	save v1 output return			
00003C24	01020408 10204080 11224488 AACCDDFF	7		2656+ 2657	DC		10204080 11224488 AACCDDFF'	resul t		
	01020408 10204080 11224488 AACCDDFF			2658 2659	DC		10204080 11224488 AACCDDFF'	v2		
00003C40 00003C40		00003C40		2660 2661+ 2662+	VRS_A DS USING	VESRL, 9, 0 OFD *, R5	base for test data and te	est routin	e	
00003C40 00003C44 00003C46	00003C90 004E 00			2663+T78 2664+ 2665+	DC DC DC	A(X78) H' 78' X' 00'	address of test routine test number			
00003C47 00003C48 00003C4C	00 00000009 E5C5E2D9 D3404040	)		2666+ 2667+ 2668+	DC DC DC	HL1' 0' F' 9' CL8' VESRL'	m4 D2 instruction name			
00003C54 00003C58 00003C5C	00003CBC 00000010 00003CAC			2669+ 2670+ 2671+REA78	DC DC DC	A(RE78+16) A(16) A(RE78)	address of v3 source result length result address			
00003C60 00003C68 00003C70	00000000 00000000 00000000 00000000 000000	)		2672+ 2673+V1078	DS DS	2FD XL16	gap V1 output			

ASMA Ver.	0. 7. 0 zvector- e7- 1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 6	<b>B1</b>
LOC	OBJECT CODE	ADDR1	ADDR2	STMF				
00003C78 00003C80 00003C88	00000000 00000000 00000000 00000000 000000			2674+	DS	2FD	gap	
00003C90			00000014	2675+* 2676+X78	DS	OF	lood v0	
00003C90 00003C96 00003C9C 00003CA2	E310 5014 0014 E771 0000 0806 E767 0009 0C38 E760 5030 080E		0000014 0000000 0000009 00003C70	2677+ 2678+ 2679+ 2680+	VST	R1, V3ADDR v23, O(R1) V22, V23, 9, 0 V22, V1078	load v3 source use v22 to test decoder test instruction (dest is a source) save v1 output	
00003CA8 00003CAC 00003CAC	07FB			2681+ 2682+RE78 2683+	BR DC DROP	R11 OF R5	return	
00003CAC 00003CB4 00003CBC	00010204 08102040 08112244 55666E7F 01020408 10204080			2684 2685	DC DC		102040 08112244 55666E7F' result 204080 11224488 AACCDDFF' v2	
00003CC4	11224488 AACCDDFF			2686 2687 * Hal fwo: 2688		VESRL, 0, 1		
00003CD0 00003CD0 00003CD0	00003D20	00003СD0		2689+ 2690+ 2691+T79	DS USING DC	OFD	base for test data and test routine address of test routine	
00003CD6 00003CD6 00003CD7	004F 00 01			2692+ 2693+ 2694+	DC DC DC	H' 79' X' 00' HL1' 1'	test number	
00003CD7 00003CDC 00003CE4	00000000 E5C5E2D9 D3404040 00003D4C			2695+ 2696+ 2697+	DC DC DC	F' 0' CL8' VESRL' A(RE79+16)	D2 instruction name address of v3 source	
00003CE8 00003CEC 00003CF0	00000010 00003D3C 00000000 00000000			2698+ 2699+REA79 2700+	DC DC DS	A(16) A(RE79) 2FD	result length result address gap	
00003CF8 00003D00 00003D08	00000000 00000000 00000000 00000000 000000			2701+V1079	DS	XL16	V1 output	
00003D10	00000000 00000000			2702+ 2703+*	DS	2FD	gap	
00003D20 00003D20 00003D26	E310 5014 0014 E771 0000 0806		00000014 00000000	2704+X79 2705+ 2706+	DS LGF VL	OF R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decoder	
00003D2C 00003D32 00003D38 00003D3C	E767 0000 1C38 E760 5030 080E 07FB		0000000 00003D00	2707+ 2708+ 2709+ 2710+RE79	VESRL VST BR DC	V22, V23, 0, 1 V22, V1079 R11 OF	test instruction (dest is a source) save v1 output return	
00003D3C 00003D3C 00003D44	01020408 10204080 11224488 AACCDDFF			2711+ 2712	DROP DC	R5 XL16' 01020408 102	204080 11224488 AACCDDFF' result	
	01020408 10204080 11224488 AACCDDFF			<ul><li>2713</li><li>2714</li></ul>	DC		204080 11224488 AACCDDFF' v2	
00003D60 00003D60		00003D60		2715 2716+ 2717+	DS USING		base for test data and test routine	
00003D60 00003D64 00003D66	00003DB0 0050 00			2718+T80 2719+ 2720+	DC DC DC	A(X80) H' 80' X' 00'	address of test routine test number	

103886	10003D67		
1938    1938	1003B68   00000001   2722+		
1003086	DOO3D6C   E5C5E2D9   D3404040   2723+   DC   CL8' VESRL'   instruction name   address of v3 source   2724+   DC   A(RE80+16)   address of v3 source   2725+   DC   A(16)   result length   result length   DOO3D7C   DOO3D80   D		
1000073078   00000300C   2728+	0003D74   00003DDC   2725+		
1033PT	003D78         00000010         2725+         DC A(16)         result length           003D7C         00003DCC         2726+REA80         DC A(RE80)         result address           003D80         00000000         00000000         2727+         DS 2FD         gap           003D80         00000000         00000000         DS XL16         V1 output           003D80         00000000         00000000         2729+         DS 2FD         gap           003D80         2730+*         2731+X80         DS 0F         gap           003D80         2731+X80         DS 0F         Ioad v3 source           003D80         2771 0000 0806         00000000         2733+         VL v23, 0(R1)         use v22 to test decoder           003DBC         2767 0001 1C38         00000001 2735+         VST V22, V23, 1, 1         test instruction (dest is           003DC8         07FB         2736+         BR R11         result address		
0003BF   00000000   0000000   0000000   27727+   DS   2PD   gap   0000000   0000000   0000000   0000000	003D7C         00003DCC         2726+REA80         DC         A(RE80)         result address           003D80         00000000         0000000         2727+         DS         2FD         gap           003D80         00000000         00000000         00000000         DS         XL16         V1 output           003D80         00000000         0000000         2729+         DS         2FD         gap           003D80         00000000         2730+*         2731+X80         DS         0F           003D80         2731+X80         DS         0F         0000000           003D80         E771         0000         0806         00000000         2733+         VL         v23, 0(R1)         use v22 to test decoder           003D8C         E767         0001         1C38         00000001         2735+         VESRL         V22, V23, 1, 1         test instruction (dest is           003DC8         07FB         2736+         BR         R11         return		
1938B8   00000000   00000000   2728+V1080   DS   XL16	003D80         00000000         00000000         gap           003D88         00000000         00000000         DS         XL16         V1 output           003D90         00000000         00000000         DS         XL16         V1 output           003D80         00000000         00000000         2729+         DS         2FD         gap           003D80         00000000         2730+*         gap         gap           003D80         2731+X80         DS         0F           003D80         E310         5014         0014         00000014         2732+         LGF         R1, V3ADDR         load v3 source           003D86         E771         0000         0806         00000000         2733+         VL         v23, 0(R1)         use v22 to test decoder           003D8C         E767         0001         1C38         00000001         2734+         VESRL         V22, V23, 1, 1         test instruction (dest is           003DC2         E760         5030         080E         00003D90         2735+         VST         V22, V1080         save v1 output           003DC8         07FB         2736+         BR         R11         return		
1933B8   0000000   0000000   00000000   000000	003D88		
1939  0000000   0000000   0000000   2729+   DS   ZFD   gap   2730+   2731+	003D90 00000000 00000000		
103398	003D98		
103BAB	003DA0       00000000       00000000       2729+       DS       2FD       gap         003DA8       00000000       2730+*       2731+X80       DS       0F         003DB0       E310       5014       0014       00000014       2732+       LGF       R1, V3ADDR       load v3 source         003DB6       E771       0000       0806       00000000       2733+       VL       v23, 0(R1)       use v22 to test decoder         003DBC       E767       0001       1C38       00000001       2734+       VESRL       V22, V23, 1, 1       test instruction (dest is         003DC2       E760       5030       080E       00003D90       2735+       VST       V22, V1080       save v1 output         003DC8       07FB       2736+       BR       R11       return		
1938B8     1938B8     1938B8     2731-86   2	003DA8 00000000 000000000000000000000000000		
1938B0	003DB0       2731+X80       DS       0F         003DB0       E310       5014       0014       00000014       2732+       LGF       R1, V3ADDR       load v3 source         003DB6       E771       0000       0806       00000000       2733+       VL       v23, 0(R1)       use v22 to test decoder         003DBC       E767       0001       1C38       00000001       2734+       VESRL       V22, V23, 1, 1       test instruction (dest is         003DC2       E760       5030       080E       00003D90       2735+       VST       V22, V1080       save v1 output         003DC8       07FB       2736+       BR       R11       return		
103BB6   2310   5014   0014   00000014   27323 + VL   V.23,0 (R1)   v.22,0 (R1)   v.	003DB0       E310       5014       0014       00000014       2732+       LGF       R1, V3ADDR       load v3 source         003DB6       E771       0000       0806       00000000       2733+       VL       v23, 0(R1)       use v22 to test decoder         003DBC       E767       0001       1C38       00000001       2734+       VESRL       V22, V23, 1, 1       test instruction (dest is save v1 output         003DC2       E760       5030       080E       00003D90       2735+       VST       V22, V1080       save v1 output         003DC8       07FB       2736+       BR       R11       return		
1938B6   F771   1000   0806   00000000   2734+   VEV   VEV	003DB6       E771       0000       0806       00000000       2733+       VL       v23, 0(R1)       use v22 to test decoder         003DBC       E767       0001       1C38       00000001       2734+       VESRL       V22, V23, 1, 1       test instruction (dest is         003DC2       E760       5030       080E       00003D90       2735+       VST       V22, V1080       save v1 output         003DC8       07FB       2736+       BR       R11       return		
1938  C   276   0001   138   00000000   2734+   VESRI, V2, V23, I, 1   test instruction (dest is a source)   1938  C   276   5030   808   0000309   2736+   VESRI, V2, V23, I, 1   test instruction (dest is a source)   1938  C   2736+   SR   RI   1   Test   1938  C   1938  C	003DBC       E767 0001 1C38       00000001 2734+       VESRL V22, V23, 1, 1       test instruction (dest is save v1 output return         003DC2       E760 5030 080E       00003D90 2735+       VST V22, V1080 save v1 output return		
103BC   2766   5030   806E   00003990   2735+   VST   VST   V22, V1080   save v1 output   return   r	003DC2 E760 5030 080E		
103BCC   103BCC   2737+RE80   100   1020408   102040   1020408   102040   1020408   102040   1020408   1	003DC8	a source	<b>e</b> )
103BCC   2737+RE80   DC   0F   103BCC   2738+   DR0P   F   103BCC   2738+   DR0P   F   103BCC   2738+   DR0P   F   103BCC   2739+   DC   XL16			
103BCC   0810204 08102040   2739   DC   X1.6 0810204 0810204 0810224 55666EFF   result			
D03DPC   D03DP4   D03DP4   D05   D			
103BP4   08912244   55666FF   003BP6   1224488   AACCDDFF		resul t	
103BPC   10224488   10204080   10204080   10204080   11224488   1122488   10204080   11224488   10204080   11224488   1122488   10204080   11224488   1122488   1122488   10204080   11224488   1122488		1 CSul C	
1974   2741   2742   VRS_A VESRL, 4, 1   2743+   DS   OFD   2743+   DS   OFD   2743+   DS   OFD   2743+   DS   OFD   2745+T81   DC   A(X81)   address of test routine   2745+T81   DC   A(X81)   address of test routine   2745+T81   DC   A(X81)   address of test routine   2747+   DS   A(X81)   address of test routine   2448+   DS   DS   A(X81)   address of test routine   2448+   DS   A(X81)   address of test rou	003DDC 01020408 10204080 2740 DC XL16' 01020408 10204080 11224488 AACCDDFF'	v2	
1003BF0			
0003BF0	<b>=</b> ' ' '		
003BF0   00003E40   2745+T81   DC   A(X81)   address of test routine   test number   003BF1   0051   2746+   DC   H 81'   test number   003BF1   00000000   2747+   DC   X' 00'			
1003DF4   0051		st routir	ne
1003DF6   00			
003BF7   01			
003DFR   00000004			
D03E04			
003E04			
003E08			
003E0C 00003E5C 2753+REA81 DC A(RE81) result address 003E10 0000000 00000000 2754+ DS 2FD gap 003E18 00000000 00000000 2755+V1081 DS XL16 V1 output 003E28 00000000 00000000 2756+ DS 2FD gap 003E30 0000000 00000000 2756+ DS 2FD gap 003E30 0000000 00000000 2758+* 003E40 0000000 00000000 2758+* 003E40 E310 5014 0014 0014 2759+ LGF R1, V3ADDR load v3 source 003E46 E771 0000 0806 00000000 2760+ VL v23, 0(R1) use v22 to test decoder 003E4C E767 0004 1C38 00000004 2761+ VESRL V22, V23, 4, 1 test instruction (dest is a source) 003E52 E760 5030 080E 00003E20 2762+ VST V22, V1081 save v1 output 003E5C 003E5C 2766+ DROP R5 003E5C 00100040 01020408 2766+ DROP R5 003E6C 00100040 01020408 01120448 0AACODDF' result	003E08		
003E18	003E0C 00003E5C 2753+REA81 DC A(RE81) result address		
003E20 0000000 00000000 2755+V1081 DS XL16 V1 output 003E28 0000000 00000000 2756+ DS 2FD gap 003E30 0000000 00000000 2756+ DS 2FD gap 003E40 003E40 E310 5014 0014 0000014 2759+ LGF R1, V3ADDR load v3 source 003E46 E771 0000 0806 00000000 2760+ VL v23, 0(R1) use v22 to test decoder 003E46 E767 0004 1C38 0000004 2761+ VESRL V22, V23, 4, 1 test instruction (dest is a source) 003E52 E760 5030 080E 00003E20 2762+ VST V22, V1081 save v1 output 003E58 07FB 2764+RE81 DC 0F 003E5C 00100040 01020408 2766+ DR0P R5 003E5C 00100040 01020408 01120448 0AACODDF' result			
003E28			
003E30 0000000 00000000 2756+ DS 2FD gap 003E40 2758+X81 DS 0F 003E40 E310 5014 0014 0014 00000014 2759+ LGF R1, V3ADDR load v3 source 003E46 E771 0000 0806 00000000 2760+ VL v23, 0(R1) use v22 to test decoder 003E4C E767 0004 1C38 0000004 2761+ VESRL V22, V23, 4, 1 test instruction (dest is a source) 003E52 E760 5030 080E 00003E20 2762+ VST V22, V1081 save v1 output 003E5C 003E5C 2765+ DROP R5 003E5C 00100040 01020408 01120448 0AACODDF' result			
003E38 00000000 000000000000000000000000	000F00 0000000 0000000 0FF0 DG OFF		
2757+* 2758+X81 DS 0F 003E40 E310 5014 0014 00000014 2759+ LGF R1, V3ADDR load v3 source 003E46 E771 0000 0806 00000000 2760+ VL v23, 0(R1) use v22 to test decoder 003E4C E767 0004 1C38 00000004 2761+ VESRL V22, V23, 4, 1 test instruction (dest is a source) 003E5Z E760 5030 080E 00003E20 2762+ VST V22, V1081 save v1 output 003E5B 07FB 2763+ BR R11 return 003E5C 003E5C 2764+RE81 DC 0F 003E5C 00100040 01020408 2766 DC XL16' 00100040 01020408 01120448 0AACODDF' result			
2758+X81   DS   OF   OGSE40   E310   5014   0014   OGSE40   E310   5014   0014   OGSE40   E310   5014   0014   OGSE40   E771   OGSE46   E771   OGSE56   OG			
003E40 E310 5014 0014 00000014 2759+ LGF R1, V3ADDR load v3 source 003E46 E771 0000 0806 00000000 2760+ VL v23, 0(R1) use v22 to test decoder 003E4C E767 0004 1C38 00000004 2761+ VESRL V22, V23, 4, 1 test instruction (dest is a source) 003E52 E760 5030 080E 00003E20 2762+ VST V22, V1081 save v1 output 003E58 07FB 2763+ BR R11 return 003E5C 2764+RE81 DC 0F 003E5C 00100040 01020408 2766+ DR0P R5 003E5C 00100040 01020408 01120448 0AACODDF' result			
003E46       E771       0000       0806       00000000       2760+       VL       v23, 0(R1)       use v22 to test decoder         003E4C       E767       0004       1C38       00000004       2761+       VESRL       V22, V23, 4, 1       test instruction (dest is a source)         003E52       E760       5030       080E       00003E20       2762+       VST       V22, V1081       save v1 output         003E5C       2763+       BR       R11       return         003E5C       2765+       DROP       R5         003E5C       00100040       01020408       01120448       0AAC0DDF'       result         003E64       01120448       0AAC0DDF       C       XL16' 00100040       01020408       01120448       0AAC0DDF'       result			
003E4C       E767 0004 1C38       00000004 2761+       VESRL V22, V23, 4, 1       test instruction (dest is a source)         003E52       E760 5030 080E       00003E20 2762+       VST V22, V1081       save v1 output         003E58       07FB       2763+       BR R11       return         003E5C       2764+RE81 DC 0F       0F         003E5C       2765+       DROP R5         003E5C       00100040 01020408       2766       DC XL16' 00100040 01020408 01120448 0AAC0DDF'       result         003E64       01120448 0AAC0DDF	003E46 E771 0000 0806		
003E58 07FB 2763+ BR R11 return 003E5C 2764+RE81 DC 0F 003E5C 2765+ DR0P R5 003E5C 00100040 01020408 2766 DC XL16' 00100040 01020408 01120448 0AAC0DDF' result 003E64 01120448 0AAC0DDF	003E4C E767 0004 1C38 00000004 2761+ VESRL V22, V23, 4, 1 test instruction (dest is	a source	<b>e</b> )
003E5C 2764+RE81 DC 0F 003E5C 2765+ DROP R5 003E5C 00100040 01020408 2766 DC XL16'00100040 01020408 01120448 0AACODDF' result 003E64 01120448 0AACODDF	003E52 E760 5030 080E		
003E5C			
003E5C 00100040 01020408			
003E64		moc1+	
		result	
		v2	

ASMA Ver.	0. 7. 0 zvector	r-e7-12-elementS	Shi ft				03 Apr 2025 15: 37: 25 Page	63
LOC	OBJECT CODI	E ADDR1	ADDR2	STMT				
00003E74	11224488 AACCI	DDFF						
				2768	VDC A	LIEGDI # 4		
00003E80				2769 2770+	VRS_A DS	VESRL, 7, 1 OFD		
00003E80		00003E80		2771+	USING	*, <b>R5</b>	base for test data and test routine	
00003E80 00003E84	00003ED0 0052			2772+T82 2773+	DC DC	A(X82) H' 82'	address of test routine test number	
00003E84	0032			2774+	DC	X' 00'	test number	
00003E87	01			2775+	DC	HL1' 1'	m4 D2	
00003E88 00003E8C	00000007 E5C5E2D9 D3404	1040		2776+ 2777+	DC DC	F' 7' CL8' VESRL'	instruction name	
00003E94	00003EFC			2778+	DC	A(RE82+16)	address of v3 source	
00003E98 00003E9C	00000010 00003EEC			2779+ 2780+REA82	DC DC	A(16) A(RE82)	result length result address	
00003EA0	00000000 00000			2781+	DS	2FD	gap	
00003EA8 00003EB0	00000000 00000			2782+V1082	DS	XL16	V1 output	
00003EB0	00000000 00000			2702+V1002	DЗ	ALIU	vi oucpuc	
00003EC0 00003EC8	00000000 00000			2783+	DS	2FD	gap	
	00000000 00000	7000		2784+*				
00003ED0 00003ED0	E310 5014 0014	1	00000014	2785+X82 2786+	DS LGF	OF R1, V3ADDR	load v3 source	
00003ED0	E771 0000 0806		00000014	2787+	VL	v23, 0(R1)	use v22 to test decoder	
00003EDC	E767 0007 1C38		0000007	2788+	VESRL	V22, V23, 7, 1	test instruction (dest is a source)	
00003EE2 00003EE8	E760 5030 0801 07FB	<u>'</u>	00003EB0	2789+ 2790+	VST BR	V22, V1082 R11	save v1 output return	
00003EEC				2791+RE82	DC	0F		
00003EEC 00003EEC	00020008 00200	0081		2792+ 2793	DROP DC	R5 XL16' 00020008	00200081 00220089 015501BB' result	
00003EF4	00220089 01550	)1BB						
00003EFC 00003F04	01020408 10204 11224488 AACCI			2794	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
00000101	11221100 111001	7211		2795				
00003F10				2796 2797+	VRS_A DS	VESRL, 8, 1 OFD		
00003F10		00003F10		2798+	USING	*, <b>R</b> 5	base for test data and test routine	
00003F10 00003F14	00003F60 0053			2799+T83 2800+	DC DC	A(X83) H' 83'	address of test routine test number	
00003F16	00			<b>2801</b> +	DC	X' 00'	cest number	
00003F17 00003F18	01 00000008			2802+ 2803+	DC DC	HL1' 1' F' 8'	m4 D2	
00003F18	E5C5E2D9 D3404	1040		2804+	DC DC	CL8' VESRL'	instruction name	
00003F24	00003F8C			<b>2805</b> +	DC	A(RE83+16)	address of v3 source	
00003F28 00003F2C	00000010 00003F7C			2806+ 2807+REA83	DC DC	A(16) A(RE83)	result length result address	
00003F30	00000000 00000			2808+	DS	2FD	gap	
00003F38 00003F40	00000000 00000			2809+V1083	DS	XL16	V1 output	
00003F48	00000000 00000	0000						
00003F50 00003F58	000000000000000000000000000000000000			2810+	DS	2FD	gap	
				2811+*	D.C.	OF		
00003F60 00003F60	E310 5014 0014	1	00000014	2812+X83 2813+	DS LGF	OF R1, V3ADDR	load v3 source	
00003F66	E771 0000 0806		00000000	2814+	VL	v23, 0(R1)	use v22 to test decoder	

ASMA Ver.	0. 7. 0 zv	ector-e7-1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page	64
LOC	OBJECT	CODE	ADDR1	ADDR2	STM				
00003F6C 00003F72	E767 0008 E760 5030			00000008 00003F40	2815+ 2816+	VST	V22, V23, 8, 1 V22, V1083	test instruction (dest is a source) save v1 output	
00003F78 00003F7C 00003F7C	07FB				2817+ 2818+RE83 2819+	BR DC DROP	R11 OF R5	return	
00003F7C 00003F84	00010004 00110044				2820	DC	XL16' 00010004	00100040 00110044 00AA00DD' result	
00003F8C 00003F94	01020408 11224488				2821	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
					2822 2823		VESRL, 9, 1		
00003FA0 00003FA0 00003FA0	00003FF0		00003FA0		2824+ 2825+ 2826+T84	DS USING DC	0FD *, R5 A(X84)	base for test data and test routine address of test routine	
00003FA4 00003FA6	0054 00				2827+ 2828+	DC DC	H' 84' X' 00'	test number	
00003FA7 00003FA8	01 00000009				2829+ 2830+	DC DC	HL1' 1' F' 9'	m4 D2	
00003FAC 00003FB4	E5C5E2D9 0000401C	D3404040			2831+ 2832+	DC DC	CL8' VESRL' A(RE84+16)	instruction name address of v3 source	
00003FB8 00003FBC	00000010 0000400C				2833+ 2834+REA84	DC DC	A(16) A(RE84)	result length result address	
00003FC0	0000000				2835+	DS	2FD	gap	
00003FC8 00003FD0 00003FD8	00000000 00000000 00000000	0000000 0000000			2836+V1084	DS	XL16	V1 output	
00003FE0 00003FE8	00000000				2837+ 2838+*	DS	2FD	gap	
00003FF0	T040 F044	0044		00000044	2839+X84	DS	OF		
00003FF0 00003FF6	E310 5014 E771 0000			00000014 00000000	2840+ 2841+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decoder	
00003FFC 00004002 00004008	E767 0009 E760 5030 07FB			00000009 00003FD0	2842+ 2843+ 2844+	VESRL VST BR	V22, V23, 9, 1 V22, V1084 R11	test instruction (dest is a source) save v1 output return	
0000400C 0000400C 0000400C	00000002	00080020			2845+RE84 2846+ 2847	DC DROP DC	0F R5 XL16' 00000002	00080020 00080022 0055006E' result	
	00080022 01020408 11224488	10204080			2848	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
00004030					2849 2850 2851+	VRS_A DS	VESRL, 16, 1 OFD		
00004030 00004030 00004034	00004080 0055		00004030		2852+ 2853+T85 2854+	USI NG DC DC		base for test data and test routine address of test routine test number	
00004036 00004037	00 01				2855+ 2856+	DC DC	X' 00' HL1' 1'	m4	
00004038 0000403C 00004044	00000010 E5C5E2D9 000040AC	D3404040			2857+ 2858+ 2859+	DC DC DC	F' 16' CL8' VESRL' A(RE85+16)	D2 instruction name address of v3 source	
00004048 0000404C 00004050	00000010 0000409C 00000000	0000000			2860+ 2861+REA85 2862+	DC DC DS	A(16) A(RE85) 2FD	result length result address	
00004050	00000000				& <b>0</b> U&†	DS	&F D	gap	

			l2-elementS					03 Apr 2025 15: 37: 25 Page	
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
0004060 0004068	00000000 0 00000000 0				2863+V1085	DS	XL16	V1 output	
0004070 0004078	00000000 0 00000000 0				2864+	DS	2FD	gap	
0004000					2865+*	D.C.	<b>OF</b>		
0004080	E010 F014	0014		00000014	2866+X85	DS	OF	1 1 0	
0004080	E310 5014			00000014	2867+	LGF	R1, V3ADDR	load v3 source	
0004086 000408C	E771 0000			00000000	2868+	VL	v23, 0(R1) V22, V23, 16, 1	use v22 to test decoder	
004080	E767 0010 E760 5030			00000010 00004060	2869+ 2870+	VESKL VST	V22, V23, 10, 1 V22, V1085	test instruction (dest is a source)	
004092	07FB	UOUL		00004000	2871+	BR	R11	save v1 output	
004098 00409C	U/FB				2872+RE85	DC	OF	return	
00409C 00409C					2873+	DROP	R5		
00409C 00409C	01020408 1	0204080			2874	DKOP DC		0204080 11224488 AACCDDFF' result	
00409C 0040A4	11224488 A				2014	DC	ALIU UIU&U4U0 I	ONUTION IINNTION MACCUUIT TESUIT	
0040A4 0040AC	01020408 1				2875	DC	XI 16' 01020402 1	0204080 11224488 AACCDDFF' v2	
0040AC 0040B4	11224488 A					ЪС	AL10 01020408 1	0204000 11224400 AACCDDFF V2	
					2876 2877	VRS A	VESRL, 17, 1		
0040C0					2878+	DS DS	OFD		
0040C0			000040C0		2879+	USING		base for test data and test routine	
0040C0	00004110		00001000		2880+T86	DC	A(X86)	address of test routine	
0040C4	0056				2881+	DC	H' 86'	test number	
0040C6	00				2882+	DC	X' 00'	cese number	
0040C7	01				2883+	DC	HL1' 1'	m4	
0040C8	00000011				2884+	DC	F' 17'	D2	
0040CC	E5C5E2D9 D	3404040			2885+	DC	CL8' VESRL'	instruction name	
0040D4	0000413C	0101010			2886+	DC	A(RE86+16)	address of v3 source	
0040D8	00000010				2887+	DC	A(16)	result length	
0040DC	0000412C				2888+REA86	DC	A(RE86)	result address	
0040E0	00000000 0	0000000			2889+	DS	2FD	gap	
0040E8	00000000 0							8 1	
0040F0	00000000 0				2890+V1086	DS	XL16	V1 output	
0040F8	00000000 0	0000000						1	
004100	00000000 0	0000000			2891+	DS	2FD	gap	
004108	00000000 0	0000000							
					2892+*				
004110					2893+X86	DS	<b>0F</b>		
004110	E310 5014			0000014	2894+	LGF	R1, V3ADDR	load v3 source	
004116	E771 0000			0000000	2895+	VL	v23, 0(R1)	use v22 to test decoder	
00411C	E767 0011			00000011	2896+		V22, V23, 17, 1	test instruction (dest is a source)	
004122	E760 5030	080E		000040F0	2897+	VST	V22, V1086	save v1 output	
004128	07FB				2898+	BR	R11	return	
00412C					2899+RE86	DC	0F		
00412C	00040004	0100010			2900+	DROP	R5	00100010 00010011	
00412C					2901	DC	XL16' 00810204 0	08102040 08912244 55666EFF' result	
004134					0000	D.C.	W 40104000400 4	0004000 44004400 AAGGREEN	
	01020408 1 11224488 A				2902	DC	XL16' 01020408 1	0204080 11224488 AACCDDFF' v2	
JU1144	11224400 A	ACCUUTT			2903				
					2904 * Word				
					2905	VRS A	<b>VESRL</b> , 0, 2		
					2906+	DS	OFD		
0004150					≈300 T	<b>D</b> D			
0004150 0004150			00004150		2907+	USING		base for test data and test routine	
	000041A0		00004150					base for test data and test routine address of test routine	

ASMA Ver.	0. 7. 0 zvector- e7-1	12-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 66
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00004156	00			2910+	DC	X' 00'	
00004157	02			2911+	DC	HL1' 2'	m <del>A</del>
00004158	00000000 Ergreno po 404040			2912+	DC	F' 0'	D2
0000415C 00004164	E5C5E2D9 D3404040 000041CC			2913+ 2914+	DC DC	CL8' VESRL' A(RE87+16)	instruction name address of v3 source
00004164	00004100			2914+	DC DC	A(16)	result length
00004168 0000416C	0000010 000041BC			2916+REA87	DC	A(RE87)	result address
00004170	0000000 00000000			2917+	DS	2FD	gap
00004178	0000000 00000000						8.1
00004180	0000000 00000000			2918+V1087	DS	XL16	V1 output
00004188	00000000 00000000			0040	<b>D</b> .C	O.T.D.	
00004190	00000000 00000000			2919+	DS	2FD	gap
00004198	00000000 00000000			2920+*			
000041A0				2921+X87	DS	0F	
000041A0	E310 5014 0014		00000014	2922+	LGF	R1, V3ADDR	load v3 source
000041A6	E771 0000 0806		0000000	2923+	VL	v23, 0(R1)	use v22 to test decoder
000041AC	E767 0000 2C38		00000000	2924+		V22, V23, 0, 2	test instruction (dest is a source)
000041B2	E760 5030 080E		00004180	2925+	VST	V22, V1087	save v1 output
000041B8	07FB			2926+ 2927+RE87	BR DC	R11 OF	return
000041BC 000041BC				2927+ <b>REO</b> 7 2928+	DROP	R5	
000041BC	01020408 10204080			2929	DC		204080 11224488 AACCDDFF' result
000041C4	11224488 AACCDDFF			2020			
000041CC	01020408 10204080			2930	DC	XL16' 01020408 102	204080 11224488 AACCDDFF' v2
000041D4	11224488 AACCDDFF						
				2931	VDC A	VECDI 1 0	
000041E0				2932 2933+	VKS_A DS	VESRL, 1, 2 OFD	
000041E0		000041E0		2934+	USING		base for test data and test routine
000041E0	00004230	00001120		2935+T88	DC	A(X88)	address of test routine
000041E4	0058			2936+	DC	H' 88'	test number
000041E6				2937+	DC	X' 00'	_
000041E7	02			2938+	DC	HL1'2'	m4 Do
000041E8 000041EC	00000001 E5C5E2D9 D3404040			2939+ 2940+	DC DC	F' 1' CL8' VESRL'	D2 instruction name
000041EC 000041F4	0000425C			2941+	DC	A(RE88+16)	address of v3 source
000041F8	00000010			2942+	DC	A(16)	result length
000041FC	0000424C			2943+REA88	DC	A(RE88)	result address
00004200	00000000 00000000			2944+	DS	2FD	gap
00004208	00000000 00000000			9045 - V1000	DC.	VI 10	V1 output
00004210 00004218	00000000 00000000 0000000 00000000			2945+V1088	DS	XL16	V1 output
00004218	0000000 0000000			2946+	DS	2FD	gap
00004228	0000000 00000000			., 0 _ 0 .	_~		or
				2947+*			
00004230	T040 F044 0044		00000011	2948+X88	DS	OF	
00004230	E310 5014 0014		00000014	2949+	LGF	R1, V3ADDR	load v3 source
00004236 0000423C	E771 0000 0806 E767 0001 2C38		00000000 00000001	2950+ 2951+	VL VFSRI	v23, 0(R1) V22, V23, 1, 2	use v22 to test decoder test instruction (dest is a source)
00004230	E760 5030 080E		0000001	2952+	VESKE	V22, V23, 1, 2 V22, V1088	save v1 output
00004248	07FB			2953+	BR	R11	return
0000424C				2954+RE88	DC	<b>OF</b>	
0000424C	00010001 00100010			2955+		R5	100040 00040044 550005555
0000424C	00810204 08102040			2956	DC	XL16' 00810204 083	102040 08912244 55666EFF' result
00004254	08912244 55666EFF						

										Page
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI					
	01020408 11224488				2957	DC	XL16' 01020408	10204080 11224488 AACCDDFF'	v2	
					2958 2959	VRS A	VESRL, 4, 2			
004270					2960+	DS	OFD			
004270			00004270		2961+	USING		base for test data and te	st routin	е
004270	000042C0				2962+T89	DC	A(X89)	address of test routine		
004274	0059				2963+	DC	H' 89'	test number		
004276	00				2964+	DC	X' 00'			
004277	02				<b>2965</b> +	DC	HL1' 2'	m4		
004278	00000004				2966+	DC	F' 4'	D2		
00427C	E5C5E2D9	D3404040			2967+	DC	CL8' VESRL'	instruction name		
004284	000042EC				2968+	DC	A(RE89+16)	address of v3 source		
004288	00000010				2969+	DC	A(16)	result length		
00428C	000042DC	0000000			2970+REA89	DC	A(RE89)	result address		
004290	0000000				2971+	DS	2FD	gap		
0004298 00042A0	00000000				2972+V1089	DS	XL16	V1 output		
0042AU 0042A8	0000000				~31~+V1U09	אס	VIIO	V1 output		
0042B0	0000000				2973+	DS	2FD	gan		
0042B0	0000000				₩ <b>010</b> T	טע	≈1 D	gap		
OU INDU	3000000				2974+*					
00042C0					2975+X89	DS	<b>OF</b>			
00042C0	E310 5014	0014		00000014	2976+	LGF	R1, V3ADDR	load v3 source		
0042C6	E771 0000			00000000	2977+	VL	v23, 0(R1)	use v22 to test decoder		
00042CC	E767 0004			00000004	2978+		V22, V23, 4, 2	test instruction (dest is	a source	)
00042D2	E760 5030	080E		000042A0	2979+	VST	V22, V1089	save v1 output		
00042D8	07FB				2980+	BR	R11	return		
00042DC					2981+RE89	DC	<b>0F</b>			
00042DC					2982+	DROP	<b>R5</b>		_	
	00102040				2983	DC	XL16' 00102040	01020408 01122448 OAACCDDF'	resul t	
00042E4	01122448				0004	D.C	WI 401 04000 400	10001000 11001100 1100000		
	01020408				2984	DC	XL16' 01020408	10204080 11224488 AACCDDFF'	$\mathbf{v2}$	
JUU42F4	11224488	AACCDDFF			0007					
					2985	VDC A	VECDI 7 0			
0004300					2986 2987+	VRS_A DS	VESRL, 7, 2			
004300			00004300		2988+	USI NG	0FD * P5	base for test data and te	st routin	Δ.
004300	00004350		00004300		2989+T90	DC	A(X90)	address of test routine	SC TOUCTIO	
004304	00004330 005A				2990+	DC	H' 90'	test number		
004306	00				2991+	DC	X' 00'	COOC ALMINION		
004307	02				2992+	DC	HL1' 2'	m4		
004308	00000007				2993+	DC	F' 7'	D2		
00430C	E5C5E2D9	D3404040			2994+	DC	CL8' VESRL'	instruction name		
0004314	0000437C				2995+	DC	A(RE90+16)	address of v3 source		
0004318	0000010				2996+	DC	A(16)	result length		
000431C	0000436C				2997+REA90	DC	A(RE90)	result address		
0004320	0000000				2998+	DS	2FD	gap		
0004328	0000000				0000 1/4000	DC	VI 10	¥74		
0004330	0000000				2999+V1090	DS	XL16	V1 output		
0004338	0000000				2000	DC.	OED	ata a		
/ / / / / /	0000000				3000+	DS	2FD	gap		
0004340 0004348	0000000	0000000			3001+*					
	0000000	0000000			3001+* 3002+X90	DS	<b>OF</b>			

ASMA Ver.	0. 7. 0 zvector- e7-	12-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 68
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00004356 0000435C 00004362	E771 0000 0806 E767 0007 2C38 E760 5030 080E		00000000 00000007 00004330	3004+ 3005+ 3006+	VL VESRL VST	v23, 0(R1) V22, V23, 7, 2 V22, V1090	use v22 to test decoder test instruction (dest is a source) save v1 output
00004368 0000436C 0000436C	07FB		00001000	3007+ 3008+RE90 3009+	BR DC DROP	R11 OF R5	return
0000436C 00004374	00020408 00204081 00224489 015599BB			3010	DC	XL16' 00020408	00204081 00224489 015599BB' result
0000437C 00004384	01020408 10204080 11224488 AACCDDFF			3011 3012	DC	XL16 01020408	10204080 11224488 AACCDDFF' v2
00004390 00004390		00004390		3013 3014+ 3015+	VRS_A DS USING	VESRL, 8, 2 OFD * DE	base for test data and test routine
00004390 00004394 00004396	000043E0 005B 00	00004390		3015+ 3016+T91 3017+ 3018+	DC DC DC	A(X91) H' 91' X' 00'	address of test routine test number
00004397 00004398 0000439C	02 00000008 E5C5E2D9 D3404040			3019+ 3020+ 3021+	DC DC DC	HL1' 2' F' 8' CL8' VESRL'	m4 D2 instruction name
000043A4 000043A8 000043AC	0000440C 00000010 000043FC			3022+ 3023+ 3024+REA91	DC DC DC	A(RE91+16) A(16) A(RE91)	address of v3 source result length result address
000043B0 000043B8 000043C0	00000000 00000000 00000000 00000000 000000			3025+ 3026+V1091	DS DS	2FD XL16	gap V1 output
000043C8 000043D0 000043D8	00000000 00000000 00000000 00000000 000000			3027+	DS	2FD	gap
000043E0 000043E0	E310 5014 0014		00000014	3028+* 3029+X91 3030+	DS LGF	OF R1, V3ADDR	load v3 source
000043E6 000043EC 000043F2	E767 0008 2C38 E760 5030 080E		00000000 00000008 000043C0	3031+ 3032+ 3033+	<b>VST</b>	v23, 0(R1) V22, V23, 8, 2 V22, V1091	use v22 to test decoder test instruction (dest is a source) save v1 output
000043F8 000043FC 000043FC	07FB			3034+ 3035+RE91 3036+	BR DC DROP	R11 OF R5	return
000043FC 00004404 0000440C				3037 3038	DC DC		00102040 00112244 00AACCDD' result 10204080 11224488 AACCDDFF' v2
00004414	11224488 AACCDDFF			3039 3040	VRS_A	VESRL, 9, 2	
00004420 00004420 00004420	00004470	00004420		3041+ 3042+ 3043+T92	DS USING DC	OFD *, R5 A(X92)	base for test data and test routine address of test routine
00004424 00004426 00004427	005C 00 02			3044+ 3045+ 3046+	DC DC DC	H' 92' X' 00' HL1' 2'	test number m4
00004428 0000442C 00004434	00000009 E5C5E2D9 D3404040 0000449C			3047+ 3048+ 3049+	DC DC DC	F' 9' CL8' VESRL' A(RE92+16)	D2 instruction name address of v3 source
00004438 0000443C 00004440	00000010 0000448C 00000000 00000000			3050+ 3051+REA92 3052+	DC DC DS	A(16) A(RE92) 2FD	result length result address gap

ASMA Ver.	0. 7. 0 zvector-e7-1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 69
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
00004448	0000000 00000000						
00004450	0000000 00000000			3053+V1092	DS	XL16	V1 output
00004458 00004460 00004468	00000000 00000000 0000000 00000000 000000			3054+	DS	2FD	gap
00004470				3055+* 3056+X92	DS	<b>OF</b>	
00004470	E310 5014 0014		0000014	3057+	LGF	R1, V3ADDR	load v3 source
00004476	E771 0000 0806		00000000	3058+	VL	v23, 0(R1)	use v22 to test decoder
0000447C 00004482	E767 0009 2C38 E760 5030 080E		00000009 00004450	3059+ 3060+	VESRL VST	V22, V23, 9, 2 V22, V1092	test instruction (dest is a source) save v1 output
00004488	07FB		00001100	3061+	BR	R11	return
0000448C				3062+RE92	DC	OF	
0000448C 0000448C	00008102 00081020			3063+ 3064	DROP DC	R5 XL16' 00008102	00081020 00089122 0055666E' result
00004494	00089122 0055666E						
	01020408 10204080 11224488 AACCDDFF			3065	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2
000044A4	11224400 AACCDDIT			3066			
00004400				3067	VRS_A	VESRL, 16, 2	
000044B0 000044B0		000044B0		3068+ 3069+	DS USI NG	OFD * R5	base for test data and test routine
000044B0	00004500	000011B0		3070+T93	DC	A(X93)	address of test routine
000044B4	005D			3071+	DC	H' 93'	test number
000044B6 000044B7	00 02			3072+ 3073+	DC DC	X' 00' HL1' 2'	m4
000044B8	0000010			3074+	DC	F' 16'	D2
000044BC 000044C4	E5C5E2D9 D3404040 0000452C			3075+ 3076+	DC DC	CL8' VESRL' A(RE93+16)	instruction name address of v3 source
000044C4 000044C8	00004320			3077+	DC	A(16)	result length
000044CC	0000451C			3078+REA93	DC	A(RE93)	result address
000044D0 000044D8	0000000 00000000 0000000 00000000			3079+	DS	2FD	gap
000044E0	0000000 00000000			3080+V1093	DS	XL16	V1 output
000044E8 000044F0	0000000 00000000 0000000 00000000			3081+	DS	2FD	dan
000044F0 000044F8	0000000 0000000			3001+	DЗ	λΓ <i>U</i>	gap
00004500				3082+*	DC	OE	
00004500 00004500	E310 5014 0014		00000014	3083+X93 3084+	DS LGF	OF R1, V3ADDR	load v3 source
00004506	E771 0000 0806		00000000	3085+	VL	v23, 0(R1)	use v22 to test decoder
0000450C 00004512	E767 0010 2C38 E760 5030 080E		00000010 000044E0	3086+ 3087+	VESRL VST	V22, V23, 16, 2 V22, V1093	test instruction (dest is a source) save v1 output
00004512	07FB		UUUU44EU	3088+	BR	R11	return
0000451C				3089+RE93	DC	0F	
0000451C 0000451C	00000102 00001020			3090+ 3091	DROP DC	R5 XL16' 00000102	00001020 00001122 0000AACC' result
00004524	00001122 0000AACC						
	01020408 10204080 11224488 AACCDDFF			3092	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2
				3093	VDC A	VECDI 17 0	
00004540				3094 3095+	VRS_A DS	VESRL, 17, 2 OFD	
00004540	00004800	00004540		3096+	USING	*, <b>R</b> 5	base for test data and test routine
00004540 00004544	00004590 005E			3097+T94 3098+	DC DC	A(X94) H' 94'	address of test routine test number
00004344	UUJE			3030±	DС	11 34	Cest Humber

		12-elementS					03 Apr 2025 15: 37: 25 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0004546	00			3099+	DC	X' 00'	
004547	02			3100+	DC	HL1' 2'	m4
004548	00000011			3101+	DC	F' 17'	D2
<b>00454C</b>	E5C5E2D9 D3404040			3102+	DC	CL8' VESRL'	instruction name
004554	000045BC			3103+	DC	A(RE94+16)	address of v3 source
004558	00000010			3104+	DC	A(16)	result length
00455C	000045AC			3105+REA94	DC	A(RE94)	result address
004560	00000000 00000000			3106+	DS	2FD	gap
0004568	00000000 00000000			0107 11004	DC	VI 10	<b>T</b> 74
004570	00000000 00000000			3107+V1094	DS	XL16	V1 output
004578	00000000 00000000			0100.	DC	OED	
004580	00000000 00000000			3108+	DS	2FD	gap
004588	00000000 00000000			3109+*			
004590				3110+X94	DC	ΛE	
004590	E310 5014 0014		0000014	3110+x94 3111+	DS LGF	OF R1, V3ADDR	load v3 source
004596	E771 0000 0806		00000014	3111+ 3112+	VL	v23, 0(R1)	use v22 to test decoder
00459C	E767 0011 2C38		0000000	3113+		V23, U(R1) V22, V23, 17, 2	test instruction (dest is a source)
00453C	E760 5030 080E		0000011	3114+	VESKE	V22, V23, 17, 2 V22, V1094	save v1 output
0045A2	07FB		00004370	3115+	BR	R11	return
0045AC	OIID			3116+RE94	DC	OF	1 CCui ii
0045AC				3117+	DROP	R5	
0045AC	00000081 00000810			3118	DC		00000810 00000891 00005566' result
0045B4	00000891 00005566			0110	DO	ALIO OUOUUUI	Tesure
0045BC	01020408 10204080			3119	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2
0045C4	11224488 AACCDDFF			0110	20	11210 01020100	10001000 1100 110002211
				3120			
				3121	VRS_A	VESRL, 32, 2	
00045D0				3122+	DS	OFD	
00045D0		000045D0		3123+	USING		base for test data and test routine
00045D0	00004620			3124+T95	DC	A(X95)	address of test routine
0045D4	005F			3125+	DC	H' 95'	test number
0045D6	00			3126+	DC	X' 00'	
0045D7	02			3127+	DC	HL1'2'	m4
0045D8	00000020			3128+	DC	F' 32'	D2
00045DC	E5C5E2D9 D3404040			3129+	DC	CL8' VESRL'	instruction name
00045E4	0000464C			3130+	DC	A(RE95+16)	address of v3 source
0045E8	00000010			3131+	DC	A(16)	result length
0045EC	0000463C			3132+REA95	DC	A(RE95)	result address
0045F0	00000000 00000000			3133+	DS	2FD	gap
0045F8	00000000 00000000			2124 W1005	nc	VI 10	V1 outnut
0004600 0004608	00000000 00000000 0000000 00000000			3134+V1095	DS	XL16	V1 output
004610	0000000 0000000			3135+	DS	2FD	ďan
004618	0000000 0000000			3133 <sup>+</sup>	טע	ωI'U	gap
004010	0000000 0000000			3136+*			
004620				3137+X95	DS	<b>OF</b>	
004620	E310 5014 0014		0000014	3138+	LGF	R1, V3ADDR	load v3 source
	E771 0000 0806		00000014		VL	v23, 0(R1)	use v22 to test decoder
004626	E767 0020 2C38		0000000			V23, U(R1) V22, V23, 32, 2	test instruction (dest is a source)
			00004600	3141+	VESILE	V22, V1095	save v1 output
00462C	E/60 5030 0X0E		33301000			R11	
00462C 004632	E760 5030 080E 07FB			3142+	DN.		return
00462C 004632 004638	07FB			3142+ 3143+RE95	BR DC		return
0004626 000462C 0004632 0004638 000463C				3143+RE95	DC	<b>0F</b>	recurn
00462C 004632 004638	07FB					OF R5	10204080 11224488 AACCDDFF' result

										Page
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI					
00464C 004654	01020408 11224488				3146	DC	XL16' 01020408	10204080 11224488 AACCDDFF'	v2	
					3147 3148	VRS A	VESRL, 33, 2			
004660					3149+	DS_n	OFD			
004660			00004660		3150+	USING		base for test data and to	est routin	e
004660	000046B0				3151+T96	DC	A(X96)	address of test routine		
04664	0060				3152+	DC	H' 96'	test number		
004666	00				3153+	DC	X' 00'	_		
04667	02				3154+	DC	HL1'2'	m4		
04668	00000021	D2404040			3155+	DC	F' 33'	D2		
0466C 04674	E5C5E2D9 1 000046DC	D34U4U4U			3156+ 3157+	DC DC	CL8' VESRL' A(RE96+16)	instruction name address of v3 source		
04678	00004600				3158+	DC DC	A(RE90+10) A(16)	result length		
0467C	00000010 000046CC				3159+REA96	DC	A(RE96)	result address		
04680	00000000	00000000			3160+	DS	2FD	gap		
004688	00000000				- <b></b>	-~	<b>-</b>	<b>5</b> r		
004690	00000000				3161+V1096	DS	XL16	V1 output		
004698	00000000							*		
0046A0	00000000				3162+	DS	2FD	gap		
046A8	0000000	0000000						- -		
0.4070					3163+*	D.C	<b>0</b> E			
046B0	E010 F011	0014		00000011	3164+X96	DS	OF	1 1 0		
046B0	E310 5014			00000014	3165+	LGF	R1, V3ADDR	load v3 source		
046B6	E771 0000 E767 0021			00000000	3166+	VL VECDI	v23, 0(R1)	use v22 to test decoder		•
0046BC 0046C2	E760 5030			00000021 00004690	3167+ 3168+	VESKL	V22, V23, 33, 2 V22, V1096	test instruction (dest is	s a source	)
046C2 046C8	07FB	UOUE		00004090	3169+	VS1 BR	R11	save v1 output return		
0046CC	OTTD				3170+RE96	DC DC	OF	1 ecui ii		
0046CC					3171+	DROP	R5			
0046CC	00810204	08102040			3172	DC		08102040 08912244 55666EFF'	resul t	
0046D4	08912244									
046DC	01020408				3173	DC	XL16' 01020408	10204080 11224488 AACCDDFF'	v2	
046E4	11224488	AACCDDFF								
					3174					
					3175 * Double		VECDI O O			
OAREO					3176		VESRL, 0, 3			
046F0 046F0			000046F0		3177+ 3178+	DS USING	0FD * R5	base for test data and to	ast routin	
)046F0	00004740		00004010		3179+T97	DC	A(X97)	address of test routine	sst IUUtIII	Æ
046F4	0061				3180+	DC	H' 97'	test number		
0046F6	00				3181+	DC	X' 00'			
0046F7	03				3182+	DC	HL1'3'	m4		
0046F8	00000000				3183+	DC	F' 0'	<b>D2</b>		
0046FC	E5C5E2D9	D3404040			3184+	DC	CL8' VESRL'	instruction name		
004704	0000476C				3185+	DC	A(RE97+16)	address of v3 source		
004708	00000010				3186+	DC	A(16)	result length		
00470C	0000475C	0000000			3187+REA97	DC	A(RE97)	result address		
004710	00000000				3188+	DS	2FD	gap		
004718	00000000				3189+V1097	DS	XL16	V1 output		
ነበ <i>ለ</i> 79በ					0100±1109 <i>1</i>	טט	ALIU	vi oucpuc		
	()()()()()()()()()()()									
004728	00000000				3190+	DS	2FD	gan		
004720 004728 004730 004738	00000000	0000000			3190+	DS	2FD	gap		
004728 004730		0000000			3190+ 3191+*	DS	2FD	gap		

3241+REA99

DC

A(RE99)

result address

0000482C

0000487C

ASMA Ver.	0. 7. 0 zvector-e7-1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page	73
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
		IDDKI	ADDIV.		<b></b>			
00004830 00004838	00000000 00000000 0000000 00000000			3242+	DS	2FD	gap	
00004838	0000000 0000000			3243+V1099	DS	XL16	V1 output	
00004848	00000000 00000000			0044	D.C.	OFIR	<del>-</del>	
00004850 00004858	00000000 00000000 0000000 00000000			3244+	DS	2FD	gap	
00001000	0000000			3245+*				
00004860	F010 F014 0014		00000014	3246+X99	DS	OF NOADDD	1 1 0	
00004860 00004866	E310 5014 0014 E771 0000 0806		00000014 00000000	3247+ 3248+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decoder	
0000486C	E767 0004 3C38		00000004	3249+	<b>VESRL</b>	V22, V23, 4, 3	test instruction (dest is a source)	
00004872	E760 5030 080E		00004840	3250+	VST	V22, V1099	save v1 output	
00004878 0000487C	07FB			3251+ 3252+RE99	BR DC	R11 OF	return	
0000487C				3253+	DROP	<b>R5</b>		
0000487C 00004884	00102040 81020408 01122448 8AACCDDF			3254	DC	XL16' 00102040	81020408 01122448 8AACCDDF' result	
0000488C	01020408 10204080			3255	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
00004894	11224488 AACCDDFF							
				3256 3257	VRS A	VESRL, 7, 3		
000048A0				3258+	DS	OFD		
000048A0	000040E0	000048A0		3259+	USING		base for test data and test routine	
000048A0 000048A4	000048F0 0064			3260+T100 3261+	DC DC	A(X100) H' 100'	address of test routine test number	
000048A6	00			3262+	DC	X' 00'		
000048A7 000048A8	03 00000007			3263+ 3264+	DC DC	HL1'3' F'7'	m4 D2	
000048AC	E5C5E2D9 D3404040			3265+	DC DC	CL8' VESRL'	instruction name	
000048B4	0000491C			3266+	DC	A(RE100+16)	address of v3 source	
000048B8 000048BC	00000010 0000490C			3267+ 3268+REA100	DC DC	A(16) A(RE100)	result length result address	
000048C0	00000000 00000000			3269+	DS	2FD	gap	
000048C8 000048D0	00000000 00000000 0000000 00000000			3270+V10100	DS	XL16	V1 output	
000048D8	0000000 0000000			3270+V10100	DЗ	ALIU	VI Output	
000048E0	0000000 0000000			3271+	DS	2FD	gap	
000048E8	00000000 00000000			3272+*				
000048F0	T040 F044 0044		0000001	3273+X100	DS	OF		
000048F0 000048F6	E310 5014 0014 E771 0000 0806		00000014 00000000	3274+ 3275+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decoder	
000048FC	E771 0000 0800 E767 0007 3C38		00000007	3276+	<b>VESRL</b>	V23, U(R1) V22, V23, 7, 3	test instruction (dest is a source)	
00004902	E760 5030 080E		000048D0	3277+	<b>VST</b>	V22, V10100	save v1 output	
00004908 0000490C	07FB			3278+ 3279+RE100	BR DC	R11 OF	return	
0000490C				3280+	DROP	<b>R5</b>		
0000490C 00004914	00020408 10204081 00224489 115599BB			3281	DC	XL16' 00020408	10204081 00224489 115599BB' result	
	01020408 10204080			3282	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
	11224488 AACCDDFF							
				3283 3284	VRS A	<b>VESRL</b> , <b>8</b> , 3		
00004930				3285+	DS	OFD		
00004930	00004080	00004930		3286+	USING		base for test data and test routine	
00004930	00004980			3287+T101	DC	A(X101)	address of test routine	

**DROP** 

DC

3334+

3335

00004A2C

00004A2C

00008102 04081020

**R5** 

XL16' 00008102 04081020 00089122 4455666E'

result

ASMA Ver.	0. 7. 0 zvector- e7- 1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page	75
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
00004A34 00004A3C	00089122 4455666E 01020408 10204080			3336	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
00004A44	11224488 AACCDDFF			3337 3338		VESRL, 16, 3		
00004A50 00004A50 00004A50	00004AA0	00004A50		3339+ 3340+ 3341+T103	DS USING DC	OFD *, R5 A(X103)	base for test data and test routine address of test routine	
00004A54 00004A56 00004A57	0067 00 03			3342+ 3343+ 3344+	DC DC DC	H' 103' X' 00' HL1' 3'	test number m4	
00004A58 00004A5C 00004A64	00000010 E5C5E2D9 D3404040 00004ACC			3345+ 3346+ 3347+	DC DC DC	F' 16' CL8' VESRL' A(RE103+16)	D2 instruction name address of v3 source	
00004A64 00004A6C 00004A70	00004ACC 00000010 00004ABC 00000000 00000000			3348+ 3349+REA103 3350+	DC DC DS	A(16) A(RE103) 2FD	result length result address	
00004A70 00004A78 00004A80 00004A88	0000000 0000000 0000000 0000000 0000000 000000			3351+V10103	DS	XL16	gap V1 output	
00004A88 00004A90 00004A98	00000000 00000000 00000000 00000000 000000			3352+	DS	2FD	gap	
00004AA0 00004AA6 00004AAC 00004AB2 00004AB8	E310 5014 0014 E771 0000 0806 E767 0010 3C38 E760 5030 080E 07FB		00000014 00000000 00000010 00004A80	3353+* 3354+X103 3355+ 3356+ 3357+ 3358+ 3359+	DS LGF VL VESRL VST BR	OF R1, V3ADDR v23, O(R1) V22, V23, 16, 3 V22, V10103 R11	load v3 source use v22 to test decoder test instruction (dest is a source) save v1 output return	
00004ABC 00004ABC 00004ABC 00004AC4	00000102 04081020 00001122 4488AACC			3360+RE103 3361+ 3362	DC DROP DC	OF R5	04081020 00001122 4488AACC' result	
00004ACC	01020408 10204080 11224488 AACCDDFF			3363	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
00004AE0				3364 3365 3366+	DS	VESRL, 17, 3 OFD		
00004AE0 00004AE0 00004AE4	00004B30 0068	00004AE0		3367+ 3368+T104 3369+	USING DC DC	A(X104) H' 104'	base for test data and test routine address of test routine test number	
00004AE6 00004AE7 00004AE8	00 03 00000011			3370+ 3371+ 3372+	DC DC DC	X' 00' HL1' 3' F' 17'	m4 D2	
00004AEC 00004AF4 00004AF8	E5C5E2D9 D3404040 00004B5C 00000010			3373+ 3374+ 3375+	DC DC DC	CL8' VESRL' A(RE104+16) A(16)	instruction name address of v3 source result length	
00004AFC 00004B00 00004B08	00004B4C 00000000 00000000 00000000 00000000			3376+REA104 3377+	DC DS	A(RE104) 2FD	result address gap	
00004B10 00004B18 00004B20	00000000 00000000 0000000 00000000 000000			3378+V10104 3379+	DS DS	XL16 2FD	V1 output gap	
00004B28 00004B30	00000000 00000000			3380+* 3381+X104	DS	OF		

ASMA Ver.	0. 7. 0 zvector-e7-1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 76
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00004B30 00004B36 00004B3C	E310 5014 0014 E771 0000 0806 E767 0011 3C38		00000014 00000000 00000011	3382+ 3383+ 3384+		R1, V3ADDR v23, 0(R1) V22, V23, 17, 3	load v3 source use v22 to test decoder test instruction (dest is a source)
00004B42 00004B48 00004B4C 00004B4C	E760 5030 080E 07FB		00004B10	3385+ 3386+ 3387+RE104 3388+	VST BR DC DROP	V22, V10104 R11 OF R5	save v1 output return
00004B4C 00004B4C 00004B54	00000081 02040810 00000891 22445566			3389	DC		02040810 00000891 22445566' result
	01020408 10204080 11224488 AACCDDFF			3390	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2
00004B70				3391 3392 3393+	DS	VESRL, 32, 3 OFD	
00004B70 00004B70 00004B74	00004BC0 0069	00004B70		3394+ 3395+T105 3396+	USI NG DC DC	A(X105) H' 105'	base for test data and test routine address of test routine test number
00004B76 00004B77 00004B78	00 03 00000020			3397+ 3398+ 3399+	DC DC DC	X' 00' HL1' 3' F' 32'	m4 D2
00004B7C 00004B84 00004B88	E5C5E2D9 D3404040 00004BEC 00000010			3400+ 3401+ 3402+	DC DC DC	CL8' VESRL' A(RE105+16) A(16)	instruction name address of v3 source result length
00004B8C 00004B90 00004B98	00004BDC 00000000 00000000 00000000 00000000			3403+REA105 3404+	DC DS	A(RE105) 2FD	result address gap
00004BA0 00004BA8 00004BB0	00000000 00000000 00000000 00000000 000000			3405+V10105 3406+	DS DS	XL16 2FD	V1 output gap
00004BB8 00004BC0	00000000 00000000			3407+* 3408+X105	DS	OF	8-1
00004BC0 00004BC6	E310 5014 0014 E771 0000 0806 E767 0020 3C38 E760 5030 080E 07FB		00000014 00000000 0000020 00004BA0	3409+ 3410+ 3411+	LGF VL	R1, V3ADDR v23, O(R1) V22, V23, 32, 3 V22, V10105 R11 OF	load v3 source use v22 to test decoder test instruction (dest is a source) save v1 output return
00004BDC 00004BDC 00004BE4	00000000 01020408 00000000 11224488			3415+ 3416	DROP DC	R5 XL16' 00000000	01020408 00000000 11224488' result
	01020408 10204080 11224488 AACCDDFF			3417 3418	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2
00004C00 00004C00		00004C00		3419 3420+ 3421+	DS USING	VESRL, 33, 3 OFD *, R5	base for test data and test routine
00004C00 00004C04 00004C06	00004C50 006A 00			3422+T106 3423+ 3424+	DC DC DC	A(X106) H' 106' X' 00'	address of test routine test number
	03 00000021 E5C5E2D9 D3404040			3425+ 3426+ 3427+	DC DC DC	HL1' 3' F' 33' CL8' VESRL'	m4 D2 instruction name
	00004C7C 00000010 00004C6C			3428+ 3429+ 3430+REA106	DC DC DC	A(RE106+16) A(16) A(RE106)	address of v3 source result length result address

ASMA Ver.	0. 7. 0 zvector- e7- 1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 7	7
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
		112211	112210		D.C.	O.F.D.		
00004C20 00004C28	00000000 00000000 0000000 00000000			3431+	DS	2FD	gap	
00004C20	0000000 0000000			3432+V10106	DS	XL16	V1 output	
00004C38	00000000 00000000			2.422	<b>D</b> .C	O.F.I.P.	-	
00004C40 00004C48	00000000 00000000 0000000 00000000			3433+	DS	2FD	gap	
00001010	0000000			3434+*				
00004C50	T010 F014 0014		00000014	3435+X106	DS	OF NOADDD	1 1 0	
00004C50 00004C56	E310 5014 0014 E771 0000 0806		00000014 00000000	3436+ 3437+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decoder	
00004C5C	E767 0021 3C38		00000021	3438+	<b>VESRL</b>	V22, V23, 33, 3	test instruction (dest is a source)	
00004C62	E760 5030 080E		00004C30	3439+	VST	V22, V10106	save v1 output	
00004C68 00004C6C	07FB			3440+ 3441+RE106	BR DC	R11 OF	return	
00004C6C				3442+	DROP	<b>R5</b>		
00004C6C	00000000 00810204			3443	DC	XL16' 00000000	00810204 00000000 08912244' result	
00004C74 00004C7C	00000000 08912244 01020408 10204080			3444	DC	XI.16' 01020408	10204080 11224488 AACCDDFF' v2	
00004C84	11224488 AACCDDFF				20			
				3445	VDC A	VECDI 64 9		
00004C90				3446 3447+	VKS_A DS	VESRL, 64, 3 OFD		
00004C90		00004C90		3448+	<b>USING</b>	*, <b>R5</b>	base for test data and test routine	
00004C90	00004CE0			3449+T107	DC DC	A(X107)	address of test routine	
00004C94 00004C96	006B 00			3450+ 3451+	DC DC	H' 107' X' 00'	test number	
00004C97	03			3452+	DC	HL1' 3'	m4	
00004C98 00004C9C	00000040 E5C5E2D9 D3404040			3453+ 3454+	DC DC	F' 64' CL8' VESRL'	D2 instruction name	
00004C9C	00004D0C			3455+	DC	A(RE107+16)	address of v3 source	
00004CA8	0000010			3456+	DC	A(16)	result length	
00004CAC 00004CB0	00004CFC 00000000 00000000			3457+REA107 3458+	DC DS	A(RE107) 2FD	result address gap	
00004CB0	0000000 0000000			3430 F	DS	ωιυ	gαp	
00004CC0	00000000 00000000			3459+V10107	DS	XL16	V1 output	
00004CC8 00004CD0	00000000 00000000 0000000 00000000			3460+	DS	2FD	gap	
00004CD8	00000000 00000000						8-r	
00004CE0				3461+* 3462+X107	DS	<b>0F</b>		
00004CE0 00004CE0	E310 5014 0014		0000014	3463+	LGF	R1, V3ADDR	load v3 source	
00004CE6	E771 0000 0806		00000000	3464+	VL	v23, 0(R1)	use v22 to test decoder	
00004CEC 00004CF2	E767 0040 3C38 E760 5030 080E		00000040 00004CC0	3465+ 3466+	VESRL VST	V22, V23, 64, 3 V22, V10107	test instruction (dest is a source) save v1 output	
00004CF8	07FB		JUUJICU	3467+	BR	R11	return	
00004CFC				3468+RE107	DC	OF		
00004CFC 00004CFC	01020408 10204080			3469+ 3470	DROP DC	R5 XL16' 01020408	10204080 11224488 AACCDDFF' result	
00004D04	11224488 AACCDDFF							
	01020408 10204080			3471	DC	XL16' 01020408	10204080 11224488 AACCDDFF' v2	
UUUU4D14	11224488 AACCDDFF			3472				
				3473		<b>VESRL</b> , 65, 3		
00004D20 00004D20		00004D20		3474+ 3475+	DS USING	0FD * P5	base for test data and test routine	
00004D20 00004D20	00004D70	<b>00004D20</b>		3475+ 3476+T108	DC DC	*, K5 A(X108)	address of test routine	
	-					` -,		

**VESRA V22, V23, 0, 0** 

test instruction (dest is a source)

00004E0C

E767 0000 0C3A

00000000

3524+

	0. 7. 0 zvector- e7- 1		-				03 Apr 2025 15: 37: 25 Page	<b>7</b> 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
00004E12 00004E18	E760 5030 080E 07FB		00004DE0	3525+ 3526+	VST BR	V22, V10109 R11	save v1 output return	
00004E1C	0712			3527+RE109	DC	OF	1 ccui ii	
00004E1C				3528+	DROP	<b>R5</b>		
00004E1C	81020408 10204080			3529	DC	XL16' 81020408	10204080 11224488 AACCDDFF' result	
	11224488 AACCDDFF			0700	D.C	VI 101 01000400	10004000 11004400 AACODDEE!0	
	81020408 10204080 11224488 AACCDDFF			3530	DC	XL16 81020408	10204080 11224488 AACCDDFF' v2	
JUUU4E34	11224400 AACCDD11			3531				
				3532		VESRA, 1, 0		
00004E40				3533+	DS	OFD		
00004E40	00004E00	00004E40		3534+	USING		base for test data and test routine	
00004E40 00004E44	00004E90 006E			3535+T110 3536+	DC DC	A(X110) H' 110'	address of test routine test number	
00004E44	00			3537+	DC	X' 00'	test number	
00004E47	00			3538+	DC	HL1' 0'	m4	
0004E48	0000001			3539+	DC	F' 1'	D2	
00004E4C	E5C5E2D9 C1404040			3540+	DC	CL8' VESRA'	instruction name	
00004E54 00004E58	00004EBC 00000010			3541+ 3542+	DC DC	A(RE110+16)	address of v3 source	
0004E56	0000010 00004EAC			3543+REA110	DC	A(16) A(RE110)	result length result address	
0004E60	0000000 00000000			3544+	DS	2FD	gap	
0004E68	0000000 00000000						8.1	
0004E70	00000000 00000000			3545+V10110	DS	XL16	V1 output	
00004E78 00004E80	00000000 00000000 0000000 00000000			3546+	DS	2FD	don	
0004E80	0000000 0000000			3340+	אמ	<b>L</b> ΓD	gap	
JOUU ILOU				3547+*				
0004E90				3548+X110	DS	0F		
00004E90	E310 5014 0014		00000014	3549+	LGF	R1, V3ADDR	load v3 source	
00004E96 00004E9C	E771 0000 0806 E767 0001 0C3A		00000000	3550+ 3551+	VL VECDA	v23, 0(R1) V22, V23, 1, 0	use v22 to test decoder	
			00000001 00004E70			V22, V23, 1, 0 V22, V10110	test instruction (dest is a source) save v1 output	
0004EA8	07FB		00004L70	3553+	BR	R11	return	
0004EAC				3554+RE110	DC	<b>0F</b>		
0004EAC				3555+	DROP	R5		
0004EAC	C0010204 081020C0			3556	DC	XL16' C0010204	081020C0 081122C4 D5E6EEFF' result	
00004EB4 00004EBC	081122C4 D5E6EEFF 81020408 10204080			3557	DC	XI 16' 81020408	10204080 11224488 AACCDDFF' v2	
0004EBC	11224488 AACCDDFF			330 <i>1</i>	DO	ALIO GIUAUTUO	TOWN TOOM TIME TOO THIS OUD IT	
				3558				
0004550				3559		VESRA, 4, 0		
0004ED0		00004ED0		3560+ 2561+	DS	0FD * D5	base for test data and test routine	
00004ED0 00004ED0	00004F20	UUUU4EDU		3561+ 3562+T111	USI NG DC	*, K5 A(X111)	address of test routine	
0004ED0	0004120 006F			3563+	DC	H' 111'	test number	
0004ED6	00			3564+	DC	X' 00'		
0004ED7	00			3565+	DC	HL1' 0'	m4	
0004ED8	00000004 E5C5E2D0 C1404040			3566+	DC DC	F' 4'	D2	
00004EDC 00004EE4	E5C5E2D9 C1404040 00004F4C			3567+ 3568+	DC DC	CL8' VESRA' A(RE111+16)	instruction name address of v3 source	
0004EE4	00004140			3569+	DC DC	A(16)	result length	
00004EEC	00004F3C			3570+REA111	DC	A(RE111)	result address	
0004EF0	0000000 00000000			3571+	DS	2FD	gap	
0004EF8	00000000 00000000			0570 1140444	DC	VI 10		
0004F00	00000000 00000000			3572+V10111	DS	XL16	V1 output	

LOC	OBJECT	CODE	ADDR1	ADDR2	STMI				
004F08	0000000	00000000							
004F10	0000000	0000000			3573+	DS	2FD	gap	
004F18	0000000	0000000						<u> </u>	
004500					3574+*	D.C.	0.17		
004F20	E010 7014	0014		00000014	3575+X111	DS	OF NOADDD	1 1 0	
004F20	E310 5014			00000014	3576+	LGF	R1, V3ADDR	load v3 source	
004F26 004F2C	E771 0000 E767 0004			00000000	3577+	VL VECDA	v23, 0(R1)	use v22 to test decoder	
004F2C 004F32	E767 0004 E760 5030			00000004 00004F00	3578+ 3579+	VESKA	V22, V23, 4, 0 V22, V10111	test instruction (dest is a source) save v1 output	
004F32 004F38	07FB	OOOL		00004100	3580+	BR	R11	return	
004F3C	OTTD				3581+RE111	DC	OF	recurn	
004F3C					3582+	DROP	R5		
004F3C	F8000000	010204F8			3583	DC		010204F8 010204F8 FAFCFDFF' result	
004F44	010204F8					20	11210 1000000		
004F4C	81020408				3584	DC	XL16' 81020408	10204080 11224488 AACCDDFF' v2	
	11224488					-	1 1111 230		
					3585				
					3586		<b>VESRA</b> , 7, 0		
004F60					3587+	DS	OFD		
004F60			00004F60		3588+	USING		base for test data and test routine	
004F60	00004FB0				3589+T112	DC	A(X112)	address of test routine	
004F64	0070				3590+	DC	H' 112'	test number	
004F66	00				3591+	DC	X' 00'		
004F67	00				3592+	DC	HL1'0'	m4 Do	
004F68	00000007	C1.40.40.40			3593+	DC	F' 7'	D2	
004F6C 004F74	E5C5E2D9 00004FDC	C14U4U4U			3594+ 3595+	DC DC	CL8' VESRA'	instruction name address of v3 source	
004F74 004F78	00004FDC 00000010				3595+ 3596+	DC DC	A(RE112+16) A(16)	result length	
004F76	0000010 00004FCC				3597+REA112	DC DC	A(RE112)	result address	
004F7C	0000000	0000000			3598+	DS	2FD	gap	
004F88	00000000				5500 i	DO	~ 1 0	5 <b>"</b> "	
004F90	00000000				3599+V10112	DS	XL16	V1 output	
004F98	00000000							12 2 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	
004FA0	0000000	00000000			<b>3600</b> +	DS	2FD	gap	
004FA8	0000000	00000000						<i>3</i> 1	
					3601+*				
004FB0	T040 F5	004		0000000	3602+X112	DS	OF		
004FB0	E310 5014			00000014	3603+	LGF	R1, V3ADDR	load v3 source	
004FB6	E771 0000			00000000	3604+	VL	v23, 0(R1)	use v22 to test decoder	
004FBC 004FC2	E767 0007			00000007 00004F90	3605+		V22, V23, 7, 0	test instruction (dest is a source)	
004FCZ 004FC8	E760 5030 07FB	UOUE		00004F90	3606+ 3607+	VST BR	V22, V10112 R11	save v1 output	
004FC8 004FCC	U/FD				3608+RE112	DC	OF	return	
004FCC 004FCC					3609+	DROP	R5		
004FCC	FF000000	000000FF			3610	DC		000000FF 000000FF FFFFFFFF result	
004FD4	000000FF				JU10	20	1100000	TOUR TOUR THEFT I COULT	
	81020408				3611	DC	XL16' 81020408	10204080 11224488 AACCDDFF' v2	
	11224488				-		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
					3612				
					3613	VRS_A	<b>VESRA</b> , <b>8</b> , <b>0</b>		
004FF0					3614+	DS	OFD		
004FF0			00004FF0		3615+	USING		base for test data and test routine	
004FF0	00005040				3616+T113	DC	A(X113)	address of test routine	
004FF4	0071				3617+	DC	H' 113'	test number	
004FF6	00				3618+	DC	X' 00'		
004FF7	00				3619+	DC	HL1' 0'	m <del>4</del>	

ASMA Ver.	0. 7. 0 zvector-e7-1	12-elementS	hi ft				03 A <sub>1</sub>	or 2025 15: 37: 25	Page	81
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00004FF8	00000008			3620+	DC	F' 8'	D2			
00004FFC	E5C5E2D9 C1404040			3621+	DC	CL8' VESRA'	instruction name			
00005004	0000506C			3622+	DC	A(RE113+16)	address of v3 so	ırce		
00005008	00000010			3623+	DC	A(16)	result length			
0000500C 00005010	0000505C 00000000 00000000			3624+REA113 3625+	DC DS	A(RE113) 2FD	result address			
00005010	0000000 0000000			302JT	DЗ	<b>&amp;</b> Γ <b>U</b>	gap			
00005020	0000000 00000000			3626+V10113	DS	XL16	V1 output			
00005028	0000000 00000000						•			
00005030	00000000 00000000			3627+	DS	2FD	gap			
00005038	00000000 00000000			3628+*						
00005040				3629+X113	DS	<b>0F</b>				
00005040	E310 5014 0014		00000014	3630+	LGF	R1, V3ADDR	load v3 source			
00005046	E771 0000 0806		0000000	3631+	VL	v23, 0(R1)	use v22 to test	decoder		
0000504C	E767 0008 0C3A		00000008	3632+		V22, V23, 8, 0	test instruction	(dest is a source	<b>:e</b> )	
00005052	E760 5030 080E		00005020	3633+	VST	V22, V10113	save v1 output			
00005058 0000505C	07FB			3634+ 3635+RE113	BR DC	R11 OF	return			
0000505C				3636+	DROP	R5				
0000505C	81020408 10204080			3637	DC		10204080 11224488 AA	CCDDFF' result		
00005064	11224488 AACCDDFF									
0000506C	81020408 10204080			3638	DC	XL16' 81020408	10204080 11224488 AA	CCDDFF' v2		
00005074	11224488 AACCDDFF			3639						
				3640	VRS A	<b>VESRA</b> , 9, 0				
00005080				3641+	DS DS	OFD				
00005080		00005080		3642+	<b>USING</b>		base for test dat		ne	
00005080	000050D0			3643+T114	DC	A(X114)	address of test	routi ne		
00005084	0072			3644+	DC	H' 114'	test number			
00005086 00005087	00 00			3645+ 3646+	DC DC	X' 00' HL1' 0'	m4			
00005088	00000009			3647+	DC	F' 9'	D2			
0000508C	E5C5E2D9 C1404040			3648+	DC	CL8' VESRA'	instruction name			
00005094	000050FC			3649+	DC	A(RE114+16)	address of v3 so	ırce		
00005098	00000010			3650+	DC	A(16)	result length			
0000509C 000050A0	000050EC 00000000 00000000			3651+REA114 3652+	DC DS	A(RE114) 2FD	result address			
000050A0	0000000 0000000			JUJAT	טע	&I'D	gap			
000050B0	0000000 0000000			3653+V10114	DS	XL16	V1 output			
000050B8	0000000 00000000						•			
000050C0	00000000 00000000			3654+	DS	2FD	gap			
000050C8	00000000 00000000			3655+*						
000050D0				3656+X114	DS	<b>OF</b>				
000050D0	E310 5014 0014		0000014	3657+	LGF	R1, V3ADDR	load v3 source			
000050D6	E771 0000 0806		00000000	3658+	VL	v23, 0(R1)	use v22 to test o			
000050DC	E767 0009 0C3A		00000009	3659+		V22, V23, 9, 0	test instruction	(dest is a source	ce)	
000050E2 000050E8	E760 5030 080E 07FB		000050B0	3660+ 3661+	VST BR	V22, V10114 R11	save v1 output return			
000050E8	U/ID			3662+RE114	DC	OF	I ECUI II			
000050EC				3663+	DROP	R5				
000050EC	C0010204 081020C0			3664	DC		081020C0 081122C4 D5	E6EEFF' result		
000050F4	081122C4 D5E6EEFF			0005	D.C.	WI 101 01000 100	10004000 11004400 11	CONNECT		
000050FC	81020408 10204080			3665	DC	XL16' 81020408	10204080 11224488 AA	CCDDFF' v2		
00003104	11224488 AACCDDFF									

VL

v23, 0(R1)

E771 0000 0806

000051F6

00000000

3713+

load v3 source

use v22 to test decoder

000052E8

ASMA Ver.	0. 7. 0 zvector-e	7-12-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 84
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
000052F0 000052F8	00000000 00000000 0000000 00000000	0		3762+V10118	DS	XL16	V1 output
$00005300 \\ 00005308$	00000000 00000000 0000000 00000000			3763+	DS	2FD	gap
00005310				3764+* 3765+X118	nc	0F	
00005310 00005316	E310 5014 0014 E771 0000 0806		00000014 00000000	3766+ 3767+	DS LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decoder
0000531C 00005322 00005328	E767 0007 1C3A E760 5030 080E 07FB		00000007 000052F0	3768+ 3769+ 3770+	VST BR	V22, V23, 7, 1 V22, V10118 R11	test instruction (dest is a source) save v1 output return
0000532C 0000532C 0000532C	FF020008 0020008	1		3771+RE118 3772+ 3773	DC DROP DC	OF R5 XL16' FF020008 0	00200081 00220089 FF55FFBB' result
00005334 0000533C	00220089 FF55FFBI 81020408 10204080	B O		3774	DC	XL16' 81020408 1	0204080 11224488 AACCDDFF' v2
00005350				3775 3776 3777+	VRS_A DS	VESRA, 8, 1 OFD	
00005350 00005350	000053A0	00005350		3778+ 3779+T119	USI NG DC	*, R5 A(X119)	base for test data and test routine address of test routine
00005354 00005356	0077 00			3780+ 3781+	DC DC	H' 119' X' 00'	test number
00005357 00005358	01 00000008			3782+ 3783+	DC DC	HL1' 1' F' 8'	m4 D2
0000535C 00005364 00005368	E5C5E2D9 C1404040 000053CC 00000010	0		3784+ 3785+ 3786+	DC DC DC	CL8' VESRA' A(RE119+16) A(16)	instruction name address of v3 source result length
0000536C 00005370 00005378	000053BC 00000000 00000000 00000000 00000000			3787+REA119 3788+	DC DS	A(RE119) 2FD	result address gap
00005380 00005388	00000000 00000000			3789+V10119	DS	XL16	V1 output
00005390 00005398	00000000 00000000			3790+	DS	2FD	gap
000053A0				3791+* 3792+X119	DS	<b>OF</b>	
000053A0 000053A6 000053AC	E310 5014 0014 E771 0000 0806 E767 0008 1C3A		00000014 00000000 00000008	3793+ 3794+ 3795+	LGF VL VESRA	R1, V3ADDR v23, 0(R1) V22, V23, 8, 1	load v3 source use v22 to test decoder test instruction (dest is a source)
000053B2 000053B8 000053BC	E760 5030 080E 07FB		00005380	3796+ 3797+ 3798+RE119	VST BR DC	V22, V10119 R11 OF	save v1 output return
000053BC 000053BC 000053C4	00110044 FFAAFFDI	D		3799+ 3800	DROP DC	R5 XL16' FF810004 0	00100040 00110044 FFAAFFDD' result
	81020408 10204080 11224488 AACCDDF			3801 3802	DC	XL16' 81020408 1	.0204080 11224488 AACCDDFF' v2
000053E0 000053E0		000053E0		3803 3804+ 3805+	VRS_A DS USI NG	VESRA, 9, 1 OFD *. R5	base for test data and test routine
000053E0 000053E4	00005430 0078 00	00000000		3806+T120 3807+ 3808+	DC DC DC	A(X120) H' 120' X' 00'	address of test routine test number
JUUUULU				0001	20		

DOS   DOS	
0058E8   00000009   0058E0   5555E2B9   C1404040   3810+   DC   F 9   D2   D058EC   E555E2B9   C1404040   3811+   DC   C18'VESRA'   instruction name   address of v3 source   005378   00000010   0000000   00000000   00000000	
1053FE   555E2B  C	
00053F4   00000010	
DOSS   DO000010	
000548C   0000544C   00000000   00000000   00000000   000000	
005440	
005448	
005410 0000000 00000000 00000000 005410 0005418 0000000 00000000 0000000 0000000 000000	
005418 0000000 00000000 00000000	
005420 0000000 0000000 0000000	
005448   0000000   00000000   00000000   000000	
3818+*   3819+X120   DS   OF	
1905430	
105430   E310   5014   0014   00000014   3820+   LGF   R1, V3ADDR   Load v3 source   1005436   E771   0000   0806   00000000   3821+   VL   V23, 0(R1)   use v22 to test decoder   1005436   E767   0009   1C3A   00000009   3822+   VESRA V22, V23, 9, 1   test instruction (dest is a source   1005442   E760   5030   080E   00005410   3823+   VST   V22, V10120   save v1 output   return   100544C   S825+RE120   DC   OF   OF   OF   OF   OF   OF   OF   O	
005436   E771   0000   0806   00000000   3821+   VL   v23, 0(R1)   use v22 to test decoder   005442   E766   7009   1C3A   00000009   3822+   VESRA   V22, V23, 9, 1   test instruction (dest is a sou operation of the standard operation of test in the standard operation opera	
00543C E767 0009 1C3A	
005442 E760 5030 080E	rca)
005448   07FB   00544C   006545C   00545C   00545C   00545C   00545C   00545C   00545C   00546C   00547C   00	. Cej
00544C   00544C   00544C   00544C   000544C   000544C   000545C   000546C   000545C   000545C	
00544C   00544C   FFC00002   00080020   00080020   00080020   00080020   00080020   00080022   005454   00080022   005454   00080022   005455   005456   005456   005456   005456   005456   005456   005456   005456   005456   005456   005456   005456   0054570   00	
ODS   ODS	
005454 00080022 FFD5FFEE 00545C 81020408 10204080 10204080 11224488 AACCDDFF' v2 005464 11224488 AACCDDFF  3829 005470 0005470 00005470 3831+ DS OFD 005470 00005470 00005470 3832+ USING *, R5 base for test data and test rou 005474 0079 3834+ DC HC121' test number 005476 00 3835+ DC X' 00' 005477 01 3836+ DC HC11' m4 005478 00000010 3837+ DC F' 16' D2 005470 E5C5E2D9 C1404040 3838+ DC CL8' VESRA' instruction name 005484 000054EC 3839+ DC A(RE121+16) address of v3 source	F
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
3829 3830 VRS_A VESRA, 16, 1 005470 3831+ DS 0FD 005470 00005470 3832+ USING *, R5 base for test data and test rou 005470 000054C0 3833+T121 DC A(X121) address of test routine 005474 0079 3834+ DC H' 121' test number 005476 00 3835+ DC X' 00' 005477 01 3836+ DC HL1' 1' m4 005478 00000010 3837+ DC F' 16' D2 00547C E5C5E2D9 C1404040 3838+ DC CL8' VESRA' instruction name 005484 000054EC 3839+ DC A(RE121+16) address of v3 source	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
005470       000054C0       3833+T121       DC       A(X121)       address of test routine         005474       0079       3834+       DC       H' 121'       test number         005476       00       3835+       DC       X' 00'         005477       01       3836+       DC       HL1' 1'       m4         005478       00000010       3837+       DC       F' 16'       D2         00547C       E5C5E2D9       C1404040       3838+       DC       CL8' VESRA'       i nstruction name         005484       000054EC       3839+       DC       A(RE121+16)       address of v3 source	
005474       0079       3834+       DC       H'121'       test number         005476       00       3835+       DC       X'00'         005477       01       3836+       DC       HL1'1'       m4         005478       00000010       3837+       DC       F'16'       D2         00547C       E5C5E2D9       C1404040       3838+       DC       CL8'VESRA'       instruction name         005484       000054EC       3839+       DC       A(RE121+16)       address of v3 source	t <b>i ne</b>
005476       00       3835+       DC       X'00'         005477       01       3836+       DC       HL1'1'       m4         005478       00000010       3837+       DC       F'16'       D2         00547C       E5C5E2D9       C1404040       3838+       DC       CL8'VESRA'       i nstruction name         005484       000054EC       3839+       DC       A(RE121+16)       address of v3 source	
005477 01       3836+       DC       HL1'1'       m4         005478 00000010       3837+       DC       F'16'       D2         00547C E5C5E2D9 C1404040       3838+       DC       CL8'VESRA'       instruction name         005484 000054EC       3839+       DC       A(RE121+16)       address of v3 source	
005478       00000010       3837+       DC       F' 16'       D2         00547C       E5C5E2D9       C1404040       3838+       DC       CL8' VESRA'       instruction name         005484       000054EC       3839+       DC       A(RE121+16)       address of v3 source	
00547C       E5C5E2D9       C1404040       3838+       DC       CL8' VESRA'       instruction name         005484       000054EC       3839+       DC       A(RE121+16)       address of v3 source	
005484 000054EC 3839+ DC A(RE121+16) address of v3 source	
105/100 10000010 100 100 100 100 100 100 10	
00548C 000054DC 3841+REA121 DC A(RE121) result address	
005490 00000000 000000000 3842+ DS 2FD gap	
005498	
0054A0 00000000 00000000 3843+V10121 DS XL16 V1 output	
0054A8	
0054B0 00000000 00000000 3844+ DS 2FD gap	
0054B8 00000000 00000000	
3845+*	
0054C0 3846+X121 DS 0F	
0054C0 E310 5014 0014 00000014 3847+ LGF R1, V3ADDR load v3 source	
0054C6 E771 0000 0806 00000000 3848+ VL v23, 0(R1) use v22 to test decoder 0054CC F767 0010 1C24 00000010 3848+ VESPA V22 V23 16 1 test instruction (dest is a second	
0054CC E767 0010 1C3A	200)
0054D2 E760 5030 080E 000054A0 3850+ VST V22, V10121 save v1 output	rce)
0054D8	rce)
0054DC 3852+RE121 DC 0F	rce)
0054DC 3853+ DROP R5	rce)
0054DC 81020408 10204080 3854 DC XL16'81020408 10204080 11224488 AACCDDFF' resul	
0054E4 11224488 AACCDDFF	
0054EC 81020408 10204080 3855 DC XL16' 81020408 10204080 11224488 AACCDDFF' v2	

- ,	<b>0.</b> 7. <b>0</b> zvector- e7- 1	12-elementS	nift				03 Apr 2025 15: 37: 25 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00054F4	11224488 AACCDDFF						
				3856			
				3857		<b>VESRA</b> , 17, 1	
0005500				3858+	DS	<b>OFD</b>	
0005500		00005500		3859+	<b>USING</b>	*, <b>R5</b>	base for test data and test routine
0005500	00005550			3860+T122	DC	A(X122)	address of test routine
0005504	007A			3861+	DC	H' 122'	test number
0005506	00			3862+	DC	X' 00'	
0005507	01			3863+	DC	HL1' 1'	m4
0005508	00000011			3864+	DC	F' 17'	<b>D2</b>
000550C	E5C5E2D9 C1404040			3865+	DC	CL8' VESRA'	instruction name
0005514	0000557C			3866+	DC	A(RE122+16)	address of v3 source
0005518	00000010			3867+	DC	A(16)	result length
000551C	0000556C			3868+REA122	DC	A(RE122)	result address
0005520	00000000 00000000			3869+	DS	2FD	gap
0005528	0000000 00000000			33001	20	~~ "	5~r
0005520	0000000 0000000			3870+V10122	DS	XL16	V1 output
0005538	0000000 0000000			30701110166	טע	ALIV	11 oucput
0005540	0000000 0000000			3871+	DS	2FD	dan
0005548	0000000 0000000			30/1+	טע	L Γ D	gap
JUUJJ40	0000000 0000000			3872+*			
0005550					DC	OE	
0005550	E010 5014 0014		00000014	3873+X122	DS	OF	1 1 - 0
0005550	E310 5014 0014		00000014	3874+	LGF	R1, V3ADDR	load v3 source
0005556	E771 0000 0806		00000000	3875+	VL	v23, 0(R1)	use v22 to test decoder
000555C	E767 0011 1C3A		00000011	3876+		V22, V23, 17, 1	test instruction (dest is a source)
0005562	E760 5030 080E		00005530	3877+	VST	V22, V10122	save v1 output
0005568	07FB			3878+	BR	R11	return
000556C				3879+RE122	DC	<b>0F</b>	
000556C				3880+	DROP	R5	
000556C	C0810204 08102040			3881	DC	XL16' C0810204	08102040 08912244 D566EEFF' result
0005574	08912244 D566EEFF						
000557C	81020408 10204080			3882	DC	XL16' 81020408	10204080 11224488 AACCDDFF' v2
0005584	11224488 AACCDDFF						
				3883			
				3884 * Word			
				3885	VRS A	<b>VESRA</b> , 0, 2	
0005590				3886+	DS	OFD	
0005590		00005590		3887+	USING		base for test data and test routine
0005590	000055E0			3888+T123	DC	A(X123)	address of test routine
0005594	007B			3889+	DC	H' 123'	test number
0005596	00			3890+	DC	X' 00'	
0005597	02			3891+	DC	HL1'2'	m4
0005598	00000000			3892+	DC	F' 0'	D2
000559C	E5C5E2D9 C1404040			3893+	DC	CL8' VESRA'	instruction name
00055A4	0000560C			3894+	DC	A(RE123+16)	address of v3 source
00055A4 00055A8	000000000000000000000000000000000000000			3895+	DC DC	A(RE123+10) A(16)	result length
00055AC				3896+REA123	DC DC		result length result address
./(//,).)AL	000055FC				DS DS	A(RE123)	
	00000000 00000000			3897+	DЗ	2FD	gap
00055B0	ΠΛΙΛΙΛΙΛΙΛ ΛΙΛΙΛΙΛΙΛΙ			0000 . V40400	DC	VI 10	V1
00055B0 00055B8	00000000 00000000				DS	XL16	V1 output
00055B0 00055B8 00055C0	0000000 00000000			3898+V10123			-
00055B0 00055B8 00055C0 00055C8	00000000 00000000 0000000 00000000					OFD	
00055B0 00055B8 00055C0 00055C8 00055D0	00000000 00000000 00000000 00000000 000000			3898+V10123 3899+	DS	2FD	gap
00055B0 00055B8 00055C0 00055C8	00000000 00000000 0000000 00000000			3899+		2FD	gap
00055B0 00055B8 00055C0 00055C8 00055D0 00055D8	00000000 00000000 00000000 00000000 000000			3899+ 3900+*	DS		gap
00055B0 00055B8 00055C0 00055C8 00055D0	00000000 00000000 00000000 00000000 000000		00000014	3899+		2FD  OF R1, V3ADDR	gap load v3 source

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT			
0055E6	E771 0000	0806		0000000	3903+	VL	v23, 0(R1)	use v22 to test decoder
055EC	E767 0000	2C3A		00000000	3904+	<b>VESRA</b>	V22, V23, 0, 2	test instruction (dest is a source)
055F2	E760 5030	080E		000055C0	3905+	VST	V22, V10123	save v1 output
055F8	07FB				3906+	BR	R11	return
055FC					3907+RE123	DC	0F	
055FC					3908+	DROP	<b>R5</b>	
055FC	81020408 1				3909	DC	XL16' 81020408	10204080 11224488 AACCDDFF' result
05604	11224488 A							
0560C	81020408 1				3910	DC	XL16' 81020408	10204080 11224488 AACCDDFF' v2
05014	11224488 A	ACCDDFF			3911			
					3912	VRS A	VESRA, 1, 2	
05620					3913+	DS DS	OFD	
05620			00005620		3914+	USING		base for test data and test routine
05620	00005670				3915+T124	DC	A(X124)	address of test routine
05624	007C				3916+	DC	H' 124'	test number
05626	00				3917+	DC	X' 00'	
05627	02				3918+	DC	HL1' 2'	m4
05628	0000001				3919+	DC	F' 1'	D2
0562C	E5C5E2D9 C	1404040			3920+	DC	CL8' VESRA'	instruction name
05634	0000569C				3921+	DC	A(RE124+16)	address of v3 source
05638	00000010				3922+	DC	A(16)	result length
0563C	0000568C	000000			3923+REA124	DC	A(RE124)	result address
05640	00000000 0				3924+	DS	2FD	gap
05648	00000000 0				2025 . V10104	DC	VI 10	V1 output
05650	00000000 0				3925+V10124	DS	XL16	V1 output
05658 05660	00000000 0 00000000 0				3926+	DS	2FD	don
05668	00000000 0				3320+	טט	2.FD	gap
					3927+*			
05670					3928+X124	DS	0F	
05670	E310 5014			00000014	3929+	LGF	R1, V3ADDR	load v3 source
05676	E771 0000			00000000	3930+	VL	v23, 0(R1)	use v22 to test decoder
0567C	E767 0001			00000001	3931+		V22, V23, 1, 2	test instruction (dest is a source)
05682	E760 5030	080E		00005650	3932+	VST	V22, V10124	save v1 output
05688	07FB				3933+	BR	R11	return
0568C					3934+RE124	DC	OF	
0568C	C0010004 0	Q109040			3935+	DROP	R5	08102040 08912244 D5666EFF' result
0568C 05694	C0810204 0 08912244 D				3936	DC	ALIU CUOTUZU4	08102040 08912244 D5666EFF' result
	81020408 1				3937	DC	XI.16' \$102040\$	10204080 11224488 AACCDDFF' v2
	11224488 A				JUU 1	DU	ALIU UIU&UTUU	10W01000 11WW1100 AACODDI1 VW
	= 122 1100 11				3938			
					3939	VRS_A	<b>VESRA</b> , 4, 2	
056B0					3940+	DS	OFD	
056B0			000056B0		3941+	USING		base for test data and test routine
056B0	00005700				3942+T125	DC	A(X125)	address of test routine
056B4	007D				3943+	DC	H' 125'	test number
056B6	00				3944+	DC	X' 00'	
056B7	02				3945+	DC	HL1'2'	m4 no
056B8	00000004	1404040			3946+	DC DC	F' 4'	D2
056BC	E5C5E2D9 C	1404040			3947+	DC DC	CL8' VESRA'	instruction name
056C4	0000572C				3948+ 3949+	DC	A(RE125+16)	address of v3 source
0056C8 0056CC	00000010 0000571C				3949+ 3950+REA125	DC DC	A(16) A(RE125)	result length result address
)056D0	00003710	000000			3951+	DC DS	2FD	
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	<b>00000000 0</b>	VVVVVVV			3331+	טע	ωr <b>D</b>	gap

ASMA Ver.	0. 7. 0 zvector- e7- 1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page	88
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
000056D8 000056E0	0000000 00000000 00000000 00000000 00000			3952+V10125	DS	XL16	V1 output	
000056E8 000056F0 000056F8	00000000 00000000 00000000 00000000 000000			3953+	DS	2FD	gap	
00005700 00005700 00005706	E310 5014 0014 E771 0000 0806		00000014 00000000	3954+* 3955+X125 3956+ 3957+	DS LGF VL	OF R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decoder	
0000570C 00005712	E767 0004 2C3A E760 5030 080E		0000000 00000004 000056E0	3958+ 3959+	VESRA VST	V22, V23, 4, 2 V22, V10125	test instruction (dest is a source) save v1 output	
00005718 0000571C 0000571C	07FB			3960+ 3961+RE125 3962+	BR DC DROP	R11 OF R5	return	
0000571C 00005724 0000572C	F8102040 01020408 01122448 FAACCDDF 81020408 10204080			3963 3964	DC DC		020408 01122448 FAACCDDF' result 0204080 11224488 AACCDDFF' v2	
00005734	11224488 AACCDDFF			3965 3966		VESRA, 7, 2		
00005740 00005740 00005740	00005790	00005740		3967+ 3968+ 3969+T126	DS USING DC	OFD	base for test data and test routine address of test routine	
00005744 00005746	007E 00			3970+ 3971+	DC DC	H' 126' X' 00'	test number	
00005747 00005748 0000574C 00005754	02 00000007 E5C5E2D9 C1404040 000057BC			3972+ 3973+ 3974+ 3975+	DC DC DC DC	HL1' 2' F' 7' CL8' VESRA' A(RE126+16)	m4 D2 instruction name address of v3 source	
00005758 0000575C 00005760	00000010 000057AC 00000000 00000000			3976+ 3977+REA126 3978+	DC DC DS	A(16) A(RE126) 2FD	result length result address gap	
00005768 00005770 00005778	00000000 00000000 00000000 00000000 000000			3979+V10126	DS	XL16	V1 output	
00005780 00005788	00000000 00000000 00000000 00000000			3980+ 3981+*	DS	2FD	gap	
00005790 00005790 00005796	E310 5014 0014 E771 0000 0806		00000014 00000000	3982+X126 3983+ 3984+	DS LGF VL	0F R1, V3ADDR v23, 0(R1)	load v3 source use v22 to test decoder	
0000579C 000057A2 000057A8	E767 0007 2C3A E760 5030 080E 07FB		00000007 00005770	3985+ 3986+ 3987+	VST BR	V22, V23, 7, 2 V22, V10126 R11	test instruction (dest is a source) save v1 output return	
000057AC 000057AC 000057AC	FF020408 00204081			3988+RE126 3989+ 3990	DC DROP DC	OF R5 XL16' FF020408 00	0204081 00224489 FF5599BB' result	
	00224489 FF5599BB 81020408 10204080 11224488 AACCDDFF			3991	DC	XL16' 81020408 10	0204080 11224488 AACCDDFF' v2	
000057D0				3992 3993 3994+	DS	VESRA, 8, 2 OFD		
000057D0 000057D0 000057D4	00005820 007F	000057D0		3995+ 3996+T127 3997+	USING DC DC	*, R5 A(X127) H' 127'	base for test data and test routine address of test routine test number	

ASMA Ver.	0. 7. 0 zvector- e7-1	12-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 89
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
000057D6	00			3998+	DC	X' 00'	
000057D7	02			3999+	DC	HL1'2'	m4
000057D8 000057DC	00000008 E5C5E2D9 C1404040			4000+ 4001+	DC DC	F' 8' CL8' VESRA'	D2 instruction name
000057E4	0000584C			4001+ 4002+	DC DC	A(RE127+16)	address of v3 source
000057E8	00000010			4003+	DC	A(16)	result length
000057EC	0000583C			4004+REA127	DC	A(RE127)	result address
000057F0	00000000 00000000			4005+	DS	2FD	gap
000057F8	$00000000 \ 00000000$			4000 V10107	D.C.	VI 10	<b>T</b> 74
00005800 00005808	00000000 00000000 00000000 00000000			4006+V10127	DS	XL16	V1 output
00005810	0000000 0000000			4007+	DS	2FD	gap
00005818	0000000 00000000			1007	DO	~1 D	S <sup>u</sup> P
				4008+*			
00005820	T040 F044 0044		00000011	4009+X127	DS	OF	
00005820	E310 5014 0014		00000014	4010+	LGF	R1, V3ADDR	load v3 source
00005826 0000582C	E771 0000 0806 E767 0008 2C3A		00000000 00000008	4011+ 4012+	VL VESDA	v23, 0(R1) V22, V23, 8, 2	use v22 to test decoder test instruction (dest is a source)
00005822	E760 5030 080E		00005800	4013+	VESITA	V22, V10127	save v1 output
00005838	07FB			4014+	BR	R11	return
0000583C				4015+RE127	DC	0F	
0000583C	TT010001 00100010			4016+	DROP	R5	24.000.40 0.044.00.44 FFIA.4.GGPP.
0000583C 00005844	FF810204 00102040 00112244 FFAACCDD			4017	DC	XL16' FF810204 00	0102040 00112244 FFAACCDD' result
0000584C				4018	DC	YI 16' 81020408 10	0204080 11224488 AACCDDFF' v2
00005854	11224488 AACCDDFF			1010	ЪС	ALIO OTOZOTOO TO	7201000 11221100 MICCODII V2
				4019			
00005000				4020		VESRA, 9, 2	
00005860 00005860		00005860		4021+ 4022+	DS USING	0FD * D5	base for test data and test routine
00005860	000058B0	00003800		4023+T128	DC	A(X128)	address of test routine
00005864	0080			4024+	DC	H' 128'	test number
00005866	00			4025+	DC	X' 00'	
00005867	02			4026+	DC	HL1' 2'	m4
00005868	00000009 E5C5E2D9 C1404040			4027+	DC	F' 9'	D2
0000586C 00005874	000058DC			4028+ 4029+	DC DC	CL8' VESRA' A(RE128+16)	instruction name address of v3 source
00005874	00000010			4030+	DC	A(16)	result length
0000587C	000058CC			4031+REA128	DC	A(RE128)	result address
00005880	00000000 00000000			4032+	DS	2FD	gap
00005888	00000000 00000000			4000 - W10100	DC .	VI 10	V1 output
00005890 00005898	00000000 00000000 0000000 00000000			4033+V10128	DS	XL16	V1 output
000058A0	0000000 0000000			4034+	DS	2FD	gap
000058A8	00000000 00000000				_~		o-r
				4035+*			
000058B0	E010 F014 0014		00000014	4036+X128	DS	OF NOADDD	1 - 1 - 0
000058B0 000058B6	E310 5014 0014 E771 0000 0806		00000014 00000000	4037+ 4038+	LGF VL	R1, V3ADDR	load v3 source use v22 to test decoder
000058BC	E771 0000 0806 E767 0009 2C3A		0000000	4038+ 4039+		v23, 0(R1) V22, V23, 9, 2	test instruction (dest is a source)
000058E2	E760 5030 080E		00005890	4040+	VESITA	V22, V10128	save v1 output
000058C8	07FB			4041+	BR	R11	return
000058CC				4042+RE128	DC	0F	
000058CC	FEC00100 00001000			4043+		R5	0001090 00000199 FED5666EI
000058CC 000058D4	FFC08102 00081020 00089122 FFD5666E			4044	DC	ALIO FFCUSIUZ UC	0081020 00089122 FFD5666E' result
TUUUUUT	OUGOTER TIDOUUL						

MODESEAN   1020408   102	Page
10058F4   11224488 ACCDDFF	
10058F0	
00058F0   000058F0   000058F0   000058F0   000058F0   000058F0   000059F0   000058F0   000059F0   000058F0   000059F0   000058F0   000059F0   000058F0   0000058F0   000058F0   000058F0   000058F0   0000058F0   0000058F0   0000058F0   00000000   00000000   00000000   000000	
00058F0	
10058F0   00005940   4050-T129   DC   A(X129)   address of test routine   10058F1   10058F2   10058F3	ne
0058F4   0081	
0058F7   02	
0058F8   00000010	
0.058FC   E.5C.   E.	
005904   00000000   00000000   00000000   000000	
005998         00000010         4057+         DC         A(16)         result length           005900         00000000         4059+         DC         A(RE129)         result address           005910         00000000         0000000         4059+         DS         2FD         gap           005920         00000000         00000000         4060+V10129         DS         XL16         VI output           005930         00000000         00000000         4061+         DS         2FD         gap           005930         00000000         00000000         4062+*         4062+*         4063+X129         DS         OF           005940         2310         5014         0014         0000001         4063+         LC         R1, V3ADDR         Load v3 source           005940         2771         0000         806         0000000         4063+         VE, R1         v23, 0(R1)         use v22 to test decoder           0059542         2767         0101         2C3A         0000001         4063+         VERA         V22, V23, 16, 2         test instruction (dest is a source           0059542         2769         030         080E         00000592         4067+         VST         V22, V10129 <td></td>	
100590C   00000000   00000000   00000000   000000	
005910 0000000 0000000 0000000	
005918 00000000 00000000 00000000	
005920 00000000 00000000	
0005980   0000000   00000000   00000000   0005980   0005980   00000000   00000000   00000000   000000	
005930 0000000 00000000 4061+ DS 2FD gap 005930 0000000 00000000 4062+* 4062+* 4063+X129 DS 0F 005940 E310 5014 0014 0014 00000014 4064+ LGF R1, V3ADDR load v3 source 005946 E771 0000 0806 00000000 4066+ VESRA V22, V23, 0(R1) use v22 to test decoder 005946 E770 0010 2G3A 00000010 4066+ VESRA V22, V23, 16, 2 test instruction (dest is a source 005952 E760 5030 080E 00005920 4068+ BR R11 return 005955	
0000000   0000000   00000000   0000000	
1065940   1075	
005940 005940 E310 5014 0014 0044 4064+ LGF R1, V3ADDR load v3 source   005946 E771 0000 0806 00000000 4066+ VEX V1 v23, 0(R1) use v22 to test decoder   00594C E760 7010 2C3A 00001010 4066+ VEX V22, V23, 16, 2 test instruction (dest is a source   00595C D650C 00595C 0	
005940       E310       5014       0014       0000014       4064+       LGF       R1, V3ADDR       load v3 source       005946       005946       E771       0000       0806       00000000       4065+       VL       v23, 0(R1)       use v22 to test decoder       use v22 to test decoder       0005950       vESRA V22, V23, 16, 2       test instruction (dest is a source save v1 output       vest instruction (dest is a source save v1 output <td></td>	
005946       E771       0000       0806       00000000       4065+       VL       v23, 0(R1)       use v22 to test decoder test instruction (dest is a source save v1 output return         005952       E760       5030       080E       00005920       4067+       VST       V22, V10129       save v1 output return         005958       07F       4068+       BR       R11       return         00595C       4070+       DROP       R5         00595C       4070+       DROP       R5         00595C       4070+       DC       XL16' FFFF8102 00001020 00001122 FFFFAACC       result         00596C       81020408 10204080       4072       DC       XL16' 81020408 10204080 11224488 AACCDDFF'       v2         005974       11224488 AACCDDFF       4073       A074       VRS_A       VESRA, 17, 2       base for test data and test routine test number         005980       0005980       4076+       USING *, R5       base for test routine test number         005984       0082       4078+       DC       A(X130)       address of test routine test number         005986       0       4079+       DC       X'O'       DC       DC       F17'       D2         005987       0       4080+       D	
00594C   E767 0010 2C3A   00000010 4066+   VESRA V22, V23, 16, 2   test instruction (dest is a source of the sou	
O05952   E760 5030 080E   O0005920   4067+   VST   V22, V10129   save v1 output   return   v2   v3   v4   v4   v4   v4   v4   v4   v4	<b>e</b> )
005958 07FB       4068+ 8R 8R 8R 8R 811       return         00595C 00595C 00595C 00595C 00596C 005964 070+ 070+ 0700 07000000000000000000000	
100595C	
00595C   FFF8102   00001020   00001020   00001122   FFFFAACC   result	
005964   00001122 FFFFAACC   00596C   81020408   10204080   10204080   10204080   10204080   10204080   11224488   AACCDDFF   v2   v2   v3   v8   v8   v8   v8   v8   v8   v8	
00596C   81020408   10204080   10204080   11224488   AACCDDFF   v2	
11224488   AACCDDFF	
4073	
4074   VRS_A VESRA, 17, 2   4075+   DS   0FD   005980   00005980   4076+   USING *, R5   base for test data and test routing   4078+   DC   A(X130)   address of test routine   4079+   DC   X' 00'   005984   0082   4078+   DC   H' 130'   test number   4079+   DC   X' 00'   005987   02   4080+   DC   HL' 2'   m4   005988   00000011   4081+   DC   F' 17'   D2   005986   E5C5E2D9   C1404040   4082+   DC   CL8' VESRA'   instruction name   005994   000059FC   4083+   DC   A(RE130+16)   address of v3 source   4084+   DC   A(16)   result length   605994   000059EC   4084+   DC   A(16)   result address   005900   0000000   00000000   005980   0000000   00000000   00000000   005980   0000000   00000000   00000000   005980   0000000   00000000   00000000   005980   0000000   00000000   00000000   005980   00000000   00000000   00000000   000000	
005980         4075+         DS         0FD           005980         00005980         4076+         USING *, R5         base for test data and test routing address of test routing address of test routing address of test routing test number           005984         0082         4078+         DC         H' 130'         test number           005986         00         4079+         DC         X' 00'           005987         02         4080+         DC         HL1' 2'         m4           005988         00000011         4081+         DC         F' 17'         D2           00598C         E5C5E2D9         C1404040         4082+         DC         CL8' VESRA'         instruction name           005994         000059FC         4083+         DC         A(RE130+16)         address of v3 source           005998         0000010         4084+         DC         A(16)         result length           00599C         000059EC         4085+REA130         DC         A(RE130)         result address           0059A0         00000000         00000000         4086+         DS         2FD         gap           0059B0         00000000         00000000         4087+V10130         DS         XL16         V1 output </td <td></td>	
005980         000059B0         4076+         USING *, R5         base for test data and test routing address of test routine test number           005984         0082         4078+         DC H' 130'         test number           005986         00         4079+         DC X' 00'         test number           005987         02         4080+         DC HL1' 2'         m4           005988         00000011         4081+         DC F' 17'         D2           00598C         E5C5E2D9         C1404040         4082+         DC CL8' VESRA'         instruction name           005994         000059FC         4083+         DC A(RE130+16)         address of v3 source           005998         0000010         4084+         DC A(RE130)         result length           00599C         000059EC         4085+REA130         DC A(RE130)         result address           0059A0         00000000         00000000         4086+         DS 2FD         gap           0059B0         00000000         00000000         4087+V10130         DS XL16         V1 output	
005980       000059D0       4077+T130       DC       A(X130)       address of test routine test number         005984       0082       4078+       DC       H' 130'       test number         005986       00       4079+       DC       X' 00'         005987       02       4080+       DC       HL1'2'       m4         005988       00000011       4081+       DC       F' 17'       D2         00598C       E5C5E2D9       C1404040       4082+       DC       CL8' VESRA'       instruction name         005994       000059FC       4083+       DC       A(RE130+16)       address of v3 source         005998       0000010       4084+       DC       A(RE130)       result length         0059A0       0000000       0000000       4086+       DS       2FD       gap         0059A8       0000000       0000000       4087+V10130       DS       XL16       V1 output	ne
005984       0082       4078+       DC       H'130'       test number         005986       00       4079+       DC       X'00'         005987       02       4080+       DC       HL1'2'       m4         005988       00000011       4081+       DC       F'17'       D2         00598C       E5C5E2D9       C1404040       4082+       DC       CL8'VESRA'       instruction name         005994       000059FC       4083+       DC       A(RE130+16)       address of v3 source         005998       00000010       4084+       DC       A(16)       result length         00599C       000059EC       4085+REA130       DC       A(RE130)       result address         0059A0       00000000       0000000       4086+       DS       2FD       gap         0059A8       00000000       00000000       4087+V10130       DS       XL16       V1 output	ii C
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
005987 02       4080+       DC       HL1'2'       m4         005988 00000011       4081+       DC       F'17'       D2         00598C E5C5E2D9 C1404040       4082+       DC       CL8'VESRA'       instruction name         005994 000059FC       4083+       DC       A(RE130+16)       address of v3 source         00599C 000059EC       4084+       DC       A(RE130)       result length         0059A0 0000000 00000000       4086+       DS       2FD       gap         0059B0 0000000 00000000       4087+V10130       DS       XL16       V1 output	
005988       00000011       4081+       DC       F' 17'       D2         00598C       E5C5E2D9       C1404040       4082+       DC       CL8' VESRA'       instruction name         005994       000059FC       4083+       DC       A(RE130+16)       address of v3 source         00599C       000059EC       4084+       DC       A(RE130)       result length         0059A0       00000000       4086+       DS       2FD       gap         0059A8       00000000       00000000       4087+V10130       DS       XL16       V1 output	
005994       000059FC       4083+       DC       A(RE130+16)       address of v3 source         005998       00000010       4084+       DC       A(16)       result length         00599C       000059EC       4085+REA130       DC       A(RE130)       result address         0059A0       00000000       00000000       4086+       DS       2FD       gap         0059A8       00000000       00000000       4087+V10130       DS       XL16       V1 output	
005998       00000010       4084+       DC       A(16)       result length         00599C       000059EC       4085+REA130       DC       A(RE130)       result address         0059A0       00000000       00000000       4086+       DS       2FD       gap         0059A8       00000000       00000000       4087+V10130       DS       XL16       V1 output	
00599C       000059EC       4085+REA130       DC       A(RE130)       result address         0059A0       00000000       00000000       4086+       DS       2FD       gap         0059A8       00000000       00000000       4087+V10130       DS       XL16       V1 output	
0059A0 00000000 000000000 4086+ DS 2FD gap 0059A8 00000000 000000000 0059B0 00000000 00000000 4087+V10130 DS XL16 V1 output	
0059A8 00000000 00000000 0059B0 00000000 00000000 4087+V10130 DS XL16 V1 output	
0059B0 00000000 000000000 4087+V10130 DS XL16 V1 output	
UUDYBB UUUUUUUU UUUUUUU	
00 × 00 00 00 00 00 00 00 00 00 00 00 00	
0059C0 00000000 00000000 4088+ DS 2FD gap 0059C8 0000000 00000000	
4089+*	
00059D0 4090+X130 DS 0F	
0059D0 E310 5014 0014 00000014 4091+ LGF R1, V3ADDR load v3 source	

DC

DS

A(RE132)

2FD

result address

gap

4139+REA132

4140 +

00005ABC

00005AC0

00005B0C

ASMA Ver.	0. 7. 0 zvector-e7-1	2-elementS	hi ft				03 Apr 2025 15: 37: 25 Page 9	)2
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00005AC8 00005AD0 00005AD8	00000000 00000000 00000000 00000000 000000			4141+V10132	DS	XL16	V1 output	
00005AE0 00005AE8	0000000 0000000 0000000 0000000			4142+	DS	2FD	gap	
00005AF0				4143+* 4144+X132	DS	OF		
00005AF0 00005AF6	E310 5014 0014 E771 0000 0806		00000014 00000000	4145+ 4146+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v22 to test decoder	
00005AFC 00005B02	E767 0021 2C3A E760 5030 080E		00000021 00005AD0	4147+ 4148+	<b>VST</b>	V22, V23, 33, 2 V22, V10132	test instruction (dest is a source) save v1 output	
00005B08 00005B0C	07FB			4149+ 4150+RE132	BR DC	R11 OF R5	return	
00005B0C 00005B0C 00005B14	C0810204 08102040 08912244 D5666EFF			4151+ 4152	DROP DC		08102040 08912244 D5666EFF' result	
00005B1C	81020408 10204080 11224488 AACCDDFF			4153	DC	XL16' 81020408	10204080 11224488 AACCDDFF' v2	
JUUUDA 1	1122 1100 MICODDI			4154 4155 * Double				
00005B30				4156 4157+	VRS_A DS	VESRA, 0, 3 OFD		
00005B30		00005B30		4158+	<b>USING</b>	*, <b>R</b> 5	base for test data and test routine	
00005B30 00005B34	00005B80 0085			4159+T133 4160+	DC DC	A(X133) H' 133'	address of test routine test number	
00005B36 00005B37	00 03			4161+ 4162+	DC DC	X' 00' HL1' 3'	m4	
00005B38 00005B3C	00000000 E5C5E2D9 C1404040			4163+ 4164+	DC DC	F' 0' CL8' VESRA'	D2 instruction name	
00005B44 00005B48	00005BAC 00000010			4165+ 4166+	DC DC	A(RE133+16) A(16)	address of v3 source result length	
00005B4C 00005B50	00005B9C 00000000 00000000			4167+REA133 4168+	DC DS	A(RE133) 2FD	result address gap	
00005B58 00005B60 00005B68	00000000 00000000 00000000 00000000 000000			4169+V10133	DS	XL16	V1 output	
00005B08 00005B70 00005B78	0000000 0000000 00000000 00000000 000000			4170+	DS	2FD	gap	
00005B80				4171+* 4172+X133	DS	<b>OF</b>		
00005B80	E310 5014 0014		00000014	4173+	LGF	R1, V3ADDR	load v3 source	
00005B86 00005B8C 00005B92	E771 0000 0806 E767 0000 3C3A E760 5030 080E		00000000 00000000 00005B60	4174+ 4175+ 4176+	VL VESRA VST	v23, 0(R1) V22, V23, 0, 3 V22, V10133	use v22 to test decoder test instruction (dest is a source) save v1 output	
00005B98 00005B9C	07FB		OOOOJDOO	4170+ 4177+ 4178+RE133	BR DC	R11 OF	return	
00005B9C				4179+	DROP	<b>R5</b>		
00005B9C 00005BA4	81020408 10204080 11224488 AACCDDFF			4180	DC		10204080 11224488 AACCDDFF' result	
	81020408 10204080 11224488 AACCDDFF			4181	DC	XL16' 81020408	10204080 11224488 AACCDDFF' v2	
000075				4182 4183		VESRA, 1, 3		
00005BC0 00005BC0 00005BC0	00005C10	00005BC0		4184+ 4185+ 4186+T134	DS USING DC	OFD *, R5 A(X134)	base for test data and test routine address of test routine	

XL16' F8102040 81020408 01122448 8AACCDDF'

result

4234

00005CBC

F8102040 81020408

ASMA Ver.	0. 7. 0 zvector- e7	- 12- el ementS	hi ft				03 Apr 2025	15: 37: 25	Page	94
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00005CC4	01122448 8AACCDDF									
	81020408 10204080			4235	DC	XL16' 81020408	10204080 11224488 AACCDDFF'	$\mathbf{v2}$		
00005CD4	11224488 AACCDDFF									
				4236	VDC A	VECDA 7 0				
00005CE0				4237 4238+	DS VRS_A	VESRA, 7, 3 OFD				
00005CE0		00005CE0		4239+	USING		base for test data and to	est routi	ne	
00005CE0	00005D30			4240+T136	DC	A(X136)	address of test routine			
00005CE4	0088			4241+	DC	H' 136'	test number			
00005CE6 00005CE7	00 03			4242+ 4243+	DC DC	X' 00' HL1' 3'	m4			
00005CE7	00000007			4244+	DC	F' 7'	D2			
00005CEC	E5C5E2D9 C1404040			4245+	DC	CL8' VESRA'	instruction name			
00005CF4	00005D5C			4246+	DC	A(RE136+16)	address of v3 source			
00005CF8 00005CFC	00000010 00005D4C			4247+ 4248+REA136	DC DC	A(16)	result length result address			
00005CFC 00005D00	00000000 00000000			4240+REA130 4249+	DS DS	A(RE136) 2FD	gap			
00005D08	0000000 00000000			12 10	DO	WI D	8 <sup>4</sup> P			
00005D10	00000000 00000000			4250+V10136	DS	XL16	V1 output			
00005D18	00000000 00000000			4951.	DC	OED	or an			
00005D20 00005D28	00000000 00000000 0000000 00000000			4251+	DS	2FD	gap			
ООООЗД≈О	00000000 00000000			4252+*						
00005D30				4253+X136	DS	0F				
00005D30	E310 5014 0014		00000014	4254+	LGF	R1, V3ADDR	load v3 source			
00005D36 00005D3C	E771 0000 0806 E767 0007 3C3A		00000000 00000007	4255+ 4256+	VL VESDA	v23, 0(R1) V22, V23, 7, 3	use v22 to test decoder test instruction (dest is	s a source	<b>a</b> )	
00005D3C	E760 5030 080E		00005D10	4257+	VESICA	V22, V10136	save v1 output	s a source		
00005D48	07FB			<b>4258</b> +	BR	R11	return			
00005D4C				4259+RE136	DC	0F				
00005D4C 00005D4C	FF020408 10204081			4260+ 4261	DROP DC	R5 XI 16' FF020408	10204081 00224489 115599BB'	resul t		
00005D54	00224489 115599BB			4≈01	DC	ALIO 11020400	10204001 00224400 11000000	i csui c		
00005D5C	81020408 10204080 11224488 AACCDDFF			4262	DC	XL16' 81020408	10204080 11224488 AACCDDFF'	v2		
				4263	VDC 4	VECDA O O				
00005D70				4264 4265+	VRS_A DS	VESRA, 8, 3 OFD				
00005D70		00005D70		4266+	USING	*, <b>R</b> 5	base for test data and to	est routi	ne	
00005D70	00005DC0			4267+T137	DC	A(X137)	address of test routine			
00005D74 00005D76	0089			4268+	DC	H' 137'	test number			
00005D76	00 03			4269+ 4270+	DC DC	X' 00' HL1' 3'	m4			
00005D78	00000008			<b>4271</b> +	DC	F' 8'	D2			
00005D7C	E5C5E2D9 C1404040			4272+	DC	CL8' VESRA'	instruction name			
00005D84	00005DEC			4273+ 4274+	DC DC	A(RE137+16)	address of v3 source			
00005D88 00005D8C	00000010 00005DDC			4274+ 4275+REA137	DC DC	A(16) A(RE137)	result length result address			
00005D90	00000000 00000000			4276+	DS	2FD	gap			
00005D98	00000000 00000000			10mm 111010	D.C.	WT 4.0				
00005DA0	00000000 00000000			4277+V10137	DS	XL16	V1 output			
00005DA8 00005DB0	00000000 00000000 0000000 00000000			4278+	DS	2FD	gap			
00005DB0	0000000 0000000			12701		~ = <i>V</i>	9 <sub>4</sub> k			
				4279+*	<b>.</b>					
00005DC0				4280+X137	DS	0F				

A(RE139)

result address

DC

4329+REA139

00005EAC

00005EFC

LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
005EB0 005EB8	00000000 00000000 00000000 00000000			4330+	DS	2FD	gap
005EC0 005EC8	00000000 00000000 0000000 00000000			4331+V10139	DS	XL16	V1 output
005ED0	0000000 00000000			4332+	DS	2FD	gap
005ED8	00000000 00000000			4333+*			
005EE0				4334+X139	DS	0F	
005EE0	E310 5014 0014		00000014	4335+	LGF	R1, V3ADDR	load v3 source
005EE6	E771 0000 0806		00000000	4336+	VL	v23, 0(R1)	use v22 to test decoder
005EEC	E767 0010 3C3A		00000010	4337+	<b>VESRA</b>	V22, V23, 16, 3	test instruction (dest is a source)
005EF2	E760 5030 080E		00005EC0	4338+	VST	V22, V10139	save v1 output
005EF8	07FB			4339+	BR	R11	return
005EFC				4340+RE139	DC	0F	
005EFC				4341+	DROP	<b>R5</b>	
005EFC	FFFF8102 04081020			4342	DC	XL16' FFFF8102	04081020 00001122 4488AACC' result
005F04	00001122 4488AACC						
005F0C	81020408 10204080			4343	DC	XL16' 81020408	10204080 11224488 AACCDDFF' v2
005F14	11224488 AACCDDFF						
				4344			
				4345		VESRA, 17, 3	
005F20				<b>4346</b> +	DS	OFD	
005F20		00005F20		4347+	USING	*, <b>R5</b>	base for test data and test routine
005F20	00005F70			4348+T140	DC	A(X140)	address of test routine
005F24	008C			4349+	DC	H'140'	test number
005F26	00			4350+	DC	X' 00'	
005F27	03			4351+	DC	HL1' 3'	m4
005F28	00000011			4352+	DC	F' 17'	D2
005F2C	E5C5E2D9 C1404040			4353+	DC	CL8' VESRA'	instruction name
005F34	00005F9C			4354+	DC	A(RE140+16)	address of v3 source
005F38	0000010			4355+	DC	A(16)	result length
005F3C	00005F8C			4356+REA140	DC	A(RE140)	result address
005F40	0000000 00000000			4357+	DS	2FD	gap
005F48	0000000 00000000						<b>-</b>
005F50	0000000 00000000			4358+V10140	DS	XL16	V1 output
005F58	0000000 00000000						
005F60	0000000 00000000			4359+	DS	2FD	gap
005F68	0000000 00000000						
				4360+*		0.77	
005F70	T040 F044 0555		00000000	4361+X140	DS	OF	
005F70	E310 5014 0014		00000014	4362+	LGF	R1, V3ADDR	load v3 source
005F76	E771 0000 0806		00000000	4363+	VL	v23, 0(R1)	use v22 to test decoder
005F7C	E767 0011 3C3A		00000011	4364+		V22, V23, 17, 3	test instruction (dest is a source)
005F82	E760 5030 080E		00005F50	4365+	VST	V22, V10140	save v1 output
005F88	07FB			4366+	BR	R11	return
005F8C				4367+RE140	DC	OF D5	
005F8C	EEEEC001 00040010			4368+	DROP	R5	00040010 00000001 004455001
005F8C				4369	DC	ALIG FFFFCU81	02040810 00000891 22445566' result
005F94	00000891 22445566			4070	D.C.	VI 101 01000 400	10004000 11004400 AACCIDEEL 0
	81020408 10204080			4370	DC	AL10 81020408	10204080 11224488 AACCDDFF' v2
UU5FA4	11224488 AACCDDFF			4071			
				4371	VDC A	VECDA OO O	
				4372 4373+		VESRA, 32, 3	
OOFTDO				43/34	DS	OFD	
005FB0		OOOOFERO					hans for took lets and to the
005FB0 005FB0 005FB0	00006000	00005FB0		4374+ 4375+T141	USI NG DC		base for test data and test routine address of test routine

DC

XL16' FFFFFFF C0810204 00000000 08912244'

result

4423

FFFFFFF C0810204

000060AC

								<del>-</del>	_
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT				
00060B4 00060BC	00000000 81020408	10204080			4424	DC	XL16' 81020408	10204080 11224488 AACCDDFF' v2	
0060C4	11224488	AACCDDFF			4425				
000000					4426		VESRA, 64, 3		
0060D0 0060D0			000060D0		4427+ 4428+	DS USING	0FD * P5	base for test data and test routine	
0060D0	00006120		ОООООООО		4429+T143	DC	A(X143)	address of test routine	
0060D4	008F				4430+	DC	H' 143'	test number	
0060D6	00				4431+	DC	X' 00'		
0060D7	03				4432+	DC	HL1'3' F'64'	m4 D2	
0060D8 0060DC	00000040 E5C5E2D9	C1404040			4433+ 4434+	DC DC	CL8' VESRA'	instruction name	
0060E4	0000614C	C1404040			4435+	DC	A(RE143+16)	address of v3 source	
0060E8	0000010				4436+	DC	A(16)	result length	
0060EC	0000613C	000000			4437+REA143	DC	A(RE143)	result address	
0060F0	0000000				4438+	DS	2FD	gap	
0060F8 006100	0000000 0000000				4439+V10143	DS	XL16	V1 output	
006108	0000000				44337710143	DЗ	ALIU	vi oucpuc	
006110	00000000				<b>4440</b> +	DS	2FD	gap	
006118	0000000	0000000						<b>.</b>	
000100					4441+*	DC	ΛE		
006120 006120	E310 5014	0014		00000014	4442+X143 4443+	DS LGF	OF R1, V3ADDR	load v3 source	
006126	E771 0000			00000014	4444+	VL	v23, 0(R1)	use v22 to test decoder	
00612C	E767 0040			00000040	4445+		V22, V23, 64, 3	test instruction (dest is a source)	
006132	E760 5030	080E		00006100	4446+	<b>VST</b>	V22, V10143	save v1 output	
006138	07FB				4447+	BR	R11	return	
00613C 00613C					4448+RE143 4449+	DC DROP	OF R5		
00613C	81020408	10204080			4450	DC		10204080 11224488 AACCDDFF' result	
006144	11224488	AACCDDFF							
	81020408 11224488				4451	DC	XL16' 81020408	10204080 11224488 AACCDDFF' v2	
					4452	VDC A	WECDA OF O		
006160					4453 4454+	VRS_A DS	VESRA, 65, 3 OFD		
006160			00006160		4455+	USI NG		base for test data and test routine	
006160	000061B0				4456+T144	DC	A(X144)	address of test routine	
006164	0090				4457+	DC	H' 144'	test number	
006166	00				4458+ 4459+	DC DC	Х' 00'	m4	
006167 006168	03 00000041				4459+ 4460+	DC DC	HL1'3' F'65'	m4 D2	
00616C	E5C5E2D9	C1404040			4461+	DC	CL8' VESRA'	instruction name	
006174	000061DC				4462+	DC	A(RE144+16)	address of v3 source	
006178	00000010				4463+	DC	A(16)	result length	
00617C 006180	000061CC 00000000	0000000			4464+REA144 4465+	DC DS	A(RE144) 2FD	result address	
006188	0000000				<del>11</del> 0J†	DЭ	&I⁺D	gap	
006190	0000000				4466+V10144	DS	XL16	V1 output	
006198	0000000	0000000						1	
0061A0	0000000				4467+	DS	2FD	gap	
0061A8	0000000	UUUUUUUU			4468+*	DC	0E		
0061B0					4469+X144	DS	<b>OF</b>		

TOC	OD IECE CONE	12-elementS		CTN AT			•
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
000627C	00002410			4524+	DC	A(T35)	address of test
0006280	000024A0			<b>4525</b> +	DC	A(T36)	address of test
0006284	00002530			<b>4526</b> +	DC	A(T37)	address of test
0006288	000025C0			<b>4527</b> +	DC	A(T38)	address of test
000628C	00002650			<b>4528</b> +	DC	A(T39)	address of test
0006290	000026E0			4529+	DC	A(T40)	address of test
006294	00002770			<b>4530</b> +	DC	A(T41)	address of test
006298	00002800			4531+	DC	A(T42)	address of test
00629C	00002890			4532+	DC	A(T43)	address of test
0062A0	00002920			4533+	DC	A(T44)	address of test
0062A4	000029B0			4534+	DC	A(T45)	address of test
0062A8	00002A40			4535+	DC	A(T46)	address of test
0062AC	00002AD0			4536+	DC	A(T47)	address of test
0062B0	00002B60			4537+	DC	A(T48)	address of test
0062B4	00002BF0			4538+	DC	A(T49)	address of test
0062B8	00002C80			4539+	DC	A(T50)	address of test
0062BC	00002D10			4540+	DC	A(T51)	address of test
0062C0	00002DA0			4541+	DC	A(T52)	address of test
0062C4	00002E30			4542+	DC	A(T53)	address of test
0062C8	00002EC0			4543+	DC	A(T54)	address of test
0062CC	00002F50			4544+	DC	A(T55)	address of test
0062D0	00002FE0			4545+	DC	A(T56)	address of test
0062D4	00003070			4546+	DC	A(T57)	address of test
0062D4	00003100			4547+	DC	A(T58)	address of test
0062DC	00003100			4548+	DC	A(T59)	address of test
0062E0	00003130			4549+	DC	A(T60)	address of test
0062E0	000032E0			4550+	DC	A(T61)	address of test
0062E4	00003260			4551+	DC DC	A(T62)	address of test
0062EC	00003340 000033D0			4552+	DC DC	A(T63)	address of test
0062F0	00003360			4553+	DC DC	A(T64)	address of test
0062F4	00003460 000034F0			4554+	DC DC	A(T65)	address of test
0062F8	00003410			4555+	DC DC	A(T66)	address of test
0062FC					DC DC		
				4556+		A(T67)	address of test
006300 006304	000036A0			4557+ 4558+	DC DC	A(T68)	address of test
	00003730				DC	A(T69)	address of test
006308	000037C0			4559+	DC DC	A(T70)	address of test
00630C	00003850			4560+	DC DC	A(T71)	address of test
006310	000038E0			4561+	DC	A(T72)	address of test
006314	00003970			4562+	DC DC	A(T73)	address of test
006318	00003A00			4563+	DC DC	A(T74)	address of test
00631C	00003A90			4564+	DC	A(T75)	address of test
006320	00003B20			4565+	DC DC	A(T76)	address of test
006324	00003BB0			4566+	DC DC	A(T77)	address of test
006328	00003C40			4567+	DC	A(T78)	address of test
00632C	00003CD0			<b>4568</b> +	DC	A(T79)	address of test
006330	00003D60			4569+	DC	A(T80)	address of test
006334	00003DF0			4570+	DC	A(T81)	address of test
006338	00003E80			4571+	DC	A(T82)	address of test
00633C	00003F10			4572+	DC	A(T83)	address of test
006340	00003FA0			4573+	DC	A(T84)	address of test
006344	00004030			4574+	DC	A(T85)	address of test
006348	000040C0			4575+	DC	A(T86)	address of test
00634C	00004150			<b>4576</b> +	DC	A(T87)	address of test
006350	000041E0			<b>4577</b> +	DC	A(T88)	address of test
006354	00004270			<b>4578</b> +	DC	A(T89)	address of test
006358	00004300			<b>4579</b> +	DC	A(T90)	address of test

T 0.0	OD LEGIT CODE	ADDD4	ADDDO	CTIME			
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
000635C	00004390			<b>4580</b> +	DC	A(T91)	address of test
0006360	00004420			<b>4581</b> +	DC	A(T92)	address of test
0006364	000044B0			4582+	DC	A(T93)	address of test
0006368	00004540			4583+	DC	A(T94)	address of test
00636C	000045D0			4584+	DC	A(T95)	address of test
006370	00004660			4585+	DC	A(T96)	address of test
006374	000046F0			4586+	DC	A(T97)	address of test
006378	00004780			4587+	DC	A(T98)	address of test
00637C	00004810			4588+	DC DC	A(T99)	address of test
006380	000048A0			<b>4589</b> +	DC DC	A(T100)	address of test
006384	00004930			4590+	DC	A(T101)	address of test
006388	000049C0			4591+	DC DC	A(T102)	address of test
00638C	00004A50			4592+	DC DC	A(T103)	address of test
006390	00004AE0			4593+	DC	A(T104)	address of test
006394 006398	00004B70			4594+	DC DC	A(T105)	address of test address of test
00639C	00004C00 00004C90			4595+ 4596+	DC DC	A(T106)	address of test address of test
0063A0	00004C90 00004D20			4590+ 4597+	DC DC	A(T107) A(T108)	address of test
0063A4	00004D20 00004DB0			4597+ 4598+	DC DC	A(T108) A(T109)	
0063A4	00004Db0 00004E40			4598+ 4599+	DC DC	A(1109) A(T110)	address of test address of test
0063AC	00004E40 00004ED0			4600+	DC DC	A(T111)	address of test
0063B0	00004ED0 00004F60			4600+ 4601+	DC DC	A(1111) A(T112)	address of test
0063B4	00004F60 00004FF0			4601+ 4602+	DC DC	A(1112) A(T113)	address of test
0063B8	00004110			4602+ 4603+	DC DC	A(T114)	address of test
0063BC	00005080			4604+	DC DC	A(T114) A(T115)	
0063C0	00005110 000051A0			4604+ 4605+	DC DC	A(T116)	address of test address of test
0063C4	00005140			4606+	DC DC	A(T117)	address of test
0063C4	00005250 000052C0			4607+	DC DC	A(1117) A(T118)	address of test
0063CC	00005250			4607+ 4608+	DC DC	A(T119)	address of test
0063D0	000053E0			4609+	DC DC	A(T120)	address of test
0063D4	00005470			4610+	DC DC	A(T120) A(T121)	address of test
0063D8	00005500			4611+	DC DC	A(T121) A(T122)	address of test
0063DC				4612+	DC	A(T123)	address of test
0063E0	00005620			4613+	DC DC	A(T124)	address of test
0063E4	000056B0			4614+	DC DC	A(T125)	address of test
0063E4	00005740			4615+	DC	A(T126)	address of test
0063EC	000057 <b>1</b> 0			4616+	DC	A(T127)	address of test
0063F0	00005750			4617+	DC	A(T128)	address of test
0063F4	000058F0			4618+	DC	A(T129)	address of test
0063F8	00005980			4619+	DC	A(T130)	address of test
0063FC	00005A10			4620+	DC	A(T131)	address of test
006400	00005AA0			4621+	DC	A(T132)	address of test
006404	00005B30			4622+	DC	A(T133)	address of test
006408	00005BC0			4623+	DC	A(T134)	address of test
00640C	00005C50			4624+	DC	A(T135)	address of test
006410	00005CE0			4625+	DC	A(T136)	address of test
006414	00005D70			4626+	DC	A(T137)	address of test
006418	00005E00			4627+	DC	A(T138)	address of test
00641C	00005E90			4628+	DC	A(T139)	address of test
006420	00005F20			4629+	DC	A(T140)	address of test
006424	00005FB0			4630+	DC	A(T141)	address of test
006428	00006040			4631+	DC	A(T142)	address of test
00642C	000060D0			4632+	DC	A(T143)	address of test
006430	00006160			4633+	DC	A(T144)	address of test
				4634+*		` -,	
006434	0000000			4635+	DC	A(0)	END OF TABLE

SMA Ver.	0. 7. 0 zvector-e7	- 12- el ementS	Shi ft					03 Apr 2025 15: 37: 25	Page	102
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
0006438	00000000			4636+ 4637	DC	A(0)				
000643C	00000000 00000000			4637 4638 4639	DC DC	F' 0' F' 0'	END OF TABLE			
7000110	000000			1000	DC	1 0				

	MA Ver.	0. 7. 0 zvector- e7	- 12- el ementS	hi ft		03 Apr 2025 15: 37: 25	Page 103
4642   Register equates	LOC	OBJECT CODE	ADDR1	ADDR2	STM		
Octobrop					4641 *****		
Octobrop					4642 * 4643 *****	Register equates ************************************	·***
00000001							
00000000 00000001 4648 R2 EQU 2 00000001 00000001 4648 R3 EQU 3 00000000 00000001 4648 R3 EQU 4 00000000 00000001 4658 R7 EQU 7 00000008 00000001 4658 R7 EQU 8 00000000 00000001 4658 R1 EQU 8 00000000 00000001 4658 R1 EQU 10 00000000 00000001 4658 R1 EQU 10 00000000 00000001 4658 R1 EQU 11 00000000 00000001 4658 R1 EQU 11 00000000 00000001 4658 R1 EQU 12 00000000 00000001 4658 R1 EQU 12 00000000 00000001 4658 R1 EQU 13 00000000 00000001 4658 R1 EQU 15 00000000 00000001 4668 R1 EQU 15 0000000 0000000 00000001 4668 R1 EQU 15 0000000 0000000 00000001 4668 R1 EQU 16 0000000 0000000 00000001 4670 R1 EQU 16 0000000 0000000 00000001 4670 R1 EQU 16 00000000 00000001 4670 R1 EQU 16 0000000 0000000 00000001 4670 R1 EQU 16 0000000 0000000 00000001 4670 R1 EQU 16 0000000 00000001 4670 R1 EQU 16 0000000 0000000 00000001 4670 R1 EQU 16 00000000 00000001 4670 R1 EQU 16 00000000000 00000001 4670 R1 EQU 16 00000000 00000001 4680 R1 EQU 16 000000000000000000000000000000000000						EQU 0	
00000001			0000002	0000001	4647 R2		
0000000 00000001 4657 R12 EQU 13 0000000 0000001 4658 R13 EQU 14 000000F 0000001 4658 R14 EQU 14 000000F 0000001 4660 R15 EQU 15  4662 ***********************************						EQU 3 EQU 4	
0000000 00000001 4657 R12 EQU 13 0000000 0000001 4658 R13 EQU 14 000000F 0000001 4658 R14 EQU 14 000000F 0000001 4660 R15 EQU 15  4662 ***********************************						EQU 5 FOU 6	
0000000 00000001 4657 R12 EQU 13 0000000 0000001 4658 R13 EQU 14 000000F 0000001 4658 R14 EQU 14 000000F 0000001 4660 R15 EQU 15  4662 ***********************************			0000007	00000001	4652 R7	EQU 7	
0000000 00000001 4657 R12 EQU 13 0000000 0000001 4658 R13 EQU 14 000000F 0000001 4658 R14 EQU 14 000000F 0000001 4660 R15 EQU 15  4662 ***********************************			0000009	00000001	4654 R9	EQU 8 EQU 9	
0000000 00000001 4657 R12 EQU 13 0000000 0000001 4658 R13 EQU 14 000000F 0000001 4658 R14 EQU 14 000000F 0000001 4660 R15 EQU 15  4662 ***********************************						EQU 10 EQU 11	
0000000F 00000001 4659 R14 EQU 14 0000000F 00000001 4660 R15 EQU 15  4662 ***********************************					4657 R12	EQU 12	
			000000E	0000001	4659 R14	EQU 14	
10000000			UUUUUUF	00000001	4000 KIS	EQU 15	
10000000							
10000000							
10000000							
10000000					4000 ****	:**************	****
00000000 0000001 4666 V0 EQU 0 0000001 0000001 4667 V1 EQU 1 00000002 0000001 4668 V2 EQU 2 00000003 00000001 4669 V3 EQU 3 00000004 0000001 4670 V4 EQU 4 0000006 00000001 4671 V5 EQU 5 00000006 00000001 4672 V6 EQU 6 00000007 00000001 4673 V7 EQU 7 00000008 00000001 4675 V9 EQU 9 00000009 00000001 4676 V10 EQU 9 00000000 00000001 4677 V1 EQU 11 0000000 00000001 4678 V12 EQU 10 0000000 00000001 4678 V12 EQU 11 0000000 0000000 0000001 4678 V12 EQU 12 0000000 000000 00000001 4678 V12 EQU 12 0000000 000000 00000001 4678 V12 EQU 14 0000000 000000 00000001 4678 V13 EQU 13 0000000 000000 00000001 4678 V15 EQU 14 0000000 000000 00000001 4678 V15 EQU 14 0000000 000000 0000000 0000000 0000000 0000					4663 *	Register equates	
00000001         00000001         4667         V1         EQU         2           00000002         00000001         4668         V2         EQU         3           00000004         00000001         4670         V4         EQU         4           00000005         00000001         4671         V5         EQU         5           00000006         00000001         4672         V6         EQU         6           00000007         00000001         4673         V7         EQU         7           00000008         00000001         4674         V8         EQU         8           00000009         00000001         4675         V9         EQU         9           0000000A         00000001         4676         V10         EQU         10           0000000B         00000001         4677         V11         EQU         11           0000000C         00000001         4678         V12         EQU         12           0000000D         00000001         4681         V15         EQU         14           0000001         00000001         4681         V15         EQU         16           00000011 <td< td=""><td></td><td></td><td></td><td></td><td>4664 *****</td><td>***************************************</td><td>***</td></td<>					4664 *****	***************************************	***
00000001         00000001         4667         V1         EQU         2           00000002         00000001         4668         V2         EQU         3           00000004         00000001         4670         V4         EQU         4           00000005         00000001         4671         V5         EQU         5           00000006         00000001         4672         V6         EQU         6           00000007         00000001         4673         V7         EQU         7           00000008         00000001         4674         V8         EQU         8           00000009         00000001         4675         V9         EQU         9           0000000A         00000001         4676         V10         EQU         10           0000000B         00000001         4677         V11         EQU         11           0000000C         00000001         4678         V12         EQU         12           0000000D         00000001         4681         V15         EQU         14           0000001         00000001         4681         V15         EQU         16           00000011 <td< td=""><td></td><td></td><td>00000000</td><td>00000001</td><td>4666 VO</td><td>EQU O</td><td></td></td<>			00000000	00000001	4666 VO	EQU O	
00000003 0000001 4669 V3 EQU 3 00000004 0000001 4670 V4 EQU 4 0000005 00000001 4671 V5 EQU 5 00000006 0000001 4672 V6 EQU 6 0000007 00000001 4673 V7 EQU 7 00000008 00000001 4675 V9 EQU 9 0000000A 0000001 4675 V9 EQU 9 0000000B 0000001 4676 V10 EQU 10 0000000B 0000001 4677 V11 EQU 11 0000000C 00000001 4679 V12 EQU 12 0000000D 0000001 4679 V13 EQU 12 000000D 0000001 4688 V12 EQU 13 000000F 0000001 4688 V14 EQU 14 000000F 0000001 4681 V15 EQU 15 00000011 0000001 4683 V17 EQU 16 00000012 0000001 4683 V17 EQU 17 00000013 0000001 4688 V19 EQU 18 00000014 0000001 4688 V19 EQU 18 00000015 0000001 4688 V19 EQU 18 00000014 0000001 4686 V19 EQU 19			0000001	0000001	4667 V1	EQU 1	
00000005       00000001       4671       V5       EQU       5         00000006       00000001       4672       V6       EQU       6         00000007       00000001       4673       V7       EQU       7         00000008       00000001       4674       V8       EQU       8         00000009       00000001       4675       V9       EQU       9         00000000       00000001       4676       V10       EQU       10         0000000B       00000001       4677       V11       EQU       11         0000000C       00000001       4678       V12       EQU       12         0000000B       00000001       4679       V13       EQU       13         0000000F       00000001       4680       V14       EQU       15         00000010       00000001       4681       V15       EQU       16         00000011       00000001       4683       V17       EQU       17         00000012       00000001       4684       V18       EQU       19         00000014       00000014       4686       V20       EQU       20			0000003	0000001	4669 V3	EQU 3	
00000006 00000001 4673 V7 EQU 7 00000008 00000001 4674 V8 EQU 8 00000009 00000001 4675 V9 EQU 9 0000000A 00000001 4676 V10 EQU 10 000000B 00000001 4677 V11 EQU 11 0000000C 00000001 4678 V12 EQU 12 000000D 00000001 4678 V12 EQU 13 000000D 0000001 4680 V14 EQU 14 000000F 0000001 4680 V14 EQU 15 000000F 0000001 4681 V15 EQU 15 00000010 0000001 4682 V16 EQU 16 00000011 00000001 4683 V17 EQU 17 0000012 0000001 4683 V18 EQU 18 00000013 0000001 4685 V19 EQU 18 00000014 0000001 4685 V19 EQU 19			0000005	0000001	4671 V5	EQU 5	
00000008       00000001       4674       V8       EQU       8         00000000A       00000001       4676       V10       EQU       10         0000000B       00000001       4677       V11       EQU       11         0000000C       00000001       4678       V12       EQU       12         0000000D       00000001       4679       V13       EQU       13         0000000E       00000001       4680       V14       EQU       14         00000010       00000001       4681       V15       EQU       15         00000011       00000001       4682       V16       EQU       16         00000012       00000001       4683       V17       EQU       17         00000013       00000001       4685       V19       EQU       19         00000014       00000001       4686       V20       EQU       20						EQU 6	
0000000A       00000001       4676       V10       EQU       10         0000000B       00000001       4677       V11       EQU       11         0000000C       00000001       4678       V12       EQU       12         000000D       00000001       4680       V14       EQU       13         000000F       00000001       4681       V15       EQU       15         00000010       00000001       4682       V16       EQU       16         00000011       00000001       4683       V17       EQU       17         00000012       00000001       4685       V19       EQU       18         00000013       00000001       4686       V20       EQU       19         00000014       00000001       4686       V20       EQU       20			0000008	0000001	4674 V8	EQU 8	
0000000C       00000001       4678       V12       EQU       12         0000000D       00000001       4679       V13       EQU       13         0000000E       00000001       4680       V14       EQU       14         0000000F       00000001       4681       V15       EQU       15         00000010       00000001       4682       V16       EQU       16         00000011       00000001       4683       V17       EQU       17         00000012       00000001       4684       V18       EQU       18         00000013       00000001       4685       V19       EQU       19         00000014       00000001       4686       V20       EQU       20			000000A	0000001	4676 V10	EQU 10	
0000000D       00000001       4679       V13       EQU       13         0000000E       00000001       4680       V14       EQU       14         0000000F       00000001       4681       V15       EQU       15         00000010       00000001       4682       V16       EQU       16         00000011       00000001       4683       V17       EQU       17         00000012       00000001       4684       V18       EQU       18         00000013       00000001       4685       V19       EQU       19         00000014       00000001       4686       V20       EQU       20			000000C	0000001	4678 V12	EQU 12	
0000000F       00000001       4681       V15       EQU       15         00000010       00000001       4682       V16       EQU       16         00000011       00000001       4683       V17       EQU       17         00000012       00000001       4684       V18       EQU       18         00000013       00000001       4685       V19       EQU       19         00000014       00000001       4686       V20       EQU       20						EQU 13	
00000011 00000001 4683 V17			000000F	0000001	4681 V15	EQU 15	
00000013 00000001 4685 V19 EQU 19 00000014 00000001 4686 V20 EQU 20			00000011	0000001	4683 V17	EQU 17	
00000014 00000001 4686 V20 EQU 20			00000013	0000001	4685 V19	EQU 19	
VVVVVIV VVVVVVI IVUI IMI LWU MI			00000014 00000015	00000001 00000001	4686 V20 4687 V21		

LOC	OBJECT CODE	ADDR1	ADDR2	STM				03 Apr		
	OBSECT CODE				EOU	99				
		00000016 00000017	00000001 00000001	4689 V23	EQU EQU	22 23				
		$00000018 \\ 00000019$	00000001	4690 V24 4691 V25	EQU EQU	24 25				
		000001A	0000001	4692 V26	EQU	26				
		0000001B 0000001C	00000001	4693 V27 4694 V28	EQU EQU	27 28				
		0000001D 0000001E	00000001	4695 V29 4696 V30	EQU EQU	29 30				
		0000001E	00000001	4697 V31 4698	EQU EQU EQU EQU EQU EQU EQU EQU EQU	31				
				4699	END					

GIN I 00000200 2 1 199 124 155 156 157 FORDM X 00001095 1 425 FORDM X 000001095 1 425 FORDM X 0000001095 1 447 FORDM X 00000000000000000000000000000000000	SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
FOUND X 0000109C 1 425  TRO F 000001091 4 424  TRO F 000001091 4 424  TRO F 000001091 1 4 424  TESTS 4 0000000 80 443 218  TESTS 4 00000000 18 4 148 211  TESTS F 000016164 4 4487 211  TESTS F 00001617 1 4 448  TESTS F 00001618								450	4										
FSW F 00001094 4 424 TERO F 0000004H4 4 334 169 170 171 172 TEST F 00001080 1 0 448 278 TESTS F 00001154 4 4487 211 TEST T X 00001154 1 247 280 280 286 TESTS F 00001154 1 257 216 TEST U 00000125 1 257 216 TEST U 00001051 1 347 280 249 TISST U 00001051 1 347 241 231 TISST U 00001051 1 347 280 249 TISST U 00001051 1 347 280 280 286 TISST U 00001051 1 347 280 249 TISST U 00001051 1 347 280 280 280 280 280 280 280 280 280 280				2		124	155	156	157										
TRO		X		1															
F   0000008		r F		4		100	170	1 77 1	170										
CRUM C 000001081 16 420 271 273 279 281 285 287  TESTS F 000001090 80 43 218  TESTS F 00000145 18 4486 212  TESTS F 00000145 18 4487 218  TO 000000325 18 4486 212  TESTS F 00000145 18 4487 212  TESTS T 000000155 18 4486 212  TESTS T 00000165 18 4486 212  TESTS T 000000165 18 4486 212  TESTS T 000000165 18 4486 212  TESTS T 000000165 18 44 4876 212  TESTS T 00000165 18 44 4876 212  TESTS T 00000166 18 4584 218  TESTS T 00000166 18 4886 218  TESTS T 00000016 18 4886 218  TESTS T 000000016 18 4886 218  TESTS T 000000016 18 4886 218  TESTS T 0000000016 18 4886 218  TESTS T 00000000016 18 4886 218  TESTS T 0000000016 18 4886 218  TESTS T 00000		r F		4			170	171	172										
TESTS		F		4			070	070	004	005	007								
TESTS F 000061F4 4 4487 211 1T X 00001055 18 416 272 280 286  DIEST U 0000032E 1 257 280 286  DIEST U 0000032E 1 257 280 286  DIEST U 0000038E 8 32 204 260  THORN D 0000038E 8 3 322 344  THORN D 0000038E 8 3 322 344  THORN D 0000031A 1 241 231  THORN D 0000031A 1 241 231  THORN D 0000031A 1 241 231  THORN D 0000031A 1 388 291  THORN D 0000031A 1 388 392 249  THORN D 0000031A 1 388 392 249  THORN D 0000031A 1 388 392 249  THORN D 0000031A 1 388 392 393  THORN D 0000031A 1 388 392 393  THORN D 000000000 2508 188 192 193 195  THORN D 00000000 2508 188 192 193 195  THORN D 00000000 1 370  THORN D 00000000 1 377  THORN D 00000000 1 40000000 1 400000000 1 400000000		C					273	279	281	285	287								
DITEST U 000000498		4																	
DITEST   U   00000328							222	000											
JENSW D 00000488 8 352 354		X		18			280	286											
JPSW D 00000488 8 352 354  ILCONT U 00000100 1 24 3992 249 258  ILLEM F 00001000 4 3992 249 258  ILLEM D 00000401 1 241 231  ILLEM D 00000401 1 370  ILLEM D 00000400 8 356 358  ILLEM D 00000400 8 358 251  ILLEM D 00000000 25668 377 378 379  A4 U 00010000 1 378  ILLEM D 00000000 1 379  ILLEM D 000000000 1 379  ILLEM D 00000000 1 379  ILLEM D 000000000 1 379  ILLEM D 00000000 1 370  ILLEM D 00000000 1 370  ILLEM		U		1															
ILIONT		I		4			260												
ILED F 00001000 4 392 249 258		D		8		354													
TIMES		U		1															
ILPSW D 00000400	I LED	F		4			258												
ILITEST I 00000480 4 358 261 00001 F 00000290 8 188 192 193 195	AI LMSG	U		1															
0001   F   00000000   5688   0		D		8															
RGE   1		Ι																	
4	0001	F	00000290	8	188	192	193	195											
4 U 00010000 1 378 U 00100000 1 447 284 U 00100000 1 379 U 00100000 1 379 U 00100000 1 379 U 00100000 1 379 U 00100000 1 370 U 00000018 6 2 323 320 CRET I 00000316 2 323 320 CRET I 00000366 2 323 320 CRET I 0000046 4 3341 317 338 XIF7 U 0000006 4 341 317 338 XIF7 U 00000000 1 377 U 0000000 1 377 U 00000000 1 37	AGE	1	00000000	25668	0														
4 U 00010000 1 378 U 000100007 1 447 284 U 0001000007 1 447 284 U 0010000007 1 447 284 U 0010000007 1 379 U 001000000 1 379 U 001000000 1 379 U 000000018 6 342 325 342 319 U 000000018 6 343 321 334 4 327 328 4 325 4		U	00000400	1	376	377	378	379											
U 00000000 1 447 284  GU 01000000 1 379  GCM) C 0000041E 9 344 207 328  GMSG C 00000427 95 345 321 342 319  GMSG C 00000487 95 345 321 342 319  GMSG I 00000488 6 342 325  GMS I 00000406 4 338 331 334  GRET I 00000406 4 338 331 334  GRET I 00000406 4 338 331 334  KITE7 U 0000000 1 377  T3 C 00001068 18 418 272 273 274 280 281 282 286 287 288  T102 C 00001044 4 406 282  T1LINE C 0000108 16 401 410 295  TLING U 0000001 1 410 295  TLING U 0000001 1 410 294  TNMM C 0 00001052 2 408 288  TNAME C 0 00001033 8 404 276  TNUM C 0 0000108 1 3 402 274  TNUM C 0 0000108 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNAME C 0 0000108 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNAME C 0 0000108 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNAME C 0 0000108 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNAME C 0 0000108 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNAME C 0 0000108 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNAME C 0 0000108 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNAME C 0 0000108 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNAME C 0 0000108 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNAME C 0 0000108 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNAME C 1 00000000 1 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNAME C 1 0000000 1 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNAME C 1 0000000 1 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNAME C 1 0000000 1 1 4646 118 169 170 196 197 290 988  1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	4	U		1															
G I 000003D0 4 314 203 296  GCM0 C 0000041E 9 344 327 328  GCMC C 00000427 95 345 321 342 319  GCMC I 00000418 6 342 325  GCMC I 00000418 6 342 325  GCMC I 00000406 4 338 331 334  GCRT I 00000406 4 341 317 338  XIFT I 0000002E4 1 213 234 252  GET I 00000000 1 377  GE U 0000100 1 377  T3 C 0000106 18 418 272 273 274 280 281 282 286 287 288  TD2 C 0000104 4 4406 282  TD2 C 0000104 4 406 282  TILNG U 0000004 1 410 295  TILNG U 0000004 1 410 295  TILNG U 0000001 3 3 402 274  TMM C 0000103 8 404 276  TNMM C 0 0000103 8 402 274  TNMM C 0 0000000 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNMM C 0 0000000 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNMM C 0 0000000 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNMM C 0 0000000 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNMM C 0 0000000 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNMM C 0 0000000 1 4 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNMM C 0 0000000 1 4 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNMM C 0 0000000 1 4 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNMM C 0 0000000 1 4 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNMM C 0 0000000 1 4 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNMM C 0 0000000 1 4 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNMM C 0 0000000 1 4 4645 118 169 172 192 194 195 196 197 197 177 744 745 771 772 788 799  TNMM C 0 0000000 1 4 4645 118 169 172 192 194 195 194 1		Ū		1		284													
GCMD C 0000041E 9 344 327 328 CMSG C 00000427 95 345 321 342 319 CMSC I 0000048 6 32 323 320 CMS I 0000356 2 323 320 CRET I 00000406 4 338 331 334 CSAVE F 00000406 4 341 317 338 XTE7 U 00002E4 1 213 224 252 XME C 00001000 1 377 T3 C 00001000 1 377 T3 C 00001008 18 418 272 273 274 280 281 282 286 287 288 TD2 C 0000104 4 4 406 282 TLINE C 00001008 16 401 410 295 TLINE C 00001008 1 340 TNMM C 00001052 2 408 288 TNAME C 00001001 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293 TNMM C 00001018 3 404 276 TNUM C 00001018 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293 TNUM C 0000000 1 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293 TNUM C 00001018 3 404 276 TNUM C 0000000 1 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293 TNUM C 0000000 1 1 4646 202 229 230 258 259 295 328 342 581 582 608 609 635 TNUM C 00001018 3 404 276 TNUM C 00001018 4 44 406 202 229 230 258 259 258 28 342 581 582 608 609 609 TNUM C 00001018 3 404 276 TNUM C 00001018 4 44 406 202 229 230 258 259 258 259 258 28 342 581 582 268 281 282 282 TNUM C 00001018 3 404 276 TNUM C 00001018 4 44 406 202 229 230 258 259 259 258 28 342 258 259 259 258 28 28 28 28 28 28 28 28 28 28 28 28 28		Ū		1															
GCMD C 0000041E 9 344 327 328 CMSG C 00000427 95 345 321 342 319 CMC I 00000418 6 342 325 CMC I 00000418 6 342 325 CMC I 00000406 4 338 331 334 CSAVE F 0000406 4 338 331 334 CSAVE F 00000406 4 338 331 334 CSAVE F 00000000 8 450 276 CM		Ĭ		4		203	296												
GMSC C 00000427 95 345 321 342 319  GMC I 00000418 6 342 323 320  GRET I 00000406 4 338 331 334  GSAVE F 0000040C 4 341 317 338  XTE7 U 000000E4 1 213 234 252  NAME C 00000000 1 377  T3 C 0000106 18 418 272 273 274 280 281 282 286 287 288  TD2 C 00001044 4 406 282  TILINE C 00001048 16 401 410 295  TILINE C 00001052 2 408 288  TINM C 00001052 2 408 288  TINM C 00001018 3 402 274  10 0000000 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNM C 00001018 3 402 274  10 00000001 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TILINE C 00001018 3 402 274  10 00000001 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TILINE C 00001018 3 402 274  10 00000001 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TILINE C 00001018 3 402 274  10 00000001 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TILINE C 00001018 3 402 274  10 00000001 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TILINE C 00001018 3 402 274  10 00000001 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TILINE C 00001018 3 402 274  10 00000001 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TILINE C 00001018 3 402 274  10 00000001 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TILINE C 00001018 3 402 274  10 00000000 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TILINE C 00001018 3 402 274  TILINE C 00001018 3 402 274  TILINE C 00001033 8 404 276  TILINE C 00001033 8 404 276  TILINE C 00001034 8 404 276  TILINE C 00001038 8 404 276  TILINE C 00001044 4 4 406 282  TILINE C 00001044 4 4 406 282  TILINE C 00001044 4 4 406 282  TILINE C 0000		Ĉ																	
GMC I 00000418 6 342 325		Č						319											
GOK I 000003E6 2 323 320 GRET I 00000406 4 338 331 334 GSAVE F 0000040C 4 341 317 338 XTE7 U 000002E4 1 213 234 252 XTE7 U 0000000C 8 450 276 GE U 00001000 1 377 T3 C 0000106B 18 418 272 273 274 280 281 282 286 287 288 TD2 C 00001044 4 406 282 TLINE C 00001008 16 401 410 294 TLINE C 00001052 2 408 288 TNMM C 00001033 8 404 276 TNMM C 00001018 3 402 274  V 00000000 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNMM C 00001018 3 402 274  V 00000000 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNMM C 00001018 3 402 274  V 00000000 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNMM C 00001018 3 402 274  V 00000000 1 1 4646 202 229 230 258 259 259 328 342 581 582 608 609 635 666 662 663 689 690 716 717 744 745 771 772 798 799 825 826 852 852 852 853 879 880 906 907 933 934 961 962 988 115 1177 1178 1204 1205 1232 1233 1259 1260 1286 1287 1313 1314 1340 1340 1354 1367 1368 1394 1395 1421 1422 1448 1449 1475 1476 1502 1503 1341 1367 1368 1394 1395 1421 1422 1448 1449 1475 1476 1502 1503 1341 1367 1368 1394 1395 1421 1422 1448 1449 1475 1476 1502 1503 1504 1504 1504 1504 1504 1504 1504 1504		Ĭ					012	010											
GRET I 00000406		Ť																	
GSAVE F 0000040C 4 341 317 338 XTET U 000002E4 1 213 234 252 NAME C 0000000C 8 450 276 GE U 00001000 1 377 T3 C 0000106B 18 418 272 273 274 280 281 282 286 287 288 TD2 C 00001044 4 406 282 TLINE C 00001008 16 401 410 295 TLINE C 00001032 2 408 288 TNAME C 00001033 8 404 276 TNUM C 00001018 3 402 274  U 00000000 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  TNAME C 00001018 3 402 274  U 000000001 1 4646 202 229 300 258 259 295 328 342 581 582 608 609 635 636 662 663 689 690 716 717 744 745 771 772 798 799 825 826 852 853 879 880 906 907 933 934 961 962 988  989 1015 1016 1042 1043 1069 1070 1096 1097 1123 1124 1150 1151 1177 1178 1204 1205 1232 1233 1259 1260 1286 1287 1313 1314 1340 1529 1530 1561 1562 1588 1589 1615 1616 1642 1643 1669 1670 1696 1697 1725 1736 1736 1839 1421 1422 1448 1449 1475 1476 1502 1503 1529 1530 1561 1562 1588 1589 1615 1616 1642 1643 1669 1670 1696 1697 1725 1736 1736 1839 1421 1422 1448 1449 1475 1476 1502 1503 1529 1530 1561 1562 1588 1589 1615 1616 1642 1643 1669 1670 1696 1697 1725 1736 1736 1806 1807 1833 1834 1860 1861 1887 1888 1914 1915 1942 1943 1969 1970 1996 1997 2023 2024 2050 2051 2077 2078 2104 2105 2131 2132 2158 2159 2185 2186 2214 2240 2241 2267 2268 2249 2295 2321 2322 2348 2349 2375 2376 2402 2403 2429 2430 2456 2457 2483 2484 2510 2511 2542 2543 2569 2570		Ť		$\tilde{4}$			334												
XTE7		F		1															
NAME C 00001000 1 377  IT3 C 00001000 1 377  IT3 C 0000106B 18 418 272 273 274 280 281 282 286 287 288  ITD2 C 00001044 4 406 282  ITLINE C 0000108 16 401 410 295  ITLING U 0000004D 1 410 294  ITMH C 00001052 2 408 288  ITNMM C 00001018 3 402 274  ITMM C 00001018 3 402 274  ITMM C 00000000 1 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  ITMM C 00000000 1 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  ITMM C 00000000 1 1 4646 202 229 230 258 259 295 328 342 581 582 608 609 635  ITMM C 00000001 1 4646 202 229 230 258 259 295 328 342 581 582 608 609 635  ITMM C 00000001 1 4646 118 169 172 192 194 195 196 201 220 221 248 249 293  ITMM C 00000000 1 1 4646 118 169 172 192 194 195 196 201 220 221 248 249 293  ITMM C 00000000 1 1 4646 118 169 172 192 194 195 196 201 220 221 248 249 293  ITMM C 00000000 1 1 4646 118 169 172 192 194 195 196 201 220 221 248 249 293  ITMM C 00000000 1 1 4646 118 169 172 192 194 195 196 201 220 221 248 249 293  ITMM C 00000000 1 1 4646 118 169 172 192 194 195 196 201 220 221 248 249 293  ITMM C 00000000 1 1 4646 118 169 172 192 194 195 196 201 220 221 248 249 293  ITMM C 00000000 1 1 4646 118 169 172 192 194 195 196 201 220 221 248 249 293  ITMM C 00000000 1 1 4646 118 169 172 192 194 194 195 196 1970 1966 1997 123 1124 1150 1151 1171 1178 1204 1205 1232 1233 1259 1260 1286 1287 1313 3134 1340 1340 1341 1367 1368 1394 1395 1421 1422 1448 1449 1475 1476 1502 1503 1529 1530 1561 1562 1588 1589 1615 1616 1642 1643 1669 1670 1696 1697 1725 1726 1752 1753 1779 1780 1806 1807 1833 1834 1860 1861 1887 1888 1914 1915 1942 1943 1969 1970 1996 1997 2023 2024 2050 2051 2077 2078 2104 2105 2133 2132 2158 2159 2155 2186 2213 2214 2240 2240 2240 2240 2240 2240 2240		İ		1															
GE U 00001000 1 377 T3 C 0000106B 18 418 272 273 274 280 281 282 286 287 288 TD2 C 00001044 4 406 282 TLINE C 00001008 16 401 410 295 TLING U 0000004D 1 410 295 TLNG C 00001032 2 408 288 TNAME C 00001033 8 404 276 TNUM C 00001018 3 402 274  U 00000000 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  294 297 314 317 319 321 323 338 388  U 00000001 1 4646 202 229 230 258 259 295 328 342 581 582 608 609 635 636 662 663 689 690 716 717 744 745 771 772 798 799  825 826 852 853 879 880 906 907 933 934 961 962 988 825 826 852 853 879 880 906 907 933 934 961 962 988 825 826 852 853 879 880 906 907 933 934 961 962 988 825 826 852 853 879 880 906 907 1096 1097 1123 1124 1150 1151 1177 1178 1204 1205 1232 1233 1259 1260 1286 1287 1313 1314 1340  1341 1367 1368 1394 1395 1421 1422 1448 1449 1475 1476 1502 1503 1529 1530 1561 1562 1588 1589 1615 6166 1642 1643 1669 1670 1696 1697 1725 1726 1752 1753 1779 1780 1806 1807 1833 1834 1860 1861 1887 1888 1914 1915 1942 1943 1969 1970 1996 1997 2023 2024 2050 2051 2077 2078 2104 2105 2131 2132 2158 2159 2185 2186 2213 2214 2240 2241 2267 2268 2294 2295 2321 2322 2348 2349 2375 2376 2402 2403 2429 2430 2426 2650 2651 2677 2678 2705 2706 2732 2733 2759		Č		Q			202												
T3				1		210													
TD2	TQ			1 Q		979	972	974	280	991	999	286	997	900					
TLINE TING U 0000004D 1 410 294 TM4 C 00001052 2 408 288 TNAME C 00001033 8 404 276 TNUM C 00001018 3 402 274 U 00000000 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293				_			213	214	200	۵01	202	200	201	200					
TIMG U 000004D 1 410 294 TIM C 00001052 2 408 288 TINAME C 00001033 8 404 276 TINUM C 00001018 3 402 274 U 0000000 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  U 00000001 1 4646 202 229 230 258 259 295 328 342 581 582 608 609 635 636 662 663 689 690 716 717 744 745 771 772 798 799  8 25 826 852 826 852 853 879 880 906 907 933 934 961 962 988 989 1015 1016 1042 1043 1069 1070 1096 1097 1123 1124 1150 1151 1177 1178 1204 1205 1232 1233 1259 1260 1286 1287 1313 1314 1340 1341 1367 1368 1394 1395 1421 1422 1448 1449 1475 1476 1502 1503 1529 1530 1561 1562 1588 1589 1615 1616 1642 1643 1669 1670 1696 1697 1725 1726 1752 1753 1779 1780 1806 1807 1833 1834 1860 1861 1887 1888 1914 1915 1942 1943 1969 1970 1996 1997 2023 2024 2050 2051 2077 2078 2104 2105 2131 2132 2158 2159 2185 2186 2213 2214 2240 2240 2241 2267 2268 2294 2295 2321 2322 2348 2349 2375 2376 2402 2403 2449 2439 2430 2456 2457 2483 2484 2510 2511 2542 2543 2569 2570							205												
TMM C 00001052				10			293												
TNAME C 00001018 3 402 274  TNUM C 00001018 3 402 274  U 00000000 1 4645 118 169 172 192 194 195 196 201 220 221 248 249 293  294 297 314 317 319 321 323 338  U 00000001 1 4646 202 229 230 258 259 295 328 342 581 582 608 609 635 636 662 663 689 690 716 717 744 745 771 772 798 799 825 826 852 853 879 880 906 907 933 934 961 962 988 989 1015 1016 1042 1043 1069 1070 1096 1097 1123 1124 1150 1151 1177 1178 1204 1205 1232 1233 1259 1260 1286 1287 1313 1314 1340 1341 1367 1368 1394 1395 1421 1422 1448 1449 1475 1476 1502 1503 1529 1530 1561 1562 1588 1589 1615 1616 1642 1643 1669 1670 1696 1861 1887 1888 1914 1915 1942 1943 1969 1970 1996 1997 2023 2024 2050 2051 2077 2078 2104 2105 2131 2132 2158 2159 2185 2186 2213 2214 2240 2241 2267 2268 2294 2295 2321 2322 2348 2349 2375 2376 2402 2403 2429 2430 2456 2457 2483 2484 2510 2511 2542 2543 2559 2570 2596 2597 2623 2624 2650 2651 2677 2678 2705 2706 2732 2733 2759				1															
TNUM C 00001018																			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				3			100	170	100	104	105	100	201	വൈ	001	0.40	040	മെ	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		U	0000000	1	4045									220	221	248	249	293	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		TT	0000001	4	4040									F01	F00	000	000	005	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		U	0000001	1	4046														
$\begin{array}{cccccccccccccccccccccccccccccccccccc$																			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$																			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$																			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$																			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$																			
1887     1888     1914     1915     1942     1943     1969     1970     1996     1997     2023     2024     2050       2051     2077     2078     2104     2105     2131     2132     2158     2159     2185     2186     2213     2214       2240     2241     2267     2268     2294     2295     2321     2322     2348     2349     2375     2376     2402       2403     2429     2430     2456     2457     2483     2484     2510     2511     2542     2543     2569     2570       2596     2597     2623     2624     2650     2651     2677     2678     2705     2706     2732     2733     2759																			
2051 2077 2078 2104 2105 2131 2132 2158 2159 2185 2186 2213 2214 2240 2241 2267 2268 2294 2295 2321 2322 2348 2349 2375 2376 2402 2403 2429 2430 2456 2457 2483 2484 2510 2511 2542 2543 2569 2570 2596 2597 2623 2624 2650 2651 2677 2678 2705 2706 2732 2733 2759																			
2240 2241 2267 2268 2294 2295 2321 2322 2348 2349 2375 2376 2402 2403 2429 2430 2456 2457 2483 2484 2510 2511 2542 2543 2569 2570 2596 2597 2623 2624 2650 2651 2677 2678 2705 2706 2732 2733 2759																			
2403 2429 2430 2456 2457 2483 2484 2510 2511 2542 2543 2569 2570 2596 2597 2623 2624 2650 2651 2677 2678 2705 2706 2732 2733 2759																			
2596 2597 2623 2624 2650 2651 2677 2678 2705 2706 2732 2733 2759																			
									2624		2651			2705					

ASMA Ver. 0.7.0	zvector	- e7- 12- el en	entShi ft										03 Apr	2025	15: 37:	25 Pa	ge 1	106
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					2949 3112	2950 3138	2976 3139	2977 3165	3003 3166	3004 3193	3030 3194	3031 3220	3057 3221	3058 3247	3084 3248	3085 3274	3111 3275	
					3301	3302	3328	3329	3355	3356	3382	3383	3409	3410	3436	3437	3463	
					3464 3657	3490 3658	3491 3685	3522 3686	3523 3712	3549 3713	3550 3739	3576 3740	3577 3766	3603 3767	3604 3793	3630 3794	3631 3820	
					3821 4010	3847 4011	3848 4037	3874 4038	3875 4064	3902 4065	3903 4091	3929 4092	3930 4118	3956 4119	3957 4145	3983 4146	3984 4173	
					4174	4200	4201	4227	4228	4254	4255	4281	4282	4308	4309	4335	4336	
R10	U	000000A	1	4655	4362 157	4363 166	4389 167	4390	4416	4417	4443	4444	4470	4471				
R11	Ū	0000000B	1	4656	225 883	226 910	585 937	612 965	639 992	666 1019	693 1046	720 1073	748 1100	775 1127	802 1154	829 1181	856 1208	
					1236	1263	1290	1317	1344	1371	1398	1425	1452	1479	1506	1533	1565	
					1592 1946	1619 1973	1646 2000	1673 2027	1700 2054	1729 2081	1756 2108	1783 2135	1810 2162	1837 2189	1864 2217	1891 2244	1918 2271	
					2298	2325	2352	2379	2406	2433	2460	2487	2514	2546	2573	2600	2627	
					2654 3007	2681 3034	2709 3061	2736 3088	2763 3115	2790 3142	2817 3169	2844 3197	2871 3224	2898 3251	2926 3278	2953 3305	2980 3332	
					3359 3716	3386 3743	3413 3770	3440 3797	3467 3824	3494 3851	3526 3878	3553 3906	3580 3933	3607 3960	3634 3987	3661 4014	3689 4041	
					4068	4095	4122	4149	4177	4204	4231	4258	4285	4312	4339	4366	4393	
R12	U	000000C	1	4657	$\begin{array}{c} 4420 \\ 211 \end{array}$	4447 214	4474 233	251										
R13 R14	U U	0000000D 0000000E	1	4658 4659														
R15	U	000000F	1	4660	242	267	300	301										
R2	U	00000002	1	4647	203 324	270 325	271 327	278 333	279 338	284 339	285	293	296	297	315	317	323	
R3 R4	U U	00000003 00000004	1	4648 4649														
R5	Ü	00000004	1	4650	214	215	218	268	299	566	587	593	614	620	641	647	668	
					674 858	695 864	701 885	722 891	729 912	750 918	756 939	777 946	783 967	804 973	810 994	831 1000	837 1021	
					1027	1048	1054	1075	1081	1102	1108	1129	1135	1156	1162	1183	1189	
					1210 1379	1217 1400	1238 1406	1244 1427	1265 1433	1271 1454	1292 1460	1298 1481	1319 1487	1325 1508	1346 1514	1352 1535	1373 1546	
					1567 1737	1573 1758	1594 1764	1600 1785	1621 1791	1627 1812	1648 1818	1654 1839	1675 1845	1681 1866	1702 1872	1710 1893	1731 1899	
					1920	1927	1948	1954	1975	1981	2002	2008	2029	2035	2056	2062	2083	
					2089 2273	2110 2279	2116 2300	2137 2306	2143 2327	2164 2333	2170 2354	2191 2360	2198 2381	2219 2387	2225 2408	2246 2414	2252 2435	
					2441 2629	2462 2635	2468 2656	2489 2662	2495 2683	2516 2690	2527 2711	2548 2717	2554 2738	2575 2744	2581 2765	2602 2771	2608 2792	
					2798	2819	2825	2846	2852	2873	2879	2900	2907	2928	2934	2955	2961	
					2982 3150	2988 3171	3009 3178	3015 3199	3036 3205	3042 3226	3063 3232	3069 3253	3090 3259	3096 3280	3117 3286	3123 3307	3144 3313	
					3334	3340	3361 3534	3367	3388	3394 3582	3415 3588	3421 3609	3442 3615	3448 3636	3469 3642	3475	3496 3670	
					3507 3691	3528 3697	3718	3555 3724	3561 3745	3751	3772	3778	3799	3805	3826	3663 3832	3853	
					3859 4043	3880 4049	3887 4070	3908 4076	3914 4097	3935 4103	3941 4124	3962 4130	3968 4151	3989 4158	3995 4179	4016 4185	4022 4206	
					4212	4233	4239	4260	4266	4287	4293	4314	4320	4341	4347	4368	4374	
R6 R7	U U	00000006 0000007	1 1	4651 4652	4395	4401	4422	4428	4449	4455	4476							
R8	U	00000008	1	4653	155	159	160	161	163									

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES						
			_				104	166				
9 E1	U	00000009	1	4654	156	163 575	164	166				
E10	F	0000115C 0000166C	4	586 830	573 817	575 819						
E100 E100	r F	0000166C 0000490C	4 4	3279	3266	3268						
E100 E101	E L	0000490C 0000499C	4	3306	3293	3295						
E102	F F	0000433C	4	3333	3320	3322						
E102 E103	F	00004A2C	4	3360	3347	3349						
E104	F	00004ABC	4	3387	3374	3376						
E105	F	00004BDC	$\overline{4}$	3414	3401	3403						
E106	$ar{\mathbf{F}}$	00004C6C	$ar{f 4}$	3441	3428	3430						
E107	$ar{\mathbf{F}}$	00004CFC	$ar{f 4}$	3468	3455	3457						
E108	F	00004D8C	4	3495	3482	3484						
E109	F	00004E1C	4	3527	3514	3516						
E11	F	000016FC	4	857	844	846						
E110	F	<b>00004EAC</b>	4	3554	3541	3543						
E111	$\mathbf{F}$	00004F3C	4	3581	3568	3570						
E112	$\mathbf{F}$	00004FCC	4	3608	3595	3597						
E113	F	0000505C	4	3635	3622	3624						
E114	<u><b>F</b></u>	000050EC	4	3662	3649	3651						
E115	<u>F</u>	0000517C	4	3690	3677	3679						
E116	F	0000520C	4	3717	3704	3706						
E117	F	0000529C	4	3744	3731	3733						
E118	r F	0000532C	4	3771	3758	3760						
E119	r F	000053BC	4	3798	3785	3787						
E12	r r	0000178C	4	884	871 3812	873						
E120	r E	0000544C 000054DC	4	3825 3852	3839	3814 3841						
E121 E122	r F	000054BC	4	3879	3866	3868						
E122 E123	r F	000055FC	4 4	3907	3894	3896						
E124	F	000055FC	4	3934	3921	3923						
E125	F	0000505C	4	3961	3948	3950						
E126	F	000057AC	4	3988	3975	3977						
E127	F	0000583C	$\overline{4}$	4015	4002	4004						
E128	$ar{\mathbf{F}}$	000058CC	4	4042	4029	4031						
E129	$ar{\mathbf{F}}$	0000595C	$ar{4}$	4069	4056	4058						
E13	F	0000181C	4	911	898	900						
E130	F	000059EC	4	4096	4083	4085						
E131	F	00005A7C	4	4123	4110	4112						
E132	F	00005B0C	4	4150	4137	4139						
E133	F	00005B9C	4	4178	4165	4167						
E134	<u>F</u>	00005C2C	4	4205	4192	4194						
E135	F	00005CBC	4	4232	4219	4221						
E136	F	00005D4C	4	4259	4246	4248						
E137	F	00005DDC	4	4286	4273	4275						
E138	r F	00005E6C	4	4313	4300	4302						
E139	r r	00005EFC	4	4340	4327	4329						
E14 E140	r	000018AC	4	938	925	927						
E140 E141	r E	00005F8C 0000601C	4	4367 4394	4354 4381	4356 4383						
E141 E142	r F	0000601C	4	4394 4421	4381 4408	43 <b>6</b> 3 4410						
E142 E143	r F	000060AC	4	4421	4408	4410						
E143 E144	E. T.	0000613C 000061CC	4	4446	4433 4462	4437 4464						
E15	E T	000001CC 0000193C	4	966	953	955						
E16	F	0000193C	4	993	980	982						
117	F	000013CC	4	1020	1007	1009						
18	F	00001A3C	4		1034	1036						

ASMA Ver. 0.7.0 SYMBOL	ТҮРЕ	- e7- 12- el em VALUE	LENGTH	DEFN	REFERENCES	03 Apr 2025 15: 37: 25	rage	108
E19	F	00001B7C	4		1061 1063			
E2	F	000011EC	4	613	600 602			
E20 E21	r	00001C0C 00001C9C	4	1101 1128	1088 1090 1115 1117			
E22	r F	00001C9C	4 4	1126	1113 1117 1142 1144			
E23	F	00001DEC	4	1182	1169 1171			
E24	F	00001E4C	$\overline{4}$	1209	1196 1198			
E25	$ar{\mathbf{F}}$	00001EDC	$\overline{4}$	1237	1224 1226			
E26	F	00001F6C	4	1264	1251 1253			
E27	$\mathbf{\underline{F}}$	00001FFC	4	1291	1278 1280			
E28	F	0000208C	4	1318	1305 1307			
E29	F	0000211C	4	1345	1332 1334			
E3	r F	0000127C	4	640	627 629			
E30 E31	r E	000021AC 0000223C	4	1372 1399	1359 1361 1386 1388			
E32	F	0000223C 000022CC	4 4	1426	1413 1415			
E33	F	000022CC	4	1453	1440 1442			
E34	F	000023EC	4	1480	1467 1469			
E35	F	0000247C	$ar{4}$	1507	1494 1496			
E36	F	0000250C	4	1534	1521 1523			
E37	F	0000259C	4	1566	1553 1555			
E38	<u>F</u>	0000262C	4	1593	1580 1582			
E39	F	000026BC	4	1620	1607 1609			
E4	r F	0000130C	4	667	654 656			
E40 E41	r	0000274C 000027DC	4	1647 1674	1634 1636 1661 1663			
E42	F	000027BC	4	1701	1688 1690			
E43	F	000028FC	4	1730	1717 1719			
E44	F	0000291C	$\dot{4}$	1757	1744 1746			
E45	F	00002A1C	4	1784	1771 1773			
E46	F	00002AAC	4	1811	1798 1800			
E47	F	00002B3C	4	1838	1825 1827			
E48	<u>F</u>	00002BCC	4					
E <b>49</b>	F	00002C5C	4	1892	1879 1881			
E5	r F	0000139C	4	694	681 683			
E50 E51	r F	00002CEC 00002D7C	4 4	1919 1947	1906 1908 1934 1936			
E52	F	00002B7C	4	1974	1961 1963			
E53	F	00002E0C	4	2001	1988 1990			
E <b>54</b>	$\mathbf{\tilde{F}}$	00002F2C	$\overline{4}$	2028	2015 2017			
E <b>55</b>	F	00002FBC	$\overline{4}$	2055	2042 2044			
E <b>56</b>	F	0000304C	4	2082	2069 2071			
E57	<u>F</u>	000030DC	4	2109	2096 2098			
E58	F	0000316C	4	2136	2123 2125			
E59	F T	000031FC	4	2163	2150 2152			
E <b>6</b> E <b>60</b>	r E	0000142C 0000328C	4	721 2190	708 710 2177 2179			
261	r F	0000328C	4	2218	2205 2207			
E62	F	0000331C 000033AC	4	2245	2232 2234			
E63	F	000033AC	4	2272	2259 2261			
E <b>64</b>	F	000034CC	$\overline{4}$	2299	2286 2288			
E <b>65</b>	F	0000355C	$ar{4}$	2326	2313 2315			
E <b>66</b>	F	000035EC	4	2353	2340 2342			
E67	<u><b>F</b></u>	0000367C	4	2380	2367 2369			
E <b>68</b>	F	0000370C	4	2407	2394 2396			
<b>269</b>	F	0000379C	4	2434	2421 2423			

SYMBOL  E7 E70 E71 E72 E73 E74 E75 E76 E77 E78 E80 E81 E82 E83 E84 E85 E86	TYPE F F F F F F F F F F F F F F F F F F F	VALUE  000014BC 0000382C 000038BC 0000394C 00003A6C 00003AFC 00003BC 00003C1C 00003CAC 00003DCC 00003BCC 00003ECC 00003ECC 00003F7C 0000400C 0000409C	LENGTH  4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	749 2461 2488 2515 2547 2574 2601 2628 2655 2682 2710 776 2737 2764 2791 2818	736 738 2448 2450 2475 2477 2502 2504 2534 2536 2561 2563 2588 2590 2615 2617 2642 2644 2669 2671 2697 2699 763 765 2724 2726 2751 2753 2778 2780			
E70 E71 E72 E73 E74 E75 E76 E77 E78 E80 E81 E82 E83 E84	F F F F F F F F F F F	0000382C 000038BC 0000394C 000039DC 00003A6C 00003AFC 00003C1C 00003CAC 00003D3C 0000154C 00003B5C 00003E5C 00003E5C 00003F7C 0000400C 0000409C	4 4 4 4 4 4 4 4 4 4 4	2461 2488 2515 2547 2574 2601 2628 2655 2682 2710 776 2737 2764 2791	2448 2450 2475 2477 2502 2504 2534 2536 2561 2563 2588 2590 2615 2617 2642 2644 2669 2671 2697 2699 763 765 2724 2726 2751 2753 2778 2780			
E71 E72 E73 E74 E75 E76 E77 E78 E79 E8 E80 E81 E82 E83 E84	F F F F F F F F F F F F F F F F F F F	000038BC 0000394C 000039DC 00003A6C 00003AFC 00003C1C 00003CAC 00003D3C 0000154C 00003BCC 00003ECC 00003ECC 00003F7C 0000400C 0000409C	4 4 4 4 4 4 4 4 4 4	2488 2515 2547 2574 2601 2628 2655 2682 2710 776 2737 2764 2791	2475 2477 2502 2504 2534 2536 2561 2563 2588 2590 2615 2617 2642 2644 2669 2671 2697 2699 763 765 2724 2726 2751 2753 2778 2780			
E72 E73 E74 E75 E76 E77 E78 E79 E8 E80 E81 E82 E83 E84	F F F F F F F F F	0000394C 000039DC 00003A6C 00003AFC 00003B8C 00003CAC 00003D3C 0000154C 00003DCC 00003E5C 00003E5C 00003F7C 0000400C 0000409C	4 4 4 4 4 4 4 4 4 4	2515 2547 2574 2601 2628 2655 2682 2710 776 2737 2764 2791	2502 2504 2534 2536 2561 2563 2588 2590 2615 2617 2642 2644 2669 2671 2697 2699 763 765 2724 2726 2751 2753 2778 2780			
E73 E74 E75 E76 E77 E78 E79 E8 E80 E81 E82 E83 E84 E84	F F F F F F F F	000039DC 00003A6C 00003AFC 00003B8C 00003C1C 00003CAC 00003D3C 0000154C 00003BCC 00003E5C 00003EFC 00003F7C 0000400C 0000409C	4 4 4 4 4 4 4 4 4	2547 2574 2601 2628 2655 2682 2710 776 2737 2764 2791	2534 2536 2561 2563 2588 2590 2615 2617 2642 2644 2669 2671 2697 2699 763 765 2724 2726 2751 2753 2778 2780			
274 275 276 277 278 279 28 280 281 282 283 284	F F F F F F F F	00003A6C 00003AFC 00003B8C 00003C1C 00003CAC 00003D3C 0000154C 00003E5C 00003E5C 00003F7C 0000400C 0000409C	4 4 4 4 4 4 4 4	2574 2601 2628 2655 2682 2710 776 2737 2764 2791	2561 2563 2588 2590 2615 2617 2642 2644 2669 2671 2697 2699 763 765 2724 2726 2751 2753 2778 2780			
275 276 277 278 279 28 280 281 282 283 284	F F F F F F F	00003AFC 00003B8C 00003C1C 00003CAC 00003D3C 0000154C 00003BCC 00003E5C 00003F7C 0000400C 0000409C	4 4 4 4 4 4 4 4	2601 2628 2655 2682 2710 776 2737 2764 2791	2588 2590 2615 2617 2642 2644 2669 2671 2697 2699 763 765 2724 2726 2751 2753 2778 2780			
276 277 278 279 28 280 281 282 283 284	F F F F F F F	00003B8C 00003C1C 00003CAC 00003D3C 0000154C 00003BCC 00003E5C 00003F7C 0000400C 0000409C	4 4 4 4 4 4 4	2628 2655 2682 2710 776 2737 2764 2791	2615 2617 2642 2644 2669 2671 2697 2699 763 765 2724 2726 2751 2753 2778 2780			
277 278 279 28 280 281 282 283 284	F F F F F F	00003C1C 00003CAC 00003D3C 0000154C 00003DCC 00003E5C 00003F7C 0000400C 0000409C	4 4 4 4 4 4 4	2655 2682 2710 776 2737 2764 2791	2642 2644 2669 2671 2697 2699 763 765 2724 2726 2751 2753 2778 2780			
278 279 28 280 281 282 283 284	F F F F F F	00003CAC 00003D3C 0000154C 00003DCC 00003E5C 00003F7C 0000400C 0000409C	4 4 4 4 4 4	2682 2710 776 2737 2764 2791	2669 2671 2697 2699 763 765 2724 2726 2751 2753 2778 2780			
279 28 280 281 282 283 284	F F F F F F	00003D3C 0000154C 00003DCC 00003E5C 00003ECC 00003F7C 0000400C 0000409C	4 4 4 4 4 4	2710 776 2737 2764 2791	2697 2699 763 765 2724 2726 2751 2753 2778 2780			
8 80 81 82 83 84	F F F F F F	0000154C 00003DCC 00003E5C 00003EEC 00003F7C 0000400C 0000409C	4 4 4 4 4	776 2737 2764 2791	763 765 2724 2726 2751 2753 2778 2780			
380 381 382 383 384 385	F F F F F	00003DCC 00003E5C 00003EEC 00003F7C 0000400C 0000409C	4 4 4 4	2737 2764 2791	2724 2726 2751 2753 2778 2780			
[81 [82] [83] [84] [85]	F F F F F	00003E5C 00003EEC 00003F7C 0000400C 0000409C	4 4 4 4	2764 2791	2751 2753 2778 2780			
882 883 884 885	F F F F	00003EEC 00003F7C 0000400C 0000409C	4 4 4	2791	2778 2780			
283 284 285	F F F F	00003F7C 0000400C 0000409C	4 4					
284 285	F F F	0000400C 0000409C	4	2818	0005 0007			
285	F F F	0000409C			2805 2807			
				2845	2832 2834			
			4	2872 2899	2859 2861 2886 2888			
		0000412C	4	2 <b>8</b> 99 2927				
E87 E88		000041BC 0000424C	4	2954	2914 2916 2941 2943			
289	E.	0000424C 000042DC	4 4	2981	2968 2970			
9	F	000042DC 000015DC	4	803	790 792			
.90	F	000013BC	4	3008	2995 2997			
291	E F	0000436C 000043FC	4	3035	3022 3024			
192	F	000043FC 0000448C	4	3062	3049 3051			
E93	F	0000446C	4	3089	3076 3078			
E94	F	0000451C 000045AC	4	3116	3103 3105			
E95	F	0000463C	4	3143	3130 3132			
E96	F	000046CC	4	3170	3157 3159			
297	F	0000475C	4	3198	3185 3187			
E98	F	000047EC	4	3225	3212 3214			
299	F	0000487C	4	3252	3239 3241			
Ä	Ā	0000110C	$\bar{4}$	575				
ZA10	Ā	0000161C	$\bar{4}$	819				
ZA100	A	000048BC	4	3268				
ZA101	Ā	0000494C	4	3295				
A102	Α	000049DC	4	3322				
EA103	A	00004A6C	4	3349				
CA104	A	00004AFC	4	3376				
A105	A	00004B8C	4	3403				
EA106	A	00004C1C	4	3430				
A107	A	00004CAC	4	3457				
A108	A	00004D3C	4	3484				
A109	A	00004DCC	4	3516				
A11	A	000016AC	4	846				
A110	A	00004E5C	4	3543				
A111	A	00004EEC	4	3570				
A112	A	00004F7C	4	3597				
A113	A	0000500C	4	3624				
EA114	A	0000509C	4	3651				
EA115	A	0000512C	4	3679				
EA116	A	000051BC	4	3706				
EA117	A	0000524C	4	3733				
EA118 EA119	A A	000052DC 0000536C	4 4	3760 3787				

CVMDAT	ТҮРЕ	VAT HE	LENGTH	DEFN	REFERENCES	
SYMBOL	TIPE	VALUE	LENGIH	DEFN	REFERENCES	
EEA12	A	0000173C	4	873		
EA120	A	000053FC	4	3814		
EA121	A	0000548C	4	3841		
EA122	A	0000551C	4	3868		
EA123	A	000055AC	4	3896		
EA124	A	0000563C	4	3923		
EA125	A	000056CC	4	3950		
EA126	A	0000575C	4	3977		
EA127	A	000057EC	4	4004		
EA128	A	0000587C	4	4031		
EA129	A	0000590C	4	4058		
EA13	A	000017CC	4	900		
EA130	A	0000599C	4	4085		
EA131	A	00005A2C	4	4112		
EA132	A	00005ABC	4	4139		
EA133	A	00005B4C	4	4167		
EA134	A	00005BDC	4	4194 4221		
EA135 EA136	A A	00005C6C 00005CFC	4 4	4221 4248		
EA137	A.	00005CFC	4	4275		
EA138	A A	00005B8C	4	4302		
EA139	A A	00005E1C	4	4302		
EA14	A	00003EAC 0000185C	4	927		
EA140	A	0000183C	4	4356		
EA141	A	00005FCC	4	4383		
EA142	Ä	00005FCC	4	4410		
EA143	A	000060EC	4	4437		
EA144	Ä	000001C	4	4464		
EA15	Ä	000017C	4	955		
EA16	Ä	000019ZC	4	982		
EA17	Ä	0000107C	$\overline{4}$	1009		
EA18	Ā	00001A9C	$\overline{4}$	1036		
EA19	A	00001B2C	$\overline{4}$	1063		
EA2	Ā	0000119C	$\bar{4}$	602		
EA20	Ā	00001BBC	$ar{4}$	1090		
EA21	A	00001C4C	$\overline{4}$	1117		
EA22	Ā	00001CDC	$ar{4}$	1144		
EA23	A	00001D6C	4	1171		
EA24	A	00001DFC	4	1198		
EA25	A	00001E8C	4	1226		
EA26	A	00001F1C	4	1253		
EA27	A	00001FAC	4	1280		
EA28	A	0000203C	4	1307		
EA29	A	000020CC	4	1334		
EA3	A	0000122C	4	629		
EA30	A	0000215C	4	1361		
EA31	A	000021EC	4	1388		
EA32	A	0000227C	4	1415		
EA33	A	0000230C	4	1442		
EA34	A	0000239C	4	1469		
EA35	A	0000242C	4	1496		
EA36	A	000024BC	4	1523		
EA37	A	0000254C	4	1555		
EA38	A	000025DC	4	1582		
EA39	A	0000266C	4	1609		
EEA4	A	000012BC	4	656		

CVMDAT	TUDE	T/AT TITE	I PMOTH	Distric	DEEEDENCES	
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES	
EA40	A	000026FC	4	1636		
EA41	A	0000278C	4	1663		
EA42	A	0000281C	4	1690		
EA43	A	000028AC	4	1719		
EA44	A	0000293C	4	1746		
EA45	A	000029CC	4	1773		
EA46	A	00002A5C	4	1800		
EA47	A	00002AEC	4	1827		
EA48	A	00002B7C	4	1854		
EA49	A	00002C0C	4	1881		
EA5	A	0000134C	4	683		
EA50	A	00002C9C	4	1908		
EA51	A	00002D2C	4	1936		
EA52	A	00002DBC	4	1963		
EA53	A	00002E4C	4	1990		
EA54	A. A	00002EDC 00002F6C	4	2017		
EA55 EA56	A.	00002F6C	4	2044 2071		
EA57	A	00002FFC 0000308C	4	2071		
EA58	A. A	0000308C 0000311C	4	2125		
EA59	A A	0000311C 000031AC	4	2152		
EA6	Λ	000031AC 000013DC	4	710		
EA60	Λ	000013BC 0000323C	4	2179		
EA61	Δ	0000323C	4	2207		
EA62	Δ	000032CC	4	2234		
EA63	Ä	0000335C	4	2261		
EA64	A	000033EC	4	2288		
EA65	Ā	0000350C	$\dot{\overline{4}}$	2315		
EA66	A	0000359C	$\dot{\tilde{4}}$	2342		
EA67	A	0000362C	4	2369		
EA68	Ā	000036BC	$\bar{4}$	2396		
EA69	Ā	0000374C	$\bar{4}$	2423		
EA7	A	0000146C	4	738		
EA70	A	000037DC	4	2450		
EA71	A	0000386C	4	2477		
EA72	A	000038FC	4	2504		
EA73	A	0000398C	4	2536		
EA74	A	00003A1C	4	2563		
EA75	A	00003AAC	4	2590		
EA76	A	00003B3C	4	2617		
EA77	A	00003BCC	4	2644		
EA78	A	00003C5C	4	2671		
EA79	A	00003CEC	4	2699		
EA8	A	000014FC	4	765		
EA80	A	00003D7C	4	2726		
EA81	A	00003E0C	4	2753		
EA82	A	00003E9C	4	2780		
EA83	A	00003F2C	4	2807		
EA84	A	00003FBC	4	2834		
EA85	A	0000404C	4	2861		
EA86	A	000040DC	4	2888		
EA87	A	0000416C	4	2916		
EA88	A	000041FC	4	2943		
EA89	A	0000428C	4	2970		
EA9	A	0000158C	4	792		

SYMB0L	TYPE	VALUE	LENGTH	DEEN	REFERE	NCES	
SINDUL	1111	VALUE	LENGTH	DELI	KEPEKE	MCLS	
EA91	A	000043AC	4	3024			
EA92	A	0000443C	4	3051			
EA93	A	000044CC	4	3078			
EA94	A	0000455C	4	3105			
EA95	A	000045EC	4	3132			
EA96	A	0000467C	4	3159			
EA97	A	0000470C	4	3187			
EA98	Ā	0000479C	$\bar{4}$	3214			
EA99	Ā	0000482C	4	3241			
EADDR	Ā	0000001C	$\bar{4}$	454	229		
EG2LOW	Ü	000000DD	1	382	220		
EG2PATT	Ŭ	AABBCCDD	1	381			
ELEN	Ă	00000018	$\overline{4}$	453			
PTDWSAV	Ď	000003C0	8	306	293	297	
PTERROR	Ĩ	0000033C	4	267	242	~01	
PTSAVE	F	000003B8	$\dot{4}$	303	267	300	
PTSVR5	F	000003BC	4	304	268	299	
KL0001	Ū	0000005D	i	185	201	200	
KT0001	č	0000002A	26	182	185	202	
OLDPSW	Ŭ	000002211	0	120	100	202	
l	Ă	0000110 000010F0	4	567	4490		
10	Ä	00001610	4	811	4499		
100	Ä	00001000 000048A0	4	3260	<b>4589</b>		
101	A	00004930	4	3287	4590		
102	Ä	00004330 000049C0	4	3314	4591		
102	Ä	000045C0 00004A50	4	3341	4592		
104	A	00004A50	4	3368	4593		
105	Ä	00004AL0	4	3395	4594		
106	Ä	00004B70 00004C00	4	3422	4595		
107	A	00004C90	4	3449	4596		
108	Ä	00004C30 00004D20	4	3476	4597		
109	A	00004D20 00004DB0	4	3508	4598		
11	A	00004660	4	838	4500		
110	A	00001030 00004E40	4	3535	4500 4599		
110	Ä	00004E40 00004ED0	4	3562	4600		
112	A	00004ED0	4	3589	4601		
112	A	00004F00 00004FF0	4	3616	4602		
114	_	00004110	4	3643	4602		
114	A A	00005080	4	3671	4604		
116	A A	00005110 000051A0	4	3698	4604 4605		
110	A	000051A0 00005230	4	3725	4606		
117	A	00005250 000052C0	4	3752	4607		
118	A	00005260	4	3779	4607 4608		
119 12	A	00003330	4	865	4505 4501		
120	A	00001720 000053E0	4	3806	4609		
120 121	A	000053E0 00005470	4	3833	4610		
121 122	A	00005470	4	3860	4611		
122 123	A	00005590	4	3888	4612		
123 124		00005620	4	3915	4613		
124 125	A		4	3913	4613 4614		
	A	000056B0	4				
126	A	00005740	4	3969	4615		
127	A	000057D0	4	3996	4616		
128	A	00005860	4	4023	4617		
129	A	000058F0	4	4050	4618		
13	A	000017B0	4	892	4502		

			entShi ft			03 Apr 2025 15: 3	-	8-	113
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES				
31	A	00005A10	4	4104	4620				
32	Ä	00005AA0	4	4131	4621				
33	Ä	00005B30	$\dot{4}$	4159	4622				
34	Ä	00005BC0	$\overline{4}$	4186	4623				
35	Ā	00005C50	$\overline{4}$	4213	4624				
36	A	00005CE0	4	4240	4625				
37	Ā	00005D70	$\bar{4}$	4267	4626				
38	Ā	00005E00	$\bar{4}$	4294	4627				
39	Ā	00005E90	4	4321	4628				
4	A	00001840	4	919	4503				
40	A	00005F20	4	4348	4629				
41	A	00005FB0	4	4375	4630				
42	A	00006040	4	4402	4631				
43	A	000060D0	4	4429	4632				
44	A	00006160	4	4456	4633				
5	A	000018D0	4	947	4504				
6	A	00001960	4	974	4505				
7	A	000019F0	4	1001	4506				
8	A	00001A80	4	1028	4507				
9	A	00001B10	4	1055	4508				
	A	00001180	4	<b>594</b>	4491				
0	A	00001BA0	4	1082	4509				
1	A	00001C30	4	1109	4510				
2	A	00001CC0	4	1136	4511				
3	A	00001D50	4	1163	4512				
4	A	00001DE0	4	1190	4513				
5	A	00001E70	4	1218	4514				
6	A	00001F00	4	1245	4515				
7	A	00001F90	4	1272	4516				
8	A	00002020	4	1299	4517				
9	A	000020B0	4	1326	4518				
	A	00001210	4	621	4492				
0	A	00002140	4	1353	4519				
1	A	000021D0	4	1380	4520				
2	A	00002260	4	1407	4521				
3	A	000022F0	4	1434	4522				
4	A	00002380	4	1461	4523				
5	A	00002410	4	1488	4524				
6	A	000024A0	4	1515	4525				
7	A A	00002530	4	1547	4526 4527				
8	A	000025C0	4	1574	4527				
9	A	00002650	4	1601 648	4528 4403				
0	A	000012A0 000026E0	4	1628	4493 4529				
1	A.	000028E0	4	1655	4529 4530				
2	A. A	00002770	4	1682	4530 4531				
<b>3</b>	A. A	00002800	4	1711	4531 4532				
<b>4</b>	A	00002890	4	1711	4532				
5	Δ	00002920 000029B0	4	1765	4533 4534				
6	Δ	000023B0 00002A40	4	1703	4535				
7	Δ	00002A40	4	1819	4536				
8	Δ	00002AD0	4	1846	4537				
9	Δ	00002BG0	4	1873	4538				
9	A	00002810	4	675	4494				
0	Ä	00001330 00002C80	4	1900	4539				
1	Ä	00002C30	4	1928	4540				

SYMB0L	ТҮРЕ	VALUE	LENGTH	DEFN	REFEREN	2	
SINDUL	IIFE		LENGIN	DEFN	KEFEKEN		
2	A	00002DA0	4	1955	4541		
3	A	00002E30	4	1982	4542		
4	A	00002EC0	4	2009	4543		
5	A	00002F50	4	2036	4544		
6	A	00002FE0 00003070	4	2063 2090	4545		
7 <b>8</b>	A. A	00003070	4 4	2090 2117	4546 4547		
9	A. A	00003100	4	2144	4547 4548		
	A	00003130 000013C0	4	702	4495		
0	Ä	00003220	$\overline{4}$	2171	4549		
1	Ā	000032B0	$\bar{4}$	2199	4550		
2	A	00003340	4	2226	4551		
3	A	000033D0	4	2253	4552		
4	A	00003460	4	2280	4553		
5	A	000034F0	4	2307	4554		
6	A	00003580	4	2334	4555		
7	A	00003610	4	2361	4556		
8	A A	000036A0 00003730	4	2388 2415	4557 4558		
9	A. A	00003730	4	730	4338 4496		
0	Α Δ	00001430 000037C0	4	2442	4559		
1	A	00003760	4	2469	<b>4560</b>		
2	Ä	000038E0	$\overline{4}$	2496	4561		
3	Ā	00003970	4	2528	4562		
4	A	00003A00	4	2555	4563		
5	A	00003A90	4	2582	4564		
6	A	00003B20	4	2609	<b>4565</b>		
7	A	00003BB0	4	2636	4566		
8	A	00003C40	4	2663	4567		
9	A	00003CD0	4	2691	4568		
0	A A	000014E0 00003D60	4	757 2718	4497		
1	A. A	00003DF0	4		4569 4570		
2	A	00003DF0 00003E80	4	2772	4570 4571		
3	Ä	00003E00	4	2799	4572		
4	A	00003FA0	4	2826	4573		
5	Ā	00004030	4	2853	4574		
6	A	000040C0	4	2880	4575		
7	A	00004150	4	2908	4576		
8	A	000041E0	4	2935	4577		
9	A	00004270	4	2962	4578		
•	A	00001570	4	784	4498		
0	A	00004300	4	2989	4579 4580		
1 2	A	00004390 00004420	4	3016 3043	4580 4581		
<b>3</b>	Α. Δ	00004420 000044B0	4	3043 3070	4581 4582		
4	A	00004460	4	3070	4582 4583		
5	Ä	000045D0	4	3124	4584		
6	Ā	00004660	4	3151	4585		
7	Ā	000046F0	$ar{4}$	3179	4586		
8	A	00004780	4	3206	4587		
9	A	00004810	4	3233	4588		
STING	F	00001004	4	393	221		
STREST UM	U H	00000302 00000004	$\frac{1}{2}$	228 445	220		
		- 1/ 1/ 1/ 1/ 1/ 1/ 1/ 1/ 1/ 1/ 1/ 1/ 1/	Ω				

CSAROT	THE PARTY	T/AT TIT	I ENORT	DEFE	DEEEDENCEC	
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES	
10135	X	00005C80	16	4223	4230	
10136	X	00005D10	16	4250	4257	
10137	X	00005DA0	16	4277	4284	
10138	X	00005E30	16	4304	4311	
10139	X	00005EC0	16	4331	4338	
1014	X	00001870	16	929	936	
10140	X	00005F50	16	4358	4365	
10141	X	00005FE0	16	4385	4392	
10142	X	00006070	16	4412	4419	
10143	X	00006100	16	4439	4446	
10144	X	00006190	16	4466	4473	
1015	X	00001900	16	957	964	
1016	X	00001990	16	984	991	
1017	X	00001000 00001A20	16	1011	1018	
1018	X	00001AB0	16	1038	1045	
1019	X	00001AB0	16	1065	1072	
1013 102	X	00001B40 000011B0	16	604	611	
1020	X	000011B0	16	1092	1099	
1020	X	00001BB0	16	1119	1126	
1022	X	00001C00 00001CF0	16	1116	1153	
1023	X	00001CF0	16	1173	1180	
1023 1024	X	00001E10	16	1200	1207	
1024 1025	X	00001E10	16	1228	1235	
1026				1255		
1020 1027	X	00001F30	16	1233 1282	1262	
	X	00001FC0	16		1289	
1028	X	00002050	16	1309	1316	
1029	X	000020E0	16	1336	1343	
103	X	00001240	16	631	638	
1030	X	00002170	16	1363	1370	
1031	X	00002200	16	1390	1397	
1032	X	00002290	16	1417	1424	
1033	X	00002320	16	1444	1451	
1034	X	000023B0	16		1478	
1035	X	00002440	16	1498	1505	
1036	X	000024D0	16	1525	1532	
1037	X	00002560	16	1557	1564	
1038	X	000025F0	16	1584	1591	
1039	X	00002680	16	1611	1618	
104	X	000012D0	16	658	665	
1040	X	00002710	16	1638	1645	
1041	X	000027A0	16	1665	1672	
1042	X	00002830	16	1692	1699	
1043	X	000028C0	16	1721	1728	
1044	X	00002950	16	1748	1755	
1045	X	000029E0	16	1775	1782	
1046	X	00002A70	16	1802	1809	
1047	X	00002B00	16	1829	1836	
1048	X	00002B90	16	1856	1863	
1049	X	00002C20	16	1883	1890	
105	X	00001360	16	685	692	
1050	X	00002CB0	16	1910	1917	
1051	X	00002D40	16	1938	1945	
1052	X	00002DD0	16	1965	1972	
1053	X	00002E60	16	1992	1999	
1054	X	00002EF0	16	2019	2026	
1055	X	00002F80	16		2053	

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERE	ENCES												
1056	X	00003010	16	2073	2080													
1057	X	00003010 000030A0	16	2100	2107													
1057	X	000030A0 00003130	16	2127	2134													
1058		00003130 000031C0	16	2154	2161													
1009	X		16	712														
106	X	000013F0 00003250			719													
060	X		16	2181	2188													
.061	X	000032E0	16	2209	2216													
062	X	00003370	16	2236	2243													
1063	X	00003400	16	2263	2270													
064	X	00003490	16	2290	2297													
065	X	00003520	16	2317	2324													
.066	X	000035B0	16	2344	2351													
.067	X	00003640	16	2371	2378													
.068	X	000036D0	16	2398	2405													
.069	X	00003760	16	2425	2432													
.07	X	00001480	16	740	747													
1070	X	000037F0	16	2452	2459													
.071	X	00003880	16	2479	2486													
.072	X	00003910	16	2506	2513													
073	X	000039A0	16	2538	2545													
.074	X	00003A30	16	2565	2572													
.075	X	00003AC0	16	2592	2599													
076	X	00003B50	16	2619	2626													
.077	X	00003BE0	16	2646	2653													
.078	X	00003C70	16	2673	2680													
1079	X	00003D00	16	2701	2708													
.08	X	00001510	16	767	774													
080	X	00003D90	16	2728	2735													
081	X	00003E20	16	2755	2762													
.082	X	00003EB0	16	2782	2789													
083	X	00003F40	16	2809	2816													
.084	X	00003FD0	16	2836	2843													
085	X	00004060	16															
086	X	000040F0	16	2890	2897													
087	X	00004180	16	2918	2925													
088	X	00004210	16	2945	2952													
1089	X	000042A0	16	2972	2979													
.09	X	000042A0	16	794	801													
.090	X	00001340	16	2999	3006													
091	X	00004350 000043C0	16	3026	3033													
.092	X	00004300	16	3053	3060													
.093	X	00004450 000044E0	16	3080	3087													
.094	X	000044E0	16	3107	3114													
.095	X	00004570	16	3134	3141													
096	X	00004690	16	3161	3168													
.097	X	00004030	16	3189	3196													
098	X	00004720 000047B0	16	3216	3223													
099	Y	00004780	16	3243	3250													
OUTPUT	A V	00004840	16	3243 456	230													
	A II		10		230													
200	U	00000002	1	4668														
20	U	00000014	1	4686														
21	U	00000015	1	4687	മെ	500	E O 4	610	011	eo-a	ego	004	665	601	eno	710	710	
22	U	0000016	1	4688	223	583	584	610	611	637	638	664	665	691	692	718	719	
					746	747	773	774	800	801	827	828	854	855	881	882	908	
					909	935	936	963	964	990	991	1017	1018	1044	1045	1071	1072	


746	ASMA Ver. 0.7.	0 zvector	- e7- 12- el ei	mentShi ft										03 Apr	2025	15: 37:	25 Pa	ge 1	118
1450   1451   1478   1504   1502   1521   1522   1583   1532   1563   1564   1599   1591   1617     1508   1509   1509   1509   1501   1617     1508   1509   1509   1509   1501   1507   1755   175	SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	REFEREN	ICES												
1450   1451   1478   1504   1502   1521   1522   1583   1532   1563   1564   1599   1591   1617     1508   1509   1509   1509   1501   1617     1508   1509   1509   1509   1501   1507   1755   175						1262 1	288	1289	1315	1316	1342	1343	1369	1370	1396	1397	1423	1424	
1								1477		1504			1532	1563	1564				
1972   1998   1999   2012   2018																			
Part																			
Record   R						2324 2	2350	2351	2377	2378	2404		2431		2458	2459	2485	2486	
8																			
196   197																			
3222 3223 3249 3250 3276 3277 3303 3304 3330 3331 3357 3358 3384 3859 3869 3869 3869 3869 3869 3869 3869 386																			
3718 3779 360 360 360 362 363 365 366 368 3714 3715 3741 3715 3741 3741 3742 3768 3769 3795 3796 3822 3823 3829 3850 3876 3877 3904 3905 3905 3876 3823 3823 3829 3850 3876 3877 3904 3905 3905 3905 3905 3905 3905 3905 3905						3222 3	3223	3249		3276	3277	3303	3304		3331	3357	3358	3384	
3742 3768 3769 3795 3796 3822 3823 3849 3850 3876 3877 3904 3905 4903 4904 4120 4121 4147 4148 4175 4176 4202 4203 4229 4230 4256 4257 4267 4267 4267 4267 4267 4267 4267 426																			
1																			
March   Marc																			
1						4094 4	1120	4121	4147	4148	4175	4176	4202	4203	4229	4230		4257	
3									4311	4337	4338	4364	4365	4391	4392	4418	4419	4445	
Table	23	TI	00000017	1	1680				610	636	637	663	664	690	601	717	718	7/15	
1984   935   962   963   989   990   1016   1017   1043   1044   1070   1071   1097	<i>2</i> 3	U	00000017	-	4003														
1287   1288   1314   1315   1341   1342   1368   1369   1395   1396   1422   1423   1449   1450   1450   1450   1530   1531   1562   1563   1588   1590   1616   1617						934	935	962	963	989	990	1016	1017	1043	1044	1070	1071	1097	
1450   1476   1477   1503   1504   1502   1563   1588   1590   1616   1617   1697   1698   1726   1727   1753   1754   1780   1781   1807   1808   1814   1835   1861   1862   1888   1889   1915   1916   1943   1944   1970   1971   1997   1998   2022   2025   2018   2025   2018   2028   2028   2029   2025   2028   2029   2025   2028   2029   2025   2028   2029   2025   2028   2029   2025   2028   2029   2025   2028   2029																			
1643																			
1808																			
2160 2186 2187 2214 2215 2241 2242 2288 2269 2295 2296 2322 2323 2349 2350 2376 2377 2403 2404 2430 2431 2457 2458 2484 2485 2511 2512 2543 2544 2570 2571 2597 2598 2624 2625 2651 2652 2678 2679 2706 2707 2733 2734 2760 2761 2787 2788 2814 2815 2841 2842 2868 2895 2896 2892 2924 2950 2951 2977 2978 3004 3005 3031 3032 3058 3059 3085 3086 3112 3113 3139 3140 3166 3167 3194 3195 3221 3222 3248 3249 3275 3276 3302 3303 3356 3357 3383 3884 3493 3491 3492 3523 3524 3550 3551 3577 3578 3604 3605 3631 3632 3683 3683 3687 3133 3714 3740 3741 3760 3761 3767 3768 3794 3795 3821 3822 3848 3849 3875 3876 3903 3904 3930 3931 3957 3958 3984 3985 4011 4012 4038 4039 4065 4066 4092 4093 4119 4120 4146 4147 4174 4175 4201 4202 4228 4229 4255 4256 4282 4283 4309 4310 4366 4337 4363 4364 4390 4391 4417 4418 4444 4445 4471 4472 4471 4475 4201 4202 4228 4229 4255 4256 4285 4283 4309 4310 4366 4337 4363 4364 4390 4391 4417 4418 4444 4445 4471 4471 4471 4471 4471 4471						1808 1	834	1835	1861	1862	1888	1889	1915	1916	1943	1944	1970	1971	
2349 2550 2376 2377 2403 2404 2430 2431 2457 2458 2484 2485 2511 2512 2543 2544 2570 2571 2597 2598 2624 2625 2651 2652 2678 2679 2706 2707 2733 2734 2760 2761 2787 2788 2814 2815 2841 2842 2868 2869 2895 2896 2895 2896 2923 2924 2950 2951 2977 2978 3004 3005 3031 3032 3058 3059 3085 3086 3112 3113 3139 3140 3166 3167 3194 3195 3221 3222 3248 3249 3275 3276 3302 3303 3329 3330 3356 3357 3383 3384 3410 3411 3437 3438 3464 3491 3492 3523 3524 3550 3551 3577 3578 3604 3605 3631 3632 3688 3659 3686 3687 3713 3714 3740 3741 3767 3768 3794 3795 3821 3822 3848 3849 3875 3876 3903 3904 3930 3931 3957 3958 3984 3985 4011 4012 4038 4039 4065 4066 4092 4093 4119 4120 4146 4147 4174 4175 4201 4202 4228 4229 4255 4256 4282 4281 4281 4281 4481 4472 4472 4472 4472 4472 4472 4472 447																			
2512 2543 2544 2570 2571 2597 2598 2624 2625 2651 2652 2678 2679 2706 2707 2733 2734 2760 2761 2787 2788 2814 2815 2841 2845 2868 2869 2895 2896 2923 2924 2950 2951 2977 2978 3004 3005 3031 3032 3058 3059 3085 3086 3112 3113 3139 3140 3166 3167 3194 3195 3221 3224 3248 3249 3275 3276 3302 3303 3329 3330 3356 3357 3383 3384 3410 3411 3437 3438 3464 3465 3491 3492 3523 3524 3550 3551 3577 3578 3604 3605 3681 3632 3658 3659 3686 3687 3713 3714 3740 3741 3767 3768 3794 3795 3821 3822 3848 3849 3875 3876 3903 3904 3930 3904 3930 3901 3957 3958 3984 3985 4011 4012 4038 4039 4065 4066 4092 4093 3914 3419 4120 4146 4147 4174 4175 4201 4202 4228 4228 4225 4255 4256 4252 4258 4259 4256 4252 4258 4259 4256 4252 4258 4259 4256 4252 4258 4259 4256 4256 4252 4258 4259 4256 4256 4256 4256 4256 4256 4256 4256																			
2706 2707 2733 2734 2760 2761 2787 2788 2814 2815 2841 2842 2868 2869 2895 2896 2923 2924 2950 2951 2977 2978 3004 3005 3031 3032 3058 3059 3085 3086 3112 3113 3139 3140 3166 3167 3194 3195 3221 3222 3248 3249 3275 3276 3302 3303 3329 3330 3356 3357 3383 3844 3461 3467 3461 3467 3461 3467 3461 3467 3461 3467 3461 3467 3461 3467 3461 3467 3461 3467 3461 3467 3461 3467 3461 3467 3461 3467 3461 3467 3461 3467 3461 3467 3461 3467 3461 3467 3461 3461 3467 3461 3467 3461 3467 3461 3467 3461 3467 3461 3461 3461 3461 3461 3461 3461 3461																			
3058 3059 3086 3112 3113 3139 3140 3166 3167 3194 3195 3221 3222 3248 3249 3275 3276 3302 3302 3303 3356 3357 3383 3384 341 3411 3411 3411 3411 3411						2706 2	2707	2733	2734	2760	2761	2787	2788	2814	2815	2841	2842	2868	
3222 3248 3249 3275 3276 3302 3303 3329 3330 3356 3357 3383 3384 3411 3437 3438 3464 3465 3491 3492 3523 3524 3550 3551 3577 3578 3604 3605 3631 3632 3658 3659 3686 3687 3713 3714 3740 3741 3767 3768 3794 3795 3821 3822 3848 3849 3875 3876 3903 3904 3930 3931 3957 3958 3984 3985 4011 4012 4038 4039 4065 4066 4092 4093 4119 4120 4146 4147 4175 4201 4202 4228 4229 4225 4255 4256 4282 4283 4309 4310 4336 4337 4363 4364 4390 4391 4417 4418 4444 4445 4471 4472 4471 4475 4471 4475 4471 4475 4471 4475 4471 4475 4471 4475 4471 4475 4471 4475 4471 4475 4471 4475 4471 4475 4471 4478 4471 4475 4475																			
3410 3411 3437 3438 3464 3465 3491 3492 3523 3524 3550 3551 3577 3578 3604 3605 3631 3632 3658 3658 3658 3658 3658 3658 3657 3713 3714 3740 3741 3741 3740 3741 3741 3740 3741 3741 3741 3741 3741 3741 3741 3741																			
3578 3604 3605 3631 3632 3658 3658 3686 3687 3713 3714 3740 3741 3767 3768 3794 3795 3821 3822 3848 3849 3875 3876 3903 3904 3930 4931 3957 3958 3984 3985 4011 4012 4038 4039 4065 4066 4092 4093 4119 4120 4146 4147 4174 4175 4201 4202 4228 4229 4255 4256 4282 4283 4309 4310 4336 4337 4363 4364 4390 4391 4417 4418 4444 4445 4471 4472 472 472 472 473 474 475 475 475 475 475 475 475 475 475																			
3931 3957 3958 3984 3985 4011 4012 4038 4039 4065 4066 4092 4093 4119 4120 4146 4147 4174 4175 4201 4202 4228 4229 4255 4256 4282 4283 4309 4310 4336 4337 4363 4364 4390 4391 4417 4418 4444 4445 4471 4472 4472 4472 4472 4472 4472 4472						3578 3	<b>3604</b>	3605	3631	3632	3658	3659	3686	3687	3713	3714	3740	3741	
4119 4120 4146 4147 4174 4175 4201 4202 4228 4229 4255 4256 4282 4283 4309 4310 4336 4337 4363 4364 4390 4391 4417 4418 4444 4445 4471 4472 4471 4472 4472 4471 4471																			
4283 4309 4310 4336 4337 4363 4364 4390 4391 4417 4418 4444 4445  4 U 00000018																			
44																			
5 U 00000019 1 4691 6 U 0000001A 1 4692 7 U 0000001B 1 4693 8 U 0000001C 1 4694 9 U 0000001D 1 4695 U 00000001 1 4696 U 0000001E 1 4696 1 U 0000001F 1 4697 ADDR A 00000014 4 451 581 608 635 662 689 716 744 771 798 825 852 879 906 933 961 988 1015 1042 1069 1096 1123 1150 1177 1204 1232 1259 1286 1313 1340 1367 1394 1421 1448 1475 1502 1529 1561 1588 1615 1642 1669 1696 1725 1752 1779 1806 1833 1860 1887 1914 1942 1969																			
6 U 0000001A 1 4692 7 U 0000001B 1 4693 8 U 0000001C 1 4694 9 U 00000003 1 4669 0 U 0000001E 1 4696 1 U 0000001F 1 4697 ADDR A 00000014 4 451 581 608 635 662 689 716 744 771 798 825 852 879 906 933 961 988 1015 1042 1069 1096 1123 1150 1177 1204 1232 1259 1286 1313 1340 1367 1394 1421 1448 1475 1502 1529 1561 1588 1615 1642 1669 1696 1725 1752 1779 1806 1833 1860 1887 1914 1942 1969	<b>124</b>			1															
7	<b>725</b> <b>726</b>			1															
8 U 0000001C 1 4694 9 U 0000001D 1 4695 U 00000003 1 4669 0 U 0000001E 1 4696 1 U 0000001F 1 4697 ADDR A 00000014 4 451 581 608 635 662 689 716 744 771 798 825 852 879 906 933 961 988 1015 1042 1069 1096 1123 1150 1177 1204 1232 1259 1286 1313 1340 1367 1394 1421 1448 1475 1502 1529 1561 1588 1615 1642 1669 1696 1725 1752 1779 1806 1833 1860 1887 1914 1942 1969				1															
U 00000003 1 4669 0 U 0000001E 1 4696 1 U 0000001F 1 4697 ADDR A 00000014 4 451 581 608 635 662 689 716 744 771 798 825 852 879 906 933 961 988 1015 1042 1069 1096 1123 1150 1177 1204 1232 1259 1286 1313 1340 1367 1394 1421 1448 1475 1502 1529 1561 1588 1615 1642 1669 1696 1725 1752 1779 1806 1833 1860 1887 1914 1942 1969	<b>28</b>		000001C	1	4694														
0       U       0000001E       1       4696         1       U       0000001F       1       4697         ADDR       A       00000014       4       451       581       608       635       662       689       716       744       771       798       825       852       879       906         933       961       988       1015       1042       1069       1096       1123       1150       1177       1204       1232       1259         1286       1313       1340       1367       1394       1421       1448       1475       1502       1529       1561       1588       1615         1642       1669       1696       1725       1752       1779       1806       1833       1860       1887       1914       1942       1969	<b>129</b>			1															
1     U     0000001F     1     4697       ADDR     A     00000014     4     451     581     608     635     662     689     716     744     771     798     825     852     879     906       933     961     988     1015     1042     1069     1096     1123     1150     1177     1204     1232     1259       1286     1313     1340     1367     1394     1421     1448     1475     1502     1529     1561     1588     1615       1642     1669     1696     1725     1752     1779     1806     1833     1860     1887     1914     1942     1969	/3 /30			1															
ADDR A 00000014 4 451 581 608 635 662 689 716 744 771 798 825 852 879 906 933 961 988 1015 1042 1069 1096 1123 1150 1177 1204 1232 1259 1286 1313 1340 1367 1394 1421 1448 1475 1502 1529 1561 1588 1615 1642 1669 1696 1725 1752 1779 1806 1833 1860 1887 1914 1942 1969	/31			1															
1286 1313 1340 1367 1394 1421 1448 1475 1502 1529 1561 1588 1615 1642 1669 1696 1725 1752 1779 1806 1833 1860 1887 1914 1942 1969	3ADDR			4															
1642 1669 1696 1725 1752 1779 1806 1833 1860 1887 1914 1942 1969																			

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
					2348 2705 3057 3409 3766 4118	2375 2732 3084 3436 3793 4145	2402 2759 3111 3463 3820 4173	2429 2786 3138 3490 3847 4200	2456 2813 3165 3522 3874 4227	2483 2840 3193 3549 3902 4254	2510 2867 3220 3576 3929 4281	2542 2894 3247 3603 3956 4308	2569 2922 3274 3630 3983 4335	2596 2949 3301 3657 4010 4362	2623 2976 3328 3685 4037 4389	2650 3003 3355 3712 4064 4416	2677 3030 3382 3739 4091 4443	
_	<b>T</b> T	0000004		4070	4470													
<b>4</b> 5	U U	00000004 00000005	1	4670 4671														
3	Ŭ	00000006	1	4672														
7	U	0000007	1	4673														
8	Ü	00000008	1	4674														
9	U	00000009	1	4675	170	109												
0001 1	U F	000002B8 00001140	4	191 580	179 567	192												
10	F	00001140	4	824	811													
100	F	000048F0	$ar{4}$	3273	3260													
101	F	00004980	4	3300	3287													
102	F	00004A10	4	3327	3314													
103	F	00004AA0	4	3354	3341													
104 105	r F	00004B30 00004BC0	4 4	3381 3408	3368 3395													
106	F	00004BC0 00004C50	4	3435	3422													
07	F	00004CE0	4	3462	3449													
108	F	00004D70	4	3489	3476													
109	F	00004E00	4	3521	3508													
11	F	000016E0	4	851	838													
110 111	r F	00004E90 00004F20	4 4	3548 3575	3535 3562													
112	F	00004FB0	4	3602	3589													
113	$ar{\mathbf{F}}$	00005040	$ar{4}$	3629	3616													
114	F	000050D0	4	3656	3643													
115	F	00005160	4	3684	3671													
116 117	F	000051F0 00005280	4	3711 3738	3698 3725													
117 118	F F	00005280	4	3765	3752													
119	F	00005310 000053A0	4	3792	3779													
12	$ar{\mathbf{F}}$	00001770	$ar{4}$	878	865													
120	<u><b>F</b></u>	00005430	4	3819	3806													
121	F	000054C0	4	3846	3833													
122 123	r F	00005550 000055E0	4	3873 3901	3860 3888													
123 124	F	000055E0	4	3928	3915													
125	F	00005700	$\overline{4}$	3955	3942													
126	F	00005790	4	3982	3969													
127	<u>F</u>	00005820	4	4009	3996													
128 129	F F	000058B0	4	4036 4063	<b>4023</b> <b>4050</b>													
129 13	r F	00005940 00001800	4	4063 905	4050 892													
130	F	00001800 000059D0	4	4090	4077													
131	F	00005A60	$ar{4}$	4117	4104													
132	<u><b>F</b></u>	00005AF0	4	4144	4131													
133	F	00005B80	4	4172	4159													
134	F	00005C10	4	4199 4226	4186 4213													
135 136	F F	00005CA0 00005D30	4 4	4226 4253	4213 4240													

CVAPOT	(pre rever	TIAT TIT	T TILLOPPE	DEFE	DEFEDENCES	
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES	
137	F	00005DC0	4	4280	4267	
138	F	00005E50	4	4307	4294	
139	F	00005EE0	4	4334	4321	
<b>.</b>	F	00001890	4	932	919	
40	F	00005F70	4	4361	4348	
41	F	00006000	4	4388	4375	
42	F	00006090	4	4415	4402	
43	F	00006120	4	4442	4429	
144	F	000061B0	4	4469	4456	
15	F	00001920	4	960	947	
6	F	000019B0	$\hat{4}$	987	974	
17	F	00001020 00001A40	$\dot{4}$	1014	1001	
18	Ē	00001A10	4	1041	1028	
19	F	00001RB0	4	1068	1055	
2	F	00001D00	4	607	594	
20	E .	000011D0 00001BF0	4	1095	1082	
21	E T.	00001BF0 00001C80	4	1122	1109	
22	F	00001C80	4	1149	1136	
23	L I,	00001D10 00001DA0	4 4	1149	1163	
	r E			1203		
24	r F	00001E30	4		1190	
25	r F	00001EC0	4	1231	1218	
26	r	00001F50	4	1258	1245	
27	r	00001FE0	4	1285	1272	
28	F	00002070	4	1312	1299	
29	F T	00002100	4	1339	1326	
3	<u>F</u>	00001260	4	634	621	
30	<u>F</u>	00002190	4	1366	1353	
31	<u>F</u>	00002220	4	1393	1380	
32	<u>F</u>	000022B0	4	1420	1407	
33	<u><b>F</b></u>	00002340	4	1447	1434	
34	F	000023D0	4	1474	1461	
35	F	00002460	4	1501	1488	
<b>36</b>	F	000024F0	4	1528		
37	F	00002580	4	1560	1547	
38	F	00002610	4	1587	1574	
39	F	000026A0	4	1614	1601	
ļ	F	000012F0	4	661	648	
10	F	00002730	4	1641	1628	
11	F	000027C0	4	1668	1655	
12	F	00002850	4	1695	1682	
13	$ar{f F}$	000028E0	4	1724	1711	
14	F	00002970	4	1751	1738	
15	F	00002070 00002A00	4	1778	1765	
16	F	00002A90	$\dot{\overline{4}}$	1805	1792	
17	F	00002H00	4	1832	1819	
18	F	00002B20 00002BB0	4	1859	1846	
19	F	00002B0	4	1886	1873	
<b>5</b>	F	00001380	4	688	675	
, 50	F	00001380 00002CD0	4	1913	1900	
50 51	F	00002CB0	4	1913	1928	
52	E T	00002DG0	4	1941	1955	
52 53	E I,	00002DF0 00002E80	4	1908	1935 1982	
	r C		4	2022		
54	r F	00002F10	4		2009	
55 Se	r F	00002FA0	4	2049	2036	
56 57	F F	00003030	4	2076 2103	2063	

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFEREN	NCES								
58 50	F	00003150	4	2130	2117									
59	F	000031E0	4	2157	2144									
3	F	00001410	4	715	702									
30	r	00003270	4	2184	2171									
31	r	00003300	4	2212	2199									
<b>32</b>	F	00003390	4	2239	2226									
33	r	00003420	4	2266	2253									
34	F	000034B0	4	2293	2280									
35	r	00003540	4	2320	2307									
36 37	r	000035D0	4	2347	2334									
37	r r	00003660	4	2374	2361									
88	F	000036F0	4	2401	2388									
<u>3</u> 9	r T	00003780	4	2428	2415									
7	F	000014A0	4	743	730									
70	r F	00003810	4	2455	2442									
71	<u>r</u>	000038A0	4	2482	2469									
72 70	r	00003930	4	2509	2496									
73	F	000039C0	4	2541	2528									
74	r T	00003A50	4	2568	2555									
75	r F	00003AE0	4	2595	2582									
76	F	00003B70	4	2622	2609									
77	F	00003C00	4	2649	2636									
78	F	00003C90	4	2676	2663									
79	F	00003D20	4	2704	2691									
3	<u>F</u>	00001530	4	770	757									
30	<u>F</u>	00003DB0	4	2731	2718									
31	<u>F</u>	00003E40	4	2758	2745									
32	<u>F</u>	00003ED0	4	2785	2772									
33	<u>F</u>	00003F60	4	2812	2799									
34	<u>F</u>	00003FF0	4	2839	2826									
35	<u>F</u>	00004080	4	2866	2853									
36	<u><b>F</b></u>	00004110	4	2893	2880									
37	$\mathbf{\underline{F}}$	000041A0	4	2921	2908									
88	<u><b>F</b></u>	00004230	4	2948	2935									
89	<u>F</u>	000042C0	4	2975	2962									
	F	000015C0	4	797	<b>784</b>									
90	<u><b>F</b></u>	00004350	4	3002	2989									
01	<u><b>F</b></u>	000043E0	4	3029	3016									
02	$\mathbf{\underline{F}}$	00004470	4	3056	3043									
3	$\mathbf{\underline{F}}$	00004500	4	3083	3070									
4	<u>F</u>	00004590	4	3110	3097									
5	F	00004620	4	3137	3124									
06	F	000046B0	4	3164	3151									
)7	F	00004740	4	3192	3179									
<b>)</b> 8	$\mathbf{F}$	000047D0	4	3219	3206									
99	$\mathbf{F}$	00004860	4	3246	3233									
C0001	U	000002E0	1	205	197									
/E7TST	J	0000000	25668	117		122	126	130	391	118				
A(E7TESTS)	A	000004C0	4	369	211									
AL2(L'MSGMSG)	R	000004CA	2	372	319									
?' 1'	F	000004C4	4	370	248									
F' <b>64</b> '	F	000004BC	4	368	196									
I' O'	Н	000004C8	2	371	314									

<b>ACRO</b>	DEFN	REFERE	ICES															
CHECK TABLE	69 523	178 4488																
RS_A	473	564 1025 1485 1952 2412 2877 3338	591 1052 1512 1979 2439 2905 3365	618 1079 1544 2006 2466 2932 3392	645 1106 1571 2033 2493 2959 3419	672 1133 1598 2060 2525 2986 3446	699 1160 1625 2087 2552 3013 3473	727 1187 1652 2114 2579 3040 3505	754 1215 1679 2141 2606 3067 3532	781 1242 1708 2168 2633 3094 3559	808 1269 1735 2196 2660 3121 3586	835 1296 1762 2223 2688 3148 3613	862 1323 1789 2250 2715 3176 3640	889 1350 1816 2277 2742 3203 3668	916 1377 1843 2304 2769 3230 3695	944 1404 1870 2331 2796 3257 3722	971 1431 1897 2358 2823 3284 3749	998 1458 1925 2385 2850 3311 3776
		3803 4264	3830 4291	3857 4318	3885 4345	3912 4372	3939 4399	3966 4426	3993 4453	4020	4047	4074	4101	4128	4156	4183	4210	4237



ASMA	Ver. 0.7.0 zvector-e7-12-elementShift 03 A	Apr 2025 15: 37: 25	Page	124
ST			-	
1	/home/tn529/sharedvfp/tests/zvector-e7-12-elementShift.asm			
** NO	ERRORS FOUND **			