SMA Ver.	0. 7. 0 zvector- e7-	14-MergePa	ck	03 Apr 2025 15: 38: 17 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI
				2 *********************
				3 *
				4 * Zvector E7 instruction tests for VRR-c encoded: 5 *
				6 * E760 VMRL - Vector Merge Low
				7 * E761 VMRH - Vector Merge High
				8 * E794 VPK - Vector Pack 9 *
				10 * James Wekel March 2025
				11 *********************
				13 ********************
				14 *
				15 * basic instruction tests
				$f{16}^{*}$
				18 * This program tests proper functioning of the z/arch E7 VRR-c vector
				19 * merge (high and low) and pack instructions. 20 *
				21 * Exceptions are not tested.
				22 *
				23 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch 24 * obvious coding errors. None of the tests are thorough. They are
				25 * NOT designed to test all aspects of any of the instructions.
				26 * 27 **********************************
				28 *
				29 * *Testcase zvector-e7-14-MergePack
				30 * * 31 * * Zvector E7 instruction tests for VRR-c encoded:
				32 * *
				33 * * E760 VMRL - Vector Merge Low 34 * * E761 VMRH - Vector Merge High 35 * * E794 VPK - Vector Pack
				34 * * E761 VMRH - Vector Merge High 35 * * E794 VPK - Vector Pack
				36 * *
				37 * * #
				39 * * # Exceptions are NOT tested.
				f 40 * * #
				41 * * 42 * mainsize 2
				43 * numcpu 1
				44 * sysclear 45 * archlyl z/Arch
				45 * archivi z/Arch 46 *
				47 * loadcore "\$(testpath)/zvector-e7-14-MergePack.core" 0x0
				48 * 49 * diag8cmd enable # (needed for messages to Hercules console)
				50 * runtest 5
				51 * diag8cmd disable # (reset back to default)
				52 * 53 * * Done
				54 *
				55 *********************

WA Ver. 0.7.0	zvector- e7- 14	- Mergeľack						03 Apr 2025 15: 38: 17 Page	
LOC OB	SJECT CODE	ADDR1	ADDR2	STMT					
				57 *	*****	****	*******	**********	
				58 * 59 *		CHECK	Macro - Is a Facility	Bit set?	
				60 *		f the	facility bit is NOT so	et, an message is issued and	
				61 *	t.		st is skipped.	,	
				62 * 63 *		check	uses RO, R1 and R2		
				64 *					
				65 *	eg. F	CHECK	134, 'vector-packed-dec	cimal'	
				66 * 67		ACRO			
				68	F		&BITNO, &NOTSETMSG		
				69 . 70 .	*		&BITNO : fac	cility bit number to check ' 'facility name'	
				70 .		CLA		lity bit in Byte	
				72				lity bit within Byte	
				73 74	L	CLA	&L(8)		
				75 &				oit positions within byte	
				76 77 &	FBBYTE S	ETA	&BITNO/8		
							&L((&BITNO-(&FBBYTE*8)))+1)	
				79 .				FBBYTE=&FBBYTE, FBBIT=&FBBIT'	
				80 81	В		X&SYSNDX		
				82 *	:		Auston	Fcheck data area	
				83 *		n.C		skip messgae	
				84 S 85	KT&SYSNDX D		C' Skipping tests: ' C&NOTSETMSG		
				86	D	C	C' (bit &BITNO) is not	installed.'	
				87 S 88 *	KL&SYSNDX	EQU	*-SKT&SYSNDX	facility bits	
				89	D		FD	gap	
					B&SYSNDX	DS	4FD		
				91 92 *		S	FD	gap	
				93 X	&SYSNDX E	QU *			
				94 95	L		RO, ((X&SYSNDX-FB&SYSNDX	(8) -1	
				95 96	3	IFLE	FB&SYSNDX	get facility bits	
				97			RO, RO		
				98 99			RO, FB&SYSNDX+&FBBYTE RO, =F' &FBBIT'	get fbit byte is bit set?	
				100	B		XC&SYSNDX	is bit set.	
				101 *		h: +	not got	and and	
				102 * 103 *	racility	D1 t	not set, issue message	and exit	
				104	L		RO, SKL&SYSNDX	message length	
				105 106			R1, SKT&SYSNDX	message address	
				106	В	AL	R2, MSG		
				108	В		ЕОЈ		
					C&SYSNDX				
				110	M	END			

ASMA Ver.	0.7.0 zvector-e7-1	4-MergePac	k			03 Apr 2025 15: 38: 17 Page 3
LOC	OBJECT CODE	ADDR1	ADDR2	STM		
				113 *	Low core PSWs	
00000000		00000000	00002B9F	115 ZVE7TST 116	START 0 USING ZVE7TST, RO	Low core addressability
		00000140	00000000	117 118 SVOLDPSW	EQU ZVE7TST+X' 140'	z/Arch Supervisor call old PSW
0000000 000001A0	00000001 80000000	00000000	000001A0	120 121	ORG ZVE7TST+X' 1AO' DC X' 0000000180000000'	z/Architecure RESTART PSW
000001A8	00000000 00000200			122	DC AD(BEGIN)	
000001B0 000001D0 000001D8	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	124 125 126	ORG ZVE7TST+X' 1D0' DC X' 0002000180000000' DC AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW
000001E0		000001E0	00000200	128	ORG ZVE7TST+X' 200'	Start of actual test program
				130 ******** 131 * 132 ****** 133 *	The actual "ZVE7TS	**************************************
				134 * Archi	tecture Mode: z/Arch ter Usage:	
				136 * 137 * R0 138 * R1-4	(work) (work)	
				139 * R5 140 * R6-R'	Testing control table (work)	e - current test base
				141 * R8 142 * R9 143 * R10 144 * R11	First base register Second base register Third base register E7TEST call return	
				145 * R12 146 * R13 147 * R14	E7TEST Carr return E7TESTS register (work) Subroutine call	
				148 * R15 149 * 150 ******	Secondary Subroutine	call or work
00000200 00000200		00000200 00001200		152 153	USING BEGIN+4096, R9 SI	RST Base Register ECOND Base Register
00000200	0.500	00002200		154	USING BEGIN+8192, R10 TH	IIRD Base Register
00000202	0580 0680 0680			156 BEGIN 157 158	BCTR R8, 0 Ir	nitalize FIRST base register nitalize FIRST base register nitalize FIRST base register
	4190 8800 4190 9800		00000800 0000800	160 161 162		nitalize SECOND base register nitalize SECOND base register

ASMA Ver. 0.7.0 zvector-e7-14-MergePack

ADDR1

ADDR2

00000800

00000800

0000048C

0000048D

0000048D

0000048C

000002A8

0000004E 00000001

STM

163

164

165

166

167

168

169

170 171

173 174 175

176+

177+*

178+*

180 +

181+

183+*

179+SKT0001

182+SKL0001

R10, 2048(, R9)

CTLR0+1, X' 04'

CTLR0+1, X' 02'

STCTL RO, RO, CTLRO

LCTL RO, RO, CTLRO

X0001

*-SKT0001

R10, 2048(, R10)

LA

LA

0I

DC

DC

DC

EQU

OBJECT CODE

40404040 E2928997

A961C199 838889A3

404D8289 A340F1F2

LOC

00000216

0000021A

0000022A

0000023E

0000025C

0000020E 41A0 9800

00000212 41A0 A800

0000021E 9602 828D

00000222 B700 828C

00000226 47F0 80A8

B600 828C

9604 828D

LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				258 ****	*****	******	*********
				259 *	RPTER	ROR	Report instruction test in error
				260 ****	*****	********	**********
0000032C	50F0 8190		00000390	262 RPTE		R15, RPTSAVE	Save return address
00000330	5050 8194		00000394	263	ST	R5, RPTSVR5	Save R5
				264 *			
00000334	4820 5004		00000004	265	LH	R2, TNUM	get test number and convert
00000338	4E20 8E73	0000105B	00001073	266	CVD	R2, DECNUM	
0000033C	D211 8E5D 8E47	0000105D	00001047	267 269	MVC	PRT3, EDIT	
00000342 00000348	DE11 8E5D 8E73 D202 8E18 8E6A	0000105D 00001018	00001073 0000106A	268 269	ED MVC	PRT3, DECNUM PRTNUM(3), PRT3+13	fill in magage with test #
00000348	DZUZ BEIB BEUA	00001018	0000100A	270	IVIV	PRINUM(3), PRI3+13	fill in message with test #
0000034E	D207 8E33 5008	00001033	00000008	271	MVC	PRTNAME, OPNAME	fill in message with instruction
0000031E	D207 GEGG GGG	00001000	0000000	272 *	1414 C	THE THE PARTY OF T	Titi in message with instruction
00000354	E320 5007 0076		0000007	273	LB	R2, m4	get m4 and convert
0000035A	4E20 8E73		00001073	274	CVD	R2, DECNUM	8
0000035E	D211 8E5D 8E47	0000105D	00001047	275	MVC	PRT3, EDIT	
00000364	DE11 8E5D 8E73	0000105D	00001073	276	ED	PRT3, DECNUM	
0000036A	D201 8E44 8E6B	00001044	0000106B	277	MVC	PRTM4(2), PRT3+14	fill in message with m4 field
				278 *		1 7	
				279 *	Use H	ercules Diagnose for	r Message to console
00000370	9002 8198		00000398	280 * 281	STM	RO, R2, RPTDWSAV	sove ness used by MCC
00000370	4100 003F		00000398 0000003F	282	LA	RO, PRTLNG	save regs used by MSG message length
00000374	4110 8E08		00000031	283	LA LA	R1, PRTLINE	message rength messagfe address
00000378 0000037C	4520 81A8		00001008 000003A8	284	BAL	R2, MSG	call Hercules console MSG display
00000370	9802 8198		00000318	285	LM	RO, R2, RPTDWSAV	restore regs
0000000	0002 0100			200	23,12	,, 12 12.11	1050010 1050
00000384	5850 8194		00000394	287	Ĺ	R5, RPTSVR5	Restore R5
00000388	58F0 8190		00000390	288	L	R15, RPTSAVE	Restore return address
0000038C	07FF			289	BR	R15	Return to caller
00000390	00000000			291 RPTS	SAVE DC	F' 0'	R15 save area
00000394	00000000			292 RPTS		F' 0'	R5 save area
00000398	0000000 00000000			294 RPTD	WSAV DC	2D' 0'	RO-R2 save area for MSG call

ASMA Ver.	0. 7. 0 zvector-e7-1	4-MergePac	k				03 Apr 2025 15: 38: 17 Page 8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				296 ******* 297 * 298 * 299 ******		R2 = return address	*********** ted to by R1, length in R0 ***********************************
000003A8 000003AC	4900 82A0 07D2		000004A0	301 MSG 302	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
000003AE	9002 81E4		000003E4	304	STM	RO, R2, MSGSAVE	Save registers
000003B2 000003B6 000003BA	4900 82A2 47D0 81BE 4100 005F		000004A2 000003BE 0000005F	306 307 308	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
000003BE 000003C0 000003C2	1820 0620 4420 81F0		000003F0	310 MSGOK 311 312	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
000003C6 000003CA	4120 200A 4110 81F6		0000000A 000003F6	314 315	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
000003CE 000003D2	83120008 4780 81DE		000003DE	317 318	DC BZ	X' 83' , X' 12' , X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
000003D6 000003D8	1222 4780 81DE		000003DE	319 320 321	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
000003DC	0000			322 323	DC	Н' О'	CRASH for debugging purposes
000003DE 000003E2	9802 81E4 07F2		000003E4	325 MSGRET 326	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
000003E4 000003F0	00000000 00000000 D200 81FF 1000	000003FF	00000000	328 MSGSAVE 329 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
	D4E2C7D5 D6C8405C 40404040 40404040			331 MSGCMD 332 MSGMSG 333	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector-e7-1	14-MergePac	k					03 Apr 2025 15: 38: 17 Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					

00000460	00020001 80000000			339	E0JPSW	DC	OD' O' , X' 0002000	018000000', AD(0)	
00000470	B2B2 8260		00000460	341	E0J	LPSWE	EOJPSW	Normal completion	
00000478	00020001 80000000			343	FAILPSW	DC	OD' O' , X' 000200	018000000', AD(X'BAD')	
00000488	B2B2 8278		00000478	345	FAILTEST	LPSWE	FAILPSW	Abnormal termination	
				347 348 349	****** * ****	****** Worki r *****	**************************************	************	
							_		
0000048C 00000490				351 352	CTLRO	DS DS	F F	CRO	
00000494				354		LTORG		Literals pool	
00000494 00000498 0000049C	00000040 00002AE0 00000001			355 356 357		LIONG	=F' 64' =A(E7TESTS) =F' 1'	Li cei di S pooi	
000004A0 000004A2	0000 005F			358 359 360 361	*	SOME (=H' 0' =AL2(L' MSGMSG)		
		00000400	0000001	362 363				One KB	
		0000400 00001000 00010000 00100000	00000001 00000001 00000001	364 365 366	PAGE K64	EQU EQU EQU EQU	1024 (4*K) (64*K) (K*K)	Size of one page 64 KB 1 MB	
		AABBCCDD 000000DD	00000001 00000001	367 368	REG2PATT REG2LOW	EQU	X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

ASMA Ver.	0. 7. 0 zvector-e7-	14-MergePac	k				03 Apr 2025 15: 38: 17 Page	12
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				412 *****			************	
				413 * 414 ****	E7TES	ST DSECT **************	************	
				717				
				416 E7TES	T DSECT			
00000000	00000000			417 TSUB	DC	A(0)	pointer to test	
00000004 00000006	0000			418 TNUM 419	DC DC	H' 00' X' 00'	Test Number	
0000007	00			420 M4 421	DC	HL1' 00'	m4 used	
00000008	40404040 40404040			422 OPNAM		CL8' '	E7 name	
00000010 00000014	00000000 0000000			423 V2ADD 424 V3ADD		A(0) A(0)	address of v2 source address of v3 source	
0000018	0000000			425 RELEN	DC	A(0)	RESULT LENGTH	
0000001C 00000020				426 READD 427	R DC DS	A(0) FD	result (expected) address	
00000028	0000000 00000000			428 V10UT	PUT DS	XL16	gap V1 Output	
00000038	00000000 00000000			429 430	DS	FD	gap	
				431 *	test	routine will h	pe here (from VRR-c macro)	
				432 * 433 *	follo	owed by		
				434 *		EXPECTED RESU	J LT	
000010B4		0000000	00002B9F	436 ZVE7T 437		[, 0F		

				440 * 441 ****	Macros t ******	to help build t	test tables ****************	
				440 *				
				443 * 444 * mac	ro to ger	nerate individu	ial test	
				445 *	<u> </u>			
				446 447	MACRO VRR_O	C &INST, &M4		
				448 . * 449 . *			&INST - VRR-c instruction under test &m4 - m4 field	
				450			wiiii - iiii 1161u	
				451 452 &TNUM		&TNUM &TNUM+1		
				453				
				454 455	DS USI NO	OFD G *, R5	base for test data and test routine	
				456		•		
				457 T&TNU 458	M DC DC	A(X&TNUM) H' &TNUM	address of test routine test number	
				459	DC	X' 00'		
				460 461	DC DC	HL1' &M4' CL8' &I NST'	m4 instruction name	
				462	DC	A(RE&TNUM+16)		

R11

return

BR

612 +

0000124C

07FB

ASMA Ver.	0. 7. 0 zvector- e7- 1	4-MergePacl	k				03 Apr 2025	15: 38: 17 P	age 16
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001250				613+RE3	DC		xl16 expected result		
00001250 00001250	09F10AF2 0BF30CF4			614+ 615	DROP DC	R5 XL16' 09F10AF20BF30	OCF4 ODF50EF60FF700F8'	resul t	
00001258 00001260	ODF50EF6 OFF700F8			616		VI 16! EEDEEEDEEDEED	FFF 090A0B0C0D0E0F00'		
00001260	FFFFFFF FFFFFFF 090A0B0C ODOE0F00			010	DC	ALIO FFFFFFFFFF	TFF U9UAUBUCUDUEUFUU	v2	
00001270 00001278	090A0B0C 0D0E0F00 F1F2F3F4 F5F6F7F8			617	DC	XL16' 090A0B0C0D0E0)F00 F1F2F3F4F5F6F7F8'	v3	
00001000				618 619		VMRL, 0			
00001280 00001280		00001280		620+ 621+	DS USING	0FD *. R5	base for test data and t	test routine	
00001280	000012C0	00001200		622+T4	DC	A(X4)	address of test routine		•
00001284 00001286	0004 00			623+ 624+	DC DC	H' 4' X' 00'	test number		
00001280	00			625+	DC DC		m4		
00001288	E5D4D9D3 40404040			626 +	DC	CL8' VMRL'	instruction name		
00001290 00001294	000012F8 00001308			627+ 628+	DC DC	A(RE4+16) A(RE4+32)	address of v2 source address of v3 source		
00001298	0000010			629+	DC	A(16)	result length		
0000129C 000012A0	000012E8 00000000 00000000			630+REA4 631+	DC DS	A(RE4) FD	result address		
000012A0	0000000 0000000			632+V104	DS DS	XL16	gap V1 output		
000012B0	0000000 00000000								
000012B8	0000000 00000000			633+ 634+*	DS	FD	gap		
000012C0				635+X4	DS	0F	_		
000012C0 000012C6	E310 5010 0014 E761 0000 0806		00000010 00000000	636+ 637+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
000012CC	E310 5014 0014		0000000	638+	LGF	R1, V3ADDR	load v3 source		
000012D2	E771 0000 0806		0000000	639+	VL	v23, 0(R1)	use v23 to test decoder	•	`
000012D8 000012DE	E766 7000 0E60 E760 5028 080E		000012A8	640+ 641+	VMRL VST	V22, V22, V23, 0 V22, V104	test instruction (dest save v1 output	is a source	: <i>)</i>
000012E4			000012110	642 +	BR	R11	return		
000012E8 000012E8				643+RE4 644+	DC DROP	OF R5	xl16 expected result		
000012E8 000012E8 000012F0	F109F20A F30BF40C F50DF60E F70FF800			645	DC		F40C F50DF60EF70FF800'	resul t	
000012F8	FFFFFFF FFFFFFF F1F2F3F4 F5F6F7F8			646	DC	XL16' FFFFFFFFFFF	FFF F1F2F3F4F5F6F7F8'	v2	
00001308	01020304 05060708 090A0B0C 0D0E0F00			647	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	v 3	
00001310	OSONOBOC ODOEOFOO			648 649 *Hal fwor	i				
00001010				650	VRR_C	VMRL, 1			
00001318 00001318		00001318		651+ 652+	DS USING	OFD *. R5	base for test data and t	test routine	!
00001318	00001358			653+T5	DC	A(X5)	address of test routine		
0000131C 0000131E	0005 00			654+ 655+	DC DC	H' 5' X' 00'	test number		
0000131F	01			656 +	DC	HL1' 1'	m4		
00001320	E5D4D9D3 40404040			657+	DC		instruction name		
00001328 0000132C	00001390 000013A0			658+ 659+	DC DC	A(RE5+16) A(RE5+32)	address of v2 source address of v3 source		
00001320 00001330 00001334	00000010 00001380			660+ 661+REA5	DC DC	A(16)	result length result address		

00001440

LOC	OBJECT CODE	ADDR1	ADDR2	STMF			03 Apr 2025 15: 38: 17 Page 18
	020201 0022			710	VRR C	VMRL, 1	
00001448				711+	DS DS	OFD	
0001448		00001448		712+	USING		base for test data and test routine
00001448	00001488			713+T7	DC	A(X7)	address of test routine
000144C	0007			714+	DC	H' 7'	test number
000144E	00			715+	DC	X' 00'	
0000144F	01			716+	DC	HL1' 1'	m4
00001450	E5D4D9D3 40404040			717+	DC	CL8' VMRL'	instruction name
00001458	000014C0			718+	DC	A(RE7+16)	address of v2 source
0000145C	000014D0			719+	DC	A(RE7+32)	address of v3 source
00001460	00000010			720+	DC	A(16)	result length
00001464	000014B0			721+REA7	DC	A(RE7)	result address
00001468	00000000 00000000			722+	DS DS	FD VI 16	gap V1 output
00001470 00001478	00000000 00000000 0000000 00000000			723+V107	אמ	XL16	vi output
00001478	0000000 0000000			724+	DS	FD	dan
00001400	0000000 0000000			725+*	טט	I·D	gap
00001488				726+X7	DS	0F	
00001488	E310 5010 0014		0000010	727+	LGF	R1, V2ADDR	load v2 source
0000148E	E761 0000 0806		00000000	728+	VL	v22, 0(R1)	use v22 to test decoder
00001494	E310 5014 0014		00000014	729+	ĹĠF	R1, V3ADDR	load v3 source
0000149A	E771 0000 0806		00000000	730 +	VL	v23, 0(R1)	use v23 to test decoder
000014A0	E766 7000 1E60			731+	VMRL	V22, V22, V23, 1	test instruction (dest is a source)
000014A6	E760 5028 080E		00001470	732+	VST	V22, V107	save v1 output
000014AC	07FB			733+	BR	R11	return
000014B0				734+ RE 7	DC	OF	xl16 expected result
000014B0				735+	DROP	R5	
000014B0	090AF1F2 0B0CF3F4			736	DC	XL16' 090AF1F20B0C	F3F4 0D0EF5F60F00F7F8' result
000014B8	ODOEF5F6 OFOOF7F8			707	DC	VI 101 EDEEEEEEEEE	FEFE AAAAAAAAAA
000014C0 000014C8	FFFFFFF FFFFFFF			737	DC	XLIG FFFFFFFFFF	FFFF 090A0B0C0D0E0F00' v2
000014C8	O9OAOBOC ODOEOFOO O9OAOBOC ODOEOFOO			738	DC	VI 16' 000A0ROCODOF	0F00 F1F2F3F4F5F6F7F8' v3
000014D0 000014D8	F1F2F3F4 F5F6F7F8			730	DC	ALIO OSOAOBOCODOE	OFOO FIF2F3F4F3F0F7F6 V3
00001400	11121314 13101713			739			
				740	VRR C	VMRL, 1	
000014E0				741+	DS DS	OFD .	
000014E0		000014E0		742+	USING		base for test data and test routine
000014E0	00001520			743+T8	DC	A(X8)	address of test routine
000014E4	0008			744 +	DC	Н' 8'	test number
000014E6	00			745+	DC	X' 00'	
000014E7	01			746+	DC	HL1' 1'	m4
000014E8	E5D4D9D3 40404040			747+	DC	CL8' VMRL'	instruction name
000014F0	00001558			748+	DC	A(RE8+16)	address of v2 source
000014F4	00001568			749+	DC	A(RE8+32)	address of v3 source
000014F8	000001540			750+	DC	A(16)	result length
000014FC	00001548			751+REA8	DC DC	A(RE8)	result address
00001500	00000000 00000000			752+ 752+V108	DS	FD VI 16	gap V1 output
00001508 00001510	00000000 00000000 0000000 00000000			753+V108	DS	XL16	vi oucput
00001510	0000000 0000000			754 +	DS	FD	dan
00001310				754+ 755+*	מע	T-D	gap
00001520				756+X8	DS	0 F	
00001520	E310 5010 0014		0000010	750+X8 757+	LGF	R1, V2ADDR	load v2 source
00001526	E761 0000 0806		00000010	75 7 +	VL	v22, 0(R1)	use v22 to test decoder
00001520 0000152C	E310 5014 0014		0000000	759+	LGF	R1, V3ADDR	load v3 source
00001532	E771 0000 0806		00000000	760 +	VL	v23, 0(R1)	use v23 to test decoder
	T//T AAAA AQAD		UUUUUUUU	/ UU+	٧L	VAS, U(RI)	use vas to test decodel

ASMA Ver.	0. 7. 0 zve	ector- e7- 14	4-MergePacl	k				03 Apr 2025	15: 38: 17	Page	19
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT						
00001538 0000153E	E766 7000 E760 5028			00001508	761+ 762+	VST	V22, V22, V23, 1 V22, V108	test instruction (dest save v1 output	is a sour	ce)	
$\begin{array}{c} 00001544 \\ 00001548 \\ 00001548 \end{array}$	07FB				763+ 764+RE8 765+	BR DC DROP		return xl16 expected result			
00001548 00001550	F1F2090A F F5F60D0E F				766	DC	XL16' F1F2090AF3F40	BOC F5F60D0EF7F80F00'	resul t		
00001558 00001560	FFFFFFFF F F1F2F3F4 F	FFFFFFF			767	DC	XL16' FFFFFFFFFFF	FFF F1F2F3F4F5F6F7F8'	v2		
	01020304 0 090A0B0C 0	5060708			768	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	$\mathbf{v3}$		
					769 770 *Word 771	VRR C	VMRL, 2				
00001578 00001578			00001578		772+ 773+	DS USI NG	OFD	base for test data and	tost routi	no	
00001578	000015B8		00001378		774+T9	DC	A(X9)	address of test routine		iie	
0000157C 0000157E	0009 00				775+ 776+	DC DC	X' 00'	test number			
0000157F 00001580	02 E5D4D9D3 4	10404040			777+ 778+	DC DC	HL1' 2' CL8' VMRL'	m4 instruction name			
00001588	000015F0	10404040			779 +	DC	A(RE9+16)	address of v2 source			
0000158C 00001590	00001600 00000010				780+ 781+	DC DC	A(RE9+32) A(16)	address of v3 source result length			
00001594 00001598	000015E0 00000000	0000000			782+REA9 783+	DC DS	A(RE9)	result address			
000015A0	00000000	0000000			784+V109	DS	XL16	gap V1 output			
000015A8 000015B0	00000000 0 00000000 0				785 +	DS	FD	gap			
000015B8					786+* 787+X9	DS	OF				
000015B8	E310 5010			00000010	788 +	LGF	R1, V2ADDR	load v2 source			
	E761 0000 E310 5014			00000000 0000014	789+ 790+	VL LGF	v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
000015CA	E771 0000	0806		00000000	791+	VL	v23, 0(R1)	use v23 to test decoder			
000015D0 000015D6	E766 7000 E760 5028			000015A0	792+ 793+	VMRL VST	V22, V22, V23, 2 V22, V109	test instruction (dest save v1 output	is a sour	ce)	
000015DC	07FB				794 +	BR	R11	return			
000015E0 000015E0					795+RE9 796+	DC DROP	OF R5	xl16 expected result			
000015E0	01020304 0				797	DC		BOC 050607080D0E0F00'	resul t		
000015E8 000015F0 000015F8	05060708 0 FFFFFFF F 01020304 0	FFFFFFF			798	DC	XL16' FFFFFFFFFFFF	FFF 0102030405060708'	v2		
	01020304 0 01020304 0 090A0B0C 0	5060708			799	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	v3		
					800	VDD C	WADI O				
00001610			00001015		801 802+	DS _	VMRL, 2 OFD				
00001610 00001610	00001650		00001610		803+ 804+T10	USI NG DC	*, R5 A(X10)	base for test data and address of test routine		ne	
00001614 00001616	000A 00				805+ 806+	DC DC		test number			
00001617 00001618	02 E5D4D9D3 4	10404040			807+ 808+	DC DC	HL1'2' CL8'VMRL'	m4 instruction name			
00001620	00001688				809+	DC	A(RE10+16)	address of v2 source			

ASMA Ver.	0. 7. 0 zvec	ctor- e7- 14	1-MergePack	C				03 Apr 2025	15: 38: 17	Page	21
LOC	OBJECT C	CODE	ADDR1	ADDR2	STMI						
00001730 00001738	090A0B0C 0D F1F2F3F4 F5				859	DC	XL16' 090A0B0C0D0E	0F00 F1F2F3F4F5F6F7F8'	v3		
00001740					860 861 862+	VRR_C DS	VMRL, 2 OFD				
00001740 00001740 00001744	00001780 000C		00001740		863+ 864+T12 865+	USING DC DC	*, R5 A(X12) H' 12'	base for test data and address of test routine test number	test routi	ne	
00001746 00001747	00 02	0404040			866+ 867+ 868+	DC DC	X' 00' HL1' 2'	m4			
00001748 00001750 00001754	E5D4D9D3 40 000017B8 000017C8	J4U4U4U			869+ 870+	DC DC DC	CL8' VMRL' A(RE12+16) A(RE12+32)	instruction name address of v2 source address of v3 source			
00001758 0000175C 00001760	00000010 000017A8 00000000 00	000000			871+ 872+REA12 873+	DC DC DS	A(16) A(RE12) FD	result length result address gap			
00001768 00001770 00001778	0000000 00 0000000 00 0000000 00	000000			874+V1012 875+	DS DS	XL16 FD	gap V1 output			
00001780					876+* 877+X12	DS	OF	gap			
00001780 00001786 0000178C	E310 5010 0 E761 0000 0 E310 5014 0)806		00000010 00000000 00000014	878+ 879+ 880+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source			
00001792 00001798 0000179E 000017A4 000017A8	E771 0000 0 E766 7000 2 E760 5028 0 07FB	0806 2E60		00000000	881+ 882+ 883+ 884+ 885+RE12	VL VMRL VST BR DC	v23, 0(R1) V22, V22, V23, 2 V22, V1012 R11 OF	use v23 to test decoder test instruction (dest save v1 output return x116 expected result	is a sour	ce)	
000017A8 000017A8 000017B0	F1F2F3F4 09 F5F6F7F8 0D				886+ 887		R5	OBOC F5F6F7F80D0E0F00'	resul t		
000017B8	FFFFFFF FF F1F2F3F4 F5 01020304 05	FFFFFFF F6F7F8			888 889	DC DC		FFFF F1F2F3F4F5F6F7F8' 0708 090A0B0C0D0E0F00'	v2 v3		
	090A0B0C 0D				890		AL10 0102030403000	0708 U9UAUBUCUBUEUFUU	VS		
000017D8					891 *Doubl ewo 892 893+	VRR_C DS	VMRL, 3 OFD				
000017D8 000017D8 000017DC 000017DE	00001818 000D 00		000017D8		894+ 895+T13 896+ 897+	USING DC DC DC	A(X13) H' 13' X' 00'	base for test data and address of test routine test number	test routi	ne	
000017DF 000017E0 000017E8	03 E5D4D9D3 40 00001850	0404040			898+ 899+ 900+	DC DC DC	HL1'3' CL8'VMRL' A(RE13+16)	m4 instruction name address of v2 source			
000017EC 000017F0 000017F4	00001860 00000010 00001840				901+ 902+ 903+REA13	DC DC DC	A(RE13+32) A(16) A(RE13)	address of v3 source result length result address			
000017F8 00001800 00001808	00000000 00 00000000 00 00000000 00	000000			904+ 905+V1013	DS DS	FD XL16	gap V1 output			
00001810 00001818	0000000 00				906+ 907+* 908+X13	DS DS	FD OF	gap			
00001010					JUOTAIJ	טע	OI.				

ASMA Ver.	0. 7. 0 zvector- e7- 1	4-MergePac	k				03 Apr 2025	15: 38: 17	Page	22
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00001818 0000181E	E310 5010 0014 E761 0000 0806		00000010 00000000	909+ 910+	LGF VL	R1, V2ADDR v22, 0(R1)	load v2 source use v22 to test decoder			
00001824 0000182A 00001830	E310 5014 0014 E771 0000 0806 E766 7000 3E60		00000014 00000000	911+ 912+ 913+	LGF VL VMRL	R1, V3ADDR v23, O(R1) V22, V22, V23, 3	load v3 source use v23 to test decoder test instruction (dest	is a sourc	ce)	
00001836 0000183C 00001840	E760 5028 080E 07FB		00001800	914+ 915+ 916+RE13	VST BR DC	V22, V1013 R11 OF	save v1 output return x116 expected result		ŕ	
00001840 00001840 00001848	01020304 05060708 090A0B0C 0D0E0F00			917+ 918	DROP DC	R 5	0708 090A0B0C0D0E0F00'	result		
00001850 00001858	FFFFFFF FFFFFFF 01020304 05060708			919	DC		FFFF 0102030405060708'	v2		
00001860 00001868	01020304 05060708 090A0B0C 0D0E0F00			920 921	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	v3		
00001870 00001870		00001870		922 923+ 924+	VRR_C DS USING	VMRL, 3 OFD * R5	base for test data and	test routi	1 e	
00001870 00001874	000018B0 000E	00001070		925+T14 926+	DC DC	A(X14) H' 14'	address of test routine test number	cese routil		
00001876 00001877 00001878	00 03 E5D4D9D3 40404040			927+ 928+ 929+	DC DC DC	X' 00' HL1' 3' CL8' VMRL'	m4 instruction name			
00001880 00001884 00001888	000018E8 000018F8 00000010			930+ 931+ 932+	DC DC DC	A(RE14+16) A(RE14+32) A(16)	address of v2 source address of v3 source result length			
0000188C 00001890	000018D8 00000000 00000000			933+REA14 934+	DC DS	A(RE14) FD	result address			
00001898 000018A0 000018A8	00000000 00000000 00000000 00000000 000000			935+V1014 936+	DS DS	XL16 FD	V1 output gap			
000018B0 000018B0	E310 5010 0014		00000010	937+* 938+X14 939+	DS LGF	OF R1, V2ADDR	load v2 source			
000018B6 000018BC 000018C2	E761 0000 0806 E310 5014 0014 E771 0000 0806		0000000 00000000 00000000	940+ 941+ 942+	VL LGF VL	v22, O(R1) R1, V3ADDR v23, O(R1)	use v22 to test decoder load v3 source use v23 to test decoder			
000018C8 000018CE 000018D4	E766 7000 3E60 E760 5028 080E 07FB		00001898	943+ 944+ 945+	VMRL VST BR	V22, V22, V23, 3 V22, V1014 R11	test instruction (dest save v1 output return	is a sourc	ce)	
000018D8 000018D8 000018D8	O9OAOBOC ODOEOFOO			946+RE14 947+ 948	DC DROP DC	OF R5	xl16 expected result 0F00 0102030405060708'	result		
000018E0 000018E8	01020304 05060708 FFFFFFF FFFFFFF			949	DC DC		FFFF 090A0B0C0D0E0F00'	v2		
000018F0 000018F8 00001900	090A0B0C 0D0E0F00 090A0B0C 0D0E0F00 01020304 05060708			950	DC	XL16' 090A0B0C0D0E0	OF00 0102030405060708'	v3		
00001908				951 952 953+	DS _	VMRL, 3 OFD				
00001908 00001908 0000190C	00001948 000F	00001908		954+ 955+T15 956+	USING DC DC	A(X15) H' 15'	base for test data and address of test routine test number	test routiı	ie	
0000190E	00			957+	DC	X' 00'				

	U. 7. U ZVECTOF- e7-1	8					1	13: 36: 17	0	
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
0000100E	0.2			050.	DC.	ш 11 91	A			
0000190F	03			958+	DC	HL1'3'	m4			
00001910				959+	DC	CL8' VMRL'	instruction name			
00001918	00001980			960+	DC	A(RE15+16)	address of v2 source			
0000191C	00001990			961+	DC	A(RE15+32)	address of v3 source			
00001920	0000010			962+	DC	A(16)	result length			
00001924	00001970			963+REA15	DC	A(RE15)	result address			
00001928	00000000 00000000			964+	DS	FD	gap			
00001930	00000000 00000000			965+V1015	DS	XL16	gap V1 output			
00001938	00000000 00000000									
00001940	0000000 00000000			966 +	DS	FD	gap			
				967+*			-			
00001948				968+X15	DS	0F				
00001948	E310 5010 0014		00000010	969 +	LGF	R1, V2ADDR	load v2 source			
0000194E	E761 0000 0806		00000000	970+	VL	v22, 0(R1)	use v22 to test decoder			
00001954	E310 5014 0014		00000014	971+	LGF	R1, V3ADDR	load v3 source			
0000195A	E771 0000 0806		00000000	972+	VL	v23, 0(R1)	use v23 to test decoder			
00001960	E766 7000 3E60			973+	VMRL	V22, V22, V23, 3	test instruction (dest	is a source	ce)	
00001966	E760 5028 080E		00001930	974+	VST	V22, V1015	save v1 output			
0000196C	07FB			975+	BR	R11	return			
00001970				976+RE15	DC	0F	xl16 expected result			
00001970				977+	DROP	R5				
00001970	O9OAOBOC ODOEOFOO			978	DC		OF00 F1F2F3F4F5F6F7F8'	resul t		
00001978	F1F2F3F4 F5F6F7F8			0.0	20	11210 000.102000202		105410		
00001980	FFFFFFF FFFFFFF			979	DC	XI.16' FFFFFFFFFFF	FFFF 090A0B0C0D0E0F00'	v2		
00001988	090A0B0C OD0E0F00			0.0	20	<i></i>	1111 000.1020002020100	~~		
00001990	O9OAOBOC ODOEOFOO			980	DC	XL16' 090A0B0C0D0F	OF00 F1F2F3F4F5F6F7F8'	v 3		
00001998	F1F2F3F4 F5F6F7F8			000	DU	ALIO OGGA AGENTA		70		
00001000	11121011 10101110									
				981						
				981 982	VRR C	VMRL. 3				
000019A0				982		VMRL, 3 OFD				
000019A0 000019A0		00001940		982 983+	DS	OFD	base for test data and t	test routin	ne	
000019A0	000019E0	000019A0		982 983+ 984+	DS USING	OFD *, R5	base for test data and t	test routin	ıe	
000019A0 000019A0	000019E0 0010	000019A0		982 983+ 984+ 985+T16	DS USING DC	OFD *, R5 A(X16)	address of test routine	test routin	ne	
000019A0 000019A0 000019A4	0010	000019A0		982 983+ 984+ 985+T16 986+	DS USING DC DC	OFD *, R5 A(X16) H' 16'		test routin	ıe	
000019A0 000019A0 000019A4 000019A6	0010 00	000019A0		982 983+ 984+ 985+T16 986+ 987+	DS USING DC DC DC	OFD *, R5 A(X16) H' 16' X' 00'	address of test routine test number	test routin	ıe	
000019A0 000019A0 000019A4 000019A6 000019A7	0010 00 03	000019A0		982 983+ 984+ 985+T16 986+ 987+ 988+	DS USING DC DC DC DC	OFD *, R5 A(X16) H' 16' X' 00' HL1' 3'	address of test routine test number	test routin	ie	
000019A0 000019A0 000019A4 000019A6 000019A7 000019A8	0010 00 03 E5D4D9D3 40404040	000019A0		982 983+ 984+ 985+T16 986+ 987+ 988+ 989+	DS USING DC DC DC DC DC DC	0FD *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL'	address of test routine test number m4 instruction name	test routin	ne	
000019A0 000019A0 000019A4 000019A6 000019A7 000019A8 000019B0	0010 00 03 E5D4D9D3 40404040 00001A18	000019A0		982 983+ 984+ 985+T16 986+ 987+ 988+ 989+ 990+	DS USING DC DC DC DC DC DC DC	OFD *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16)	address of test routine test number m4 instruction name address of v2 source	test routin	ıe	
000019A0 000019A0 000019A4 000019A6 000019A7 000019A8 000019B0 000019B4	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28	000019A0		982 983+ 984+ 985+T16 986+ 987+ 988+ 989+ 990+ 991+	DS USING DC DC DC DC DC DC DC DC DC	ofd *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32)	address of test routine test number m4 instruction name address of v2 source address of v3 source	test routin	ie	
000019A0 000019A0 000019A4 000019A6 000019A7 000019A8 000019B0 000019B4	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010	000019A0		982 983+ 984+ 985+T16 986+ 987+ 988+ 989+ 990+ 991+ 992+	DS USING DC	ofd *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16)	address of test routine test number m4 instruction name address of v2 source address of v3 source result length	test routin	ie	
000019A0 000019A0 000019A4 000019A6 000019A7 000019B0 000019B4 000019B8 000019BC	0010 00 03 E5D4D9D3 40404040 00001A18 000001A28 00000010 00001A08	000019A0		982 983+ 984+ 985+T16 986+ 987+ 988+ 989+ 990+ 991+ 992+ 993+REA16	DS USING DC	ofd *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16)	address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address	test routin	ie	
000019A0 000019A0 000019A4 000019A6 000019A7 000019B0 000019B4 000019B8 000019BC 000019C0	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010 00001A08 00000000 00000000	000019A0		982 983+ 984+ 985+T16 986+ 987+ 988+ 989+ 990+ 991+ 992+ 993+REA16 994+	DS USING DC	ofd *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16) FD	address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address	test routin	ıe	
000019A0 000019A4 000019A6 000019A7 000019A8 000019B0 000019B4 000019B8 000019C0 000019C8	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010 00001A08 00000000 00000000 00000000 00000000	000019A0		982 983+ 984+ 985+T16 986+ 987+ 988+ 989+ 990+ 991+ 992+ 993+REA16	DS USING DC	ofd *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16)	address of test routine test number m4 instruction name address of v2 source address of v3 source result length	test routin	1e	
000019A0 000019A0 000019A4 000019A6 000019A8 000019B0 000019B4 000019B8 000019BC 000019C0 000019C8 000019D0	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010 00001A08 00000000 00000000 00000000 00000000 000000	000019A0		982 983+ 984+ 985+T16 986+ 987+ 988+ 989+ 990+ 991+ 992+ 993+REA16 994+ 995+V1016	DS USING DC	*, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16	address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address gap V1 output	test routin	ie	
000019A0 000019A4 000019A6 000019A7 000019A8 000019B0 000019B4 000019B8 000019C0 000019C8	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010 00001A08 00000000 00000000 00000000 00000000	000019A0		982 983+ 984+ 985+T16 986+ 987+ 988+ 989+ 990+ 991+ 992+ 993+REA16 994+ 995+V1016	DS USING DC	ofd *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16) FD	address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address	test routin	ie	
000019A0 000019A0 000019A4 000019A6 000019A7 000019B0 000019B4 000019B8 000019BC 000019C0 000019C8 000019D0 000019D8	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010 00001A08 00000000 00000000 00000000 00000000 000000	000019A0		982 983+ 984+ 985+T16 986+ 987+ 988+ 989+ 990+ 991+ 992+ 993+REA16 994+ 995+V1016	DS USING DC	*, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD	address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address gap V1 output	test routin	ie	
000019A0 000019A0 000019A4 000019A6 000019A7 000019B0 000019B4 000019B8 000019BC 000019C0 000019C0 000019D0 000019D8	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010 00001A08 00000000 00000000 00000000 00000000 000000	000019A0	0000010	982 983+ 984+ 985+T16 986+ 987+ 988+ 990+ 991+ 992+ 993+REA16 994+ 995+V1016 996+ 997+* 998+X16	DS USING DC	ofd *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD	address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap	test routin	ie	
000019A0 000019A0 000019A4 000019A6 000019A7 000019B0 000019B4 000019B8 000019BC 000019C0 000019C0 000019D0 000019D0 000019D0	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010 00001A08 00000000 00000000 00000000 00000000 000000	000019A0	00000010	982 983+ 984+ 985+T16 986+ 987+ 988+ 990+ 991+ 992+ 993+REA16 994+ 995+V1016 996+ 997+* 998+X16 999+	DS USING DC	ofd *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD	address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source	test routin	ie	
000019A0 000019A0 000019A4 000019A6 000019A7 000019B0 000019B4 000019BC 000019C0 000019C0 000019C8 000019D0 000019D0 000019E0 000019E0 000019E0	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010 00001A08 00000000 00000000 00000000 00000000 000000	000019A0	00000000	982 983+ 984+ 985+T16 986+ 987+ 988+ 989+ 990+ 991+ 992+ 993+REA16 994+ 995+V1016 996+ 997+* 998+X16 999+ 1000+	DS USING DC	ofd *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD OF R1, V2ADDR v22, O(R1)	address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder	test routin	ıe	
000019A0 000019A4 000019A4 000019A7 000019A8 000019B0 000019B4 000019BC 000019C0 000019C8 000019D0 000019D0 000019E0 000019E0 000019E0	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010 00001A08 00000000 00000000 00000000 00000000 000000	000019A0	0000000 0000014	982 983+ 984+ 985+T16 986+ 987+ 988+ 989+ 990+ 991+ 992+ 993+REA16 994+ 995+V1016 996+ 997+* 998+X16 999+ 1000+ 1001+	DS USING DC	*, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR	address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source	test routin	ie	
000019A0 000019A0 000019A4 000019A6 000019A7 000019B0 000019B4 000019B8 000019BC 000019C0 000019C8 000019D0 000019D0 000019E0 000019E0 000019E0 000019EC 000019EC	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010 00001A08 00000000 00000000 00000000 00000000 00000000	000019A0	00000000	982 983+ 984+ 985+T16 986+ 987+ 988+ 989+ 990+ 991+ 992+ 993+REA16 994+ 995+V1016 996+ 997+* 998+X16 999+ 1000+ 1001+ 1002+	DS USING DC	ofd *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder			
000019A0 000019A0 000019A4 000019A6 000019A7 000019B0 000019B4 000019BC 000019C0 000019C0 000019D0 000019D0 000019D0 000019E0 000019E0 000019EC 000019EC 000019EC	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010 00001A08 00000000 00000000 00000000 00000000 00000000	000019A0	0000000 0000014 0000000	982 983+ 984+ 985+T16 986+ 987+ 988+ 990+ 991+ 992+ 993+REA16 994+ 995+V1016 996+ 997+* 998+X16 999+ 1000+ 1001+ 1002+ 1003+	DS USING DC VL LGF VL VMRL	ofd *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 3	address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest			
000019A0 000019A0 000019A4 000019A6 000019A7 000019B0 000019B4 000019BC 000019C0 000019C0 000019D0 000019D0 000019D0 000019E0 000019E0 000019E0 000019F2 000019F2 000019F8 000019F8	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010 00001A08 00000000 00000000 00000000 00000000 00000000	000019A0	0000000 0000014	982 983+ 984+ 985+T16 986+ 987+ 988+ 990+ 991+ 992+ 993+REA16 994+ 995+V1016 996+ 997+* 998+X16 999+ 1000+ 1001+ 1002+ 1003+ 1004+	DS USING DC VL LGF VL VMRL VST	ofd *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 3 V22, V1016	address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output			
000019A0 000019A4 000019A4 000019A6 000019A7 000019B0 000019B4 000019BC 000019C0 000019C0 000019C8 000019D0 000019E0 000019E0 000019E0 000019E0 000019F2 000019F2 000019F8 000019FE	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010 00001A08 00000000 00000000 00000000 00000000 00000000	000019A0	0000000 0000014 0000000	982 983+ 984+ 985+T16 986+ 987+ 988+ 990+ 991+ 992+ 993+REA16 994+ 995+V1016 996+ 997+* 998+X16 999+ 1000+ 1001+ 1002+ 1003+ 1004+ 1005+	DS USING DC	ofd *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 3 V22, V1016 R11	address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return			
000019A0 000019A4 000019A4 000019A7 000019A8 000019B0 000019B4 000019BC 000019C0 000019C0 000019C0 000019D0 000019E0 000019E0 000019E0 000019E0 000019F2 000019F2 000019F8 000019FE 00001A04	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010 00001A08 00000000 00000000 00000000 00000000 00000000	000019A0	0000000 0000014 0000000	982 983+ 984+ 985+T16 986+ 987+ 988+ 990+ 991+ 992+ 993+REA16 994+ 995+V1016 996+ 997+* 998+X16 999+ 1000+ 1001+ 1002+ 1003+ 1004+ 1005+ 1006+RE16	DS USING DC	ofd *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 3 V22, V1016 R11 OF	address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output			
000019A0 000019A4 000019A4 000019A6 000019A7 000019B0 000019B4 000019BC 000019C0 000019C0 000019C8 000019D0 000019E0 000019E0 000019E0 000019E0 000019F2 000019F2 000019F8 000019FE	0010 00 03 E5D4D9D3 40404040 00001A18 00001A28 00000010 00001A08 00000000 00000000 00000000 00000000 00000000	000019A0	0000000 0000014 0000000	982 983+ 984+ 985+T16 986+ 987+ 988+ 990+ 991+ 992+ 993+REA16 994+ 995+V1016 996+ 997+* 998+X16 999+ 1000+ 1001+ 1002+ 1003+ 1004+ 1005+	DS USING DC	ofd *, R5 A(X16) H' 16' X' 00' HL1' 3' CL8' VMRL' A(RE16+16) A(RE16+32) A(16) A(RE16) FD XL16 FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 3 V22, V1016 R11 OF R5	address of test routine test number m4 instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return			

1057+REA18

DC

A(RE18)

result address

00001AEC

00001B38

00001BF8

090A0B0C 0D0E0F00

gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest is a source) save v1 output return xl16 expected result XL16' 0109020A030B040C 050D060E070F0800' result XL16' 0102030405060708 FFFFFFFFFFFFFFFFFF v2 $\mathbf{v3}$ XL16' 090A0B0C0D0E0F00 0102030405060708' base for test data and test routine address of test routine test number **m4** instruction name address of v2 source address of v3 source result length result address gap V1 output gap load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest is a source) save v1 output return xl16 expected result XL16' 01F102F203F304F4 05F506F607F708F8' resul t XL16' 0102030405060708 FFFFFFFFFFFFFFFFF v21104 DC XL16' F1F2F3F4F5F6F7F8 090A0B0C0D0E0F00' v3

ASWA Ver.	0. 7. 0 Zvector-e7-1	4- Weigerac	K				US Apr 2023	13. 36. 17	age	20
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
00001C00				1106 1107+	DS _	VMRH, O OFD				
00001C00 00001C00 00001C04	00001C40 0014	00001C00		1108+ 1109+T20 1110+	USING DC DC		base for test data and taddress of test routine test number)	
00001C06 00001C07 00001C08	00 00 E5D4D9C8 40404040			1111+ 1112+ 1113+	DC DC DC	X' 00' HL1' 0' CL8' VMRH'	m4 instruction name			
00001C10 00001C14 00001C18	00001C78 00001C88 00000010			1114+ 1115+ 1116+	DC DC DC	A(RE20+16) A(RE20+32) A(16)	address of v2 source address of v3 source result length			
00001C1C 00001C1C 00001C20 00001C28	000010 00001C68 00000000 00000000 00000000 00000000			1117+REA20 1118+ 1119+V1020	DC DS DS	A(RE20) FD XL16	result address gap V1 output			
00001C30 00001C38	00000000 00000000 00000000 00000000			1120+ 1121+*	DS	FD	gap			
00001C40 00001C40 00001C46 00001C4C 00001C52	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		00000010 00000000 00000014 00000000	1122+X20 1123+ 1124+ 1125+ 1126+	DS LGF VL LGF VL	OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder			
00001C58 00001C5E 00001C64 00001C68	E766 7000 0E61 E760 5028 080E 07FB		00001C28	1127+ 1128+ 1129+ 1130+RE20	VMRH VST BR DC	V22, V22, V23, 0 V22, V1020 R11 OF	test instruction (dest save v1 output return xl16 expected result	is a source	e)	
00001C68 00001C68 00001C70	F101F202 F303F404 F505F606 F707F808			1131+ 1132	DROP DC	R 5	F404 F505F606F707F808'	result		
00001C78 00001C80 00001C88	F1F2F3F4 F5F6F7F8 090A0B0C 0D0E0F00 01020304 05060708			1133 1134	DC DC		F7F8 090A0B0C0D0E0F00' 0708 FFFFFFFFFFFFFF'	v2 v3		
00001C90	FFFFFFF FFFFFFF			1135 1136 *Halfword		ALIO 010200010000		10		
00001C98 00001C98		00001C98		1137 1138+ 1139+		VMRH, 1 OFD * P5	hase for test data and t	tost moutins		
00001C98 00001C9C 00001C9E	00001CD8 0015 00	00001038		1140+T21 1141+ 1142+	DC DC DC	A(X21) H' 21' X' 00'	base for test data and address of test routine test number	test routine	•	
00001C9F 00001CA0 00001CA8	01 E5D4D9C8 40404040 00001D10			1143+ 1144+ 1145+	DC DC DC	HL1' 1' CL8' VMRH' A(RE21+16)	instruction name address of v2 source			
00001CAC 00001CB0 00001CB4	00001D20 00000010 00001D00			1146+ 1147+ 1148+REA21	DC DC DC	A(RE21+32) A(16) A(RE21)	address of v3 source result length result address			
00001CB8 00001CC0 00001CC8	00000000 00000000 00000000 00000000 000000			1149+ 1150+V1021	DS DS	FD XL16	gap V1 output			
00001CD0 00001CD8	00000000 00000000			1151+ 1152+* 1153+X21	DS DS	FD OF	gap			
00001CD8 00001CDE 00001CE4	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	1154+ 1155+ 1156+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source			

ASMA Ver.	0. 7. 0 zvector- e7- 1	4-MergePac	k				03 Apr 2025	15: 38: 17 Page	27
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00001CEA 00001CF0 00001CF6 00001CFC 00001D00	E771 0000 0806 E766 7000 1E61 E760 5028 080E 07FB		00000000 00001CC0	1157+ 1158+ 1159+ 1160+ 1161+RE21	VST BR DC	v23, 0(R1) V22, V22, V23, 1 V22, V1021 R11 OF	use v23 to test decoder test instruction (dest save v1 output return x116 expected result	is a source)	
00001D00 00001D00	090A0102 0B0C0304			1162+ 1163	DROP DC	R5 XL16' 090A01020B0C	0304 ODOE05060F000708'	resul t	
00001D08 00001D10 00001D18	ODOE0506 OF000708 O90A0B0C ODOE0F00 FFFFFFFF FFFFFFF			1164	DC	XL16' 090A0B0C0D0E	OFOO FFFFFFFFFFFFF	v2	
00001D20	01020304 05060708 090A0B0C 0D0E0F00			1165	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	v 3	
00001000				1166 1167	VRR_C DS	VMRH, 1			
00001D30 00001D30 00001D30	00001D70	00001D30		1168+ 1169+ 1170+T22	USI NG DC	OFD *, R5 A(X22)	base for test data and address of test routine		
00001D34 00001D36	0016 00			1171+ 1172+	DC DC	H' 22' X' 00'	test number		
00001D37 00001D38 00001D40 00001D44	01 E5D4D9C8 40404040 00001DA8 00001DB8			1173+ 1174+ 1175+ 1176+	DC DC DC DC	HL1' 1' CL8' VMRH' A(RE22+16) A(RE22+32)	instruction name address of v2 source address of v3 source		
00001D48 00001D4C 00001D50	00000010 00001D98 00000000 00000000			1177+ 1178+REA22 1179+	DC DC DS	A(16) A(RE22) FD	result length result address gap		
00001D58 00001D60 00001D68	00000000 00000000 00000000 00000000 000000			1180+V1022 1181+	DS DS	XL16 FD	V1 output		
00001D70	E310 5010 0014		00000010	1182+* 1183+X22	DS	OF	load v2 source		
00001D70 00001D76 00001D7C 00001D82	E761 0000 0806 E310 5014 0014 E771 0000 0806		00000010 00000000 00000014 00000000	1185+	LGF VL LGF VL	R1, V2ADDR v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source use v23 to test decoder		
00001D88 00001D8E	E766 7000 1E61 E760 5028 080E		00001D58	1188+ 1189+	VMRH VST	v23, 0(R1) V22, V22, V23, 1 V22, V1022	test instruction (dest save v1 output	is a source)	
00001D94 00001D98 00001D98	07FB			1190+ 1191+RE22 1192+	BR DC DROP	R11 OF R5	return xl16 expected result		
00001D98 00001DA0 00001DA8	0102090A 03040B0C 05060D0E 07080F00 01020304 05060708			1193 1194	DC DC		0B0C 05060D0E07080F00' 0708 FFFFFFFFFFFFFF'	result v2	
00001DB0 00001DB8 00001DC0	FFFFFFF FFFFFFF 090A0B0C 0D0E0F00 01020304 05060708			1195	DC	XL16' 090A0B0C0D0E	0F00 0102030405060708'	v3	
00001DC8				1196 1197 1198+	VRR_C DS	VMRH, 1 OFD			
00001DC8 00001DC8 00001DCC 00001DCE	00001E08 0017 00	00001DC8		1199+ 1200+T23 1201+ 1202+	USING DC DC DC		base for test data and address of test routine test number		
00001DCF 00001DD0 00001DD8	01 E5D4D9C8 40404040 00001E40			1203+ 1204+ 1205+	DC DC DC	HL1' 1' CL8' VMRH' A(RE23+16)	m4 instruction name address of v2 source		

ASMA ver.	0. 7. 0 zvector-e/-14	i- Mergerac	K				U3 Apr 2U25	15: 38: 17 Page	28
LOC	OBJECT CODE	ADDR1	ADDR2	STMF					
00001DDC 00001DE0 00001DE4 00001DE8 00001DF0	00001E50 00000010 00001E30 00000000 00000000 00000000 00000000			1206+ 1207+ 1208+REA23 1209+ 1210+V1023	DC DC DC DS DS	A(RE23+32) A(16) A(RE23) FD XL16	address of v3 source result length result address gap V1 output		
00001DF8 00001E00	00000000 00000000 00000000 00000000			1211+ 1212+*	DS	FD	gap		
00001E08 00001E08 00001E0E 00001E14	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	1213+X23 1214+ 1215+ 1216+	DS LGF VL LGF	OF R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
00001E1A 00001E20 00001E26	E771 0000 0806 E766 7000 1E61 E760 5028 080E		00000000 00001DF0	1217+ 1218+ 1219+	VL VMRH VST	v23, 0(R1) V22, V22, V23, 1 V22, V1023	use v23 to test decoder test instruction (dest save v1 output	is a source)	
00001E2C 00001E3C 00001E3O 00001E3O	07FB		OOOOTDIO	1220+ 1221+RE23 1222+	BR DC DROP	R11 OF R5	return xl 16 expected result		
00001E30 00001E38 00001E40	0102F1F2 0304F3F4 0506F5F6 0708F7F8 01020304 05060708			1223 1224	DC DC	XL16' 0102F1F20304I	F3F4 0506F5F60708F7F8'	resul t	
00001E48 00001E50	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			1225	DC DC		F7F8 090A0B0C0D0E0F00'	v3	
00001E58	O9OAOBOC ODOEOFOO			1226 1227		VMRH, 1			
00001E60 00001E60 00001E60	00001EA0	00001E60		1228+ 1229+ 1230+T24	DS USING DC	A(X24)	base for test data and taddress of test routine	test routine	
00001E64 00001E66 00001E67	0018 00 01			1231+ 1232+ 1233+	DC DC DC	H' 24' X' 00' HL1' 1'	test number m4		
00001E68 00001E70 00001E74 00001E78	E5D4D9C8 40404040 00001ED8 00001EE8 00000010			1234+ 1235+ 1236+ 1237+	DC DC DC DC	CL8' VMRH' A(RE24+16) A(RE24+32) A(16)	instruction name address of v2 source address of v3 source result length		
00001E7C 00001E80 00001E88	00001EC8 00000000 00000000 00000000 00000000			1238+REA24 1239+ 1240+V1024	DC DS DS	A(RE24) FD XL16	result address gap V1 output		
00001E90 00001E98	00000000 00000000 00000000 00000000			1241+ 1242+*	DS	FD	gap		
00001EA0 00001EA0 00001EA6	E310 5010 0014 E761 0000 0806		00000010 00000000	1243+X24 1244+ 1245+	DS LGF VL	OF R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
00001EAC 00001EB2	E310 5014 0014 E771 0000 0806		0000000 00000014 00000000	1246+ 1247+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder	is a source)	
00001EB8 00001EBE 00001EC4 00001EC8	E766 7000 1E61 E760 5028 080E 07FB		00001E88	1248+ 1249+ 1250+ 1251+RE24	VMRH VST BR DC	V22, V22, V23, 1 V22, V1024 R11 OF	test instruction (dest save v1 output return xl16 expected result	is a source)	
00001EC8 00001EC8 00001ED0	F1F20102 F3F40304 F5F60506 F7F80708			1252+ 1253	DROP DC	R5 XL16' F1F20102F3F40	0304 F5F60506F7F80708'	resul t	
00001ED0 00001ED8 00001EE0	F1F2F3F4 F5F6F7F8 090A0B0C 0D0E0F00			1254	DC	XL16' F1F2F3F4F5F6I	F7F8 090A0B0C0D0E0F00'	v2	

ASMA Ver.	0. 7. 0 zvector- e7- 1	4-MergePacl	₹				03 Apr 2025	15: 38: 17	Page	29
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00001EE8 00001EF0	01020304 05060708 FFFFFFFF FFFFFFF			1255	DC	XL16' 010203040506	0708 FFFFFFFFFFFFFF	v3		
				1256 1257 *Word 1258	VRR C	VMRH, 2				
00001EF8				1259+	DS	OFD				
00001EF8 00001EF8	00001F38	00001EF8		1260+ 1261+T25	USI NG DC		base for test data and taddress of test routine	test routi	ne	
00001EF8	0001138			1261+123	DC	A(X25) H' 25'	test number			
00001EFE	00			1263+	DC	X' 00'	0000			
00001EFF	02			1264+	DC	HL1'2'	m4			
00001F00 00001F08	E5D4D9C8 40404040 00001F70			1265+ 1266+	DC DC	CL8' VMRH' A(RE25+16)	instruction name address of v2 source			
00001F0C	00001F80			1267+	DC DC	A(RE25+32)	address of v2 source			
00001F10	0000010			1268+	DC	A(16)	result length			
00001F14	00001F60			1269+REA25	DC	A(RE25)	result address			
00001F18 00001F20	00000000 00000000 0000000 00000000			1270+ 1271+V1025	DS DS	FD XL16	gap V1 output			
00001F28	0000000 0000000			12/1/1020	DO	ALIO	VI oucput			
00001F30	00000000 00000000			1272+	DS	FD	gap			
00001E20				1273+* 1274+X25	DC	0F				
00001F38 00001F38	E310 5010 0014		00000010	1274+x25 1275+	DS LGF	R1, V2ADDR	load v2 source			
00001F3E	E761 0000 0806		00000000	1276+	VL	v22, 0(R1)	use v22 to test decoder			
00001F44	E310 5014 0014		00000014	1277+	LGF	R1, V3ADDR	load v3 source			
00001F4A	E771 0000 0806		0000000	1278+	VL	v23, 0(R1)	use v23 to test decoder	• • • • • • • • • • • • • • • • • • • •)	
00001F50 00001F56	E766 7000 2E61 E760 5028 080E		00001F20	1279+ 1280+	VMRH VST	V22, V22, V23, 2 V22, V1025	test instruction (dest save v1 output	is a sour	ce)	
00001F5C	07FB		00001120	1281+	BR	R11	return			
00001F60				1282+RE25	DC	OF	xl16 expected result			
00001F60 00001F60	090A0B0C 01020304			1283+ 1284	DROP DC	R5	0304 0D0E0F0005060708'	resul t		
00001F68	ODOEOFOO 05060708			1204	DC	ALIO USUAUDUCUIUZ	U304 UDUEUFUUU3000708	resurt		
00001F70 00001F78	090A0B0C ODOE0F00 FFFFFFF FFFFFFF			1285	DC	XL16' 090A0B0C0D0E	OFOO FFFFFFFFFFFFF	v2		
	01020304 05060708 090A0B0C 0D0E0F00			1286	DC	XL16' 010203040506	0708 090A0B0C0D0E0F00'	v 3		
0011100	UJUAUDUC UDUEUFUU			1287						
00001F90				1288 1289+	DS	VMRH, 2 OFD				
00001F90	00001EP0	00001F90		1290+	USING		base for test data and		ne	
00001F90 00001F94	00001FD0 001A			1291+T26 1292+	DC DC	A(X26) H' 26'	address of test routine test number			
00001F94 00001F96	001A 00			1292+ 1293+	DC DC	X' 00'	CCSC Humbel			
00001F97	02			1294+	DC	HL1' 2'	m4			
00001F98	E5D4D9C8 40404040			1295+	DC	CL8' VMRH'	instruction name			
00001FA0 00001FA4	00002008 00002018			1296+ 1297+	DC DC	A(RE26+16) A(RE26+32)	address of v2 source address of v3 source			
00001FA4	00002018			1298+	DC DC	A(16)	result length			
00001FAC	00001FF8			1299+REA26	DC	A(RE26)	result address			
00001FB0	00000000 00000000			1300+	DS	FD VI 16	gap V1 output			
00001FB8 00001FC0	0000000 00000000 0000000 00000000			1301+V1026	DS	XL16	vi oucpuc			
00001FC8	00000000 00000000			1302+	DS	FD	gap			
00001FD0				1303+* 1304+X26	DS	0F				

ASMA Ver.	0. 7. 0 zvector- e7- 1	4-MergePac	k				03 Apr 2025	15: 38: 17 Page	30
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00001FD0 00001FD6 00001FDC 00001FE2 00001FE8	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 2E61		00000010 00000000 00000014 00000000	1305+ 1306+ 1307+ 1308+ 1309+	LGF VL LGF VL VMRH	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 2	load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest	is a source)	
00001FEE 00001FF4 00001FF8 00001FF8	E760 5028 080E 07FB		00001FB8	1310+ 1311+ 1312+RE26 1313+	VST BR DC DROP	V22, V1026 R11 OF R5	save v1 output return xl16 expected result		
00001FF8 00002000	01020304 090A0B0C 05060708 0D0E0F00			1314	DC		OBOC 050607080D0E0F00'	resul t	
00002008 00002010	01020304 05060708 FFFFFFFF FFFFFFFF			1315	DC DC		0708 FFFFFFFFFFFFFF	v2	
	090A0B0C 0D0E0F00 01020304 05060708			1316 1317	DC	XL16, 030Y0R0C0D0E0	DF00 0102030405060708'	v3	
00002028				1318 1319+	DS	VMRH, 2 OFD			
00002028 00002028 0000202C 0000202E 0000202F	00002068 001B 00 02	00002028		1320+ 1321+T27 1322+ 1323+ 1324+	USING DC DC DC DC	*, R5 A(X27) H' 27' X' 00' HL1' 2'	base for test data and taddress of test routine test number	test routine	
00002030 00002038 0000203C	E5D4D9C8 40404040 000020A0 000020B0			1325+ 1326+ 1327+	DC DC DC	CL8' VMRH' A(RE27+16) A(RE27+32)	instruction name address of v2 source address of v3 source		
00002040 00002044 00002048	00000010 00002090 00000000 00000000			1328+ 1329+REA27 1330+	DC DC DS	A(16) A(RE27) FD	result length result address gap		
00002050 00002058 00002060	00000000 00000000 00000000 00000000 000000			1331+V1027 1332+	DS DS	XL16 FD	gap V1 output		
00002068	0000000 0000000			1333+* 1334+X27	DS DS	OF	gap		
00002068 0000206E 00002074 0000207A	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		0000010 0000000 0000014 0000000		LGF VL LGF VL	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder		
00002080 00002086 0000208C	E766 7000 2E61 E760 5028 080E 07FB		0000000	1339+ 1340+ 1341+	VMRH VST BR	V22, V22, V23, 2 V22, V1027 R11	test instruction (dest save v1 output return	is a source)	
00002090 00002090 00002090 00002098	01020304 F1F2F3F4 05060708 F5F6F7F8			1342+RE27 1343+ 1344	DC DROP DC	OF R5 XL16' 01020304F1F2I	xl16 expected result F3F4 05060708F5F6F7F8'	result	
00002098 000020A0 000020A8	01020304 05060708 FFFFFFFF FFFFFFF			1345	DC	XL16' 0102030405060)708 FFFFFFFFFFFFF	v2	
000020B0	F1F2F3F4 F5F6F7F8 090A0B0C 0D0E0F00			1346 1347	DC	XL16' F1F2F3F4F5F6l	F7F8 090A0B0C0D0E0F00'	v3	
000020C0 000020C0		000020C0		1348 1349+ 1350+	DS USING		base for test data and t	test routine	
000020C0 000020C4 000020C6	00002100 001C 00			1351+T28 1352+ 1353+	DC DC DC	A(X28) H' 28' X' 00'	address of test routine test number		

ASNA ver.	0. 7. 0 zvector- e7- 14	4- MergePac	K				03 Apr 2025	15: 38: 17 P	age 31
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
000020C7 000020C8 000020D0 000020D4 000020D8 000020DC 000020E0 000020E8	02 E5D4D9C8 40404040 00002138 00002148 00000010 00002128 00000000 00000000 00000000 00000000			1354+ 1355+ 1356+ 1357+ 1358+ 1359+REA28 1360+ 1361+V1028	DC DC DC DC DC DC DC DS	HL1' 2' CL8' VMRH' A(RE28+16) A(RE28+32) A(16) A(RE28) FD XL16	m4 instruction name address of v2 source address of v3 source result length result address gap V1 output		
000020F0 000020F8	00000000 00000000 00000000 00000000			1362+ 1363+*	DS	FD	gap		
00002100 00002100 00002106 0000210C 00002112 00002118 0000211E	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 2E61 E760 5028 080E 07FB		00000010 00000000 00000014 00000000 000020E8	1364+X28 1365+ 1366+ 1367+ 1368+ 1369+ 1370+ 1371+	DS LGF VL LGF VL VMRH VST BR	OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 2 V22, V1028 R11	load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return	is a source	;)
00002128 00002128 00002128 00002130 00002138	F1F2F3F4 01020304 F5F6F7F8 05060708 F1F2F3F4 F5F6F7F8			1372+RE28 1373+ 1374	DC DROP DC		xl16 expected result 0304 F5F6F7F805060708' F7F8 090A0B0C0D0E0F00'	result	
00002140	090A0B0C 0D0E0F00 01020304 05060708 FFFFFFF FFFFFFF			1376	DC		0708 FFFFFFFFFFFFF	v3	
				1377 1378 *Doublew					
00002158 00002158 00002158 0000215C	00002198 001D	00002158		1379 1380+ 1381+ 1382+T29 1383+		VMRH, 3 OFD *, R5 A(X29) H' 29'	base for test data and address of test routine test number		;
0000215E 0000215F 00002160 00002168	00 03 E5D4D9C8 40404040 000021D0			1384+ 1385+ 1386+ 1387+	DC DC DC DC	X' 00' HL1' 3' CL8' VMRH' A(RE29+16)	m4 instruction name address of v2 source		
0000216C 00002170 00002174 00002178 00002180	000021E0 00000010 000021C0 00000000 00000000 00000000 00000000			1388+ 1389+ 1390+REA29 1391+ 1392+V1029	DC DC DC DS DS	A(RE29+32) A(16) A(RE29) FD XL16	address of v3 source result length result address gap V1 output		
00002180 00002188 00002190 00002198	0000000 0000000 00000000 00000000 000000			1393+ 1394+* 1395+X29	DS	FD OF	gap		
00002198 0000219E 000021A4 000021AA 000021B0 000021B6	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 3E61 E760 5028 080E		00000010 00000000 0000014 00000000 00002180	1396+ 1397+ 1398+ 1399+ 1400+ 1401+	VST	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 3 V22, V1029	load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output		·)
000021BC 000021C0 000021C0	07FB			1402+ 1403+RE29 1404+	BR DC DROP	R11 OF R5	return xl16 expected result		

DS

DS

FD

XL16

gap V1 output

1451+

1452+V1031

000022A8

000022B0

000022B8

0000000 00000000

0000000 00000000

ASWA ver.	0. /. 0 zvector-e/-1	4- Mergerac	K				U3 Apr 2025	15: 38: 17	rage	33
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000022C0	00000000 00000000			1453+ 1454+*	DS	FD	gap			
000022C8 000022CE 000022CE 000022D4 000022DA 000022E0	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 3E61		00000010 00000000 00000014 00000000	1455+X31 1456+ 1457+ 1458+ 1459+ 1460+	DS LGF VL LGF VL VMRH	OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 3	load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest	is a source	e)	
000022E6 000022EC 000022F0	E760 5028 080E 07FB		000022B0	1461+ 1462+ 1463+RE31	VST BR DC	V22, V1031 R11 OF	save v1 output return x116 expected result			
000022F0 000022F0 000022F8	01020304 05060708 F1F2F3F4 F5F6F7F8			1464+ 1465	DROP DC	R5 XL16' 0102030405060	0708 F1F2F3F4F5F6F7F8'	result		
00002310 00002300 00002308	01020304 05060708 FFFFFFF FFFFFFF			1466	DC	XL16' 0102030405060	0708 FFFFFFFFFFFFFF	v2		
00002310 00002318	F1F2F3F4 F5F6F7F8 090A0B0C 0D0E0F00			1467	DC	XL16' F1F2F3F4F5F6	F7F8 090A0B0C0D0E0F00'	v3		
00002320 00002320 00002320	00002360	00002320		1468 1469 1470+ 1471+ 1472+T32	VRR_C DS USING DC	VMRH, 3 OFD *, R5 A(X32)	base for test data and taddress of test routine	test routing	e	
00002320 00002324 00002326 00002327	00002300 0020 00 03			1472+132 1473+ 1474+ 1475+	DC DC DC	H' 32' X' 00' HL1' 3'	test number			
00002328 00002330 00002334	E5D4D9C8 40404040 00002398 000023A8			1476+ 1477+ 1478+	DC DC DC	CL8' VMRH' A(RE32+16) A(RE32+32)	instruction name address of v2 source address of v3 source			
00002338 0000233C 00002340	00000010 00002388 00000000 00000000			1479+ 1480+REA32 1481+	DC DC DS	A(16) A(RE32) FD	result length result address			
00002348 00002350	00000000 00000000 0000000 00000000			1482+V1032	DS	XL16	gap V1 output			
00002358 00002360	00000000 00000000			1483+ 1484+* 1485+X32	DS DS	FD OF	gap			
00002360 00002366 0000236C 00002372	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		00000010 00000000 0000014 00000000	1486+ 1487+ 1488+ 1489+	LGF VL LGF VL	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder			
00002378 0000237E 00002384	E766 7000 3E61 E760 5028 080E 07FB		00002348	1490+ 1491+ 1492+	VMRH VST BR	V22, V22, V23, 3 V22, V1032 R11	test instruction (dest save v1 output return	is a source	e)	
00002388 00002388 00002388	F1F2F3F4 F5F6F7F8			1493+RE32 1494+ 1495	DC DROP DC	OF R5	xl16 expected result F7F8 0102030405060708'	resul t		
00002390 00002398 000023A0	01020304 05060708 F1F2F3F4 F5F6F7F8 090A0B0C 0D0E0F00			1496	DC	XL16' F1F2F3F4F5F6	F7F8 090A0B0C0D0E0F00'	v2		
000023A0 000023A8 000023B0	01020304 05060708 FFFFFFF FFFFFFF			1497	DC	XL16' 010203040506	0708 FFFFFFFFFFFFFF	v3		
				1498 1499 1500 *		:				
				1501 * VPK	- Ve	ector Pack				

OC OBJECT CODE ADDR1 ADDR2 STMT	
1502 *	
1503 *Hal fword	
1504 VRR_C VPK, 1	
0023B8	
	ata and test routine
0023B8	routine
0023BC 0021	
0023BE 00	
0023BF 01	.
0023C8	
0023CC 00002430	
10023 10023 1000000 1000000 100000 100000 100000 100000 100000 100000	our ce
0023D4 00002420 1515+REA33 DC A(RE33) result address	
00023D8	
0023E8 00000000 00000000	
00023F0 00000000 000000000 1518+ DS FD gap	
1519+*	
00023F8 1520+X33 DS 0F	
00023F8 E310 5010 0014 00000010 1521+ LGF R1, V2ADDR load v2 source	
0023FE E761 0000 0806 00000000 1522+ VL v22, 0(R1) use v22 to test	decoder
002404 E310 5014 0014 00000014 1523+ LGF R1, V3ADDR load v3 source	
00240A E771 0000 0806 00000000 1524+ VL v23, 0(R1) use v23 to test	
	on (dest is a source)
002416 E760 5028 080E 000023E0 1526+ VST V22, V1033 save v1 output	
00241C 07FB 1527+ BR R11 return	
002420	esuit
1529+ DROP R5 002420	COEOO' resul t
002420 0A0C0E00 FFFFFFF 020400080A0 002428 02040608 0A0C0E00	COEOO Tesurt
0002428	FFFFF' v2
002438 FFFFFFF FFFFFFF	rrrr va
002440 01020304 05060708 1532 DC XL16' 0102030405060708 090A0B0C0D0	E0F00' v3
002448	20100 10
1533	
1534 VRR_C VPK, 1	
002450 1535+ DS OFD	
002450 00002450 $1536+$ USING *, R5 base for test decrease the second contract of the	ata and test routine
1537+T34 DC A(X34) address of test	routi ne
002454 0022 1538+ DC H'34' test number	
002456 00 1539+ DC X' 00'	
002457 01 1540+ DC HL1'1' m4	
002458 E5D7D240 40404040 1541+ DC CL8'VPK' instruction nam	
002460 000024C8 1542+ DC A(RE34+16) address of v2 s	
002464 000024D8 1543+ DC A(RE34+32) address of v3 s	ource
002468 00000010 1544+ DC A(16) result length 00246C 000024B8 1545+REA34 DC A(RE34) result address	
002470 00000000 00000000 1546+ DS FD gap 002478 00000000 00000000 1547+V1034 DS XL16 V1 output	
002478 00000000 00000000 1347+v1034 bs AL16 v1 output 002480 00000000 00000000	
0002488	
0002490 1550+X34 DS 0F	
0002490 E310 5010 0014 00000010 1551+ LGF R1, V2ADDR load v2 source	
0002496 E761 0000 0806 00000000 1552+ VL v22, 0(R1) use v22 to test	decoder
USC VAN CO CESC	uccouct.

DC

1601 +

00002588

E5D7D240 40404040

CL8' VPK'

instruction name

03040708 0B0C0F00

ASMA Ver.	0. 7. 0 zvec	ctor- e7- 14	- MergePack	ζ.				03 Apr 2025	15: 38: 17	Page	37
LOC	овјест с	CODE	ADDR1	ADDR2	STMT						
00002690 00002698	O9OAOBOC OD FFFFFFF FF				1652	DC	XL16' 090A0B0C0D0E0	FOO FFFFFFFFFFFFF	v2		
000026A0 000026A8	01020304 05 090A0B0C 0D				1653	DC	XL16' 0102030405060	708 090A0B0C0D0E0F00'	v3		
					1654 1655	VRR_C	VDK 9				
000026B0					1656+	DS	OFD				
000026B0			000026B0		1657+	USING	*, R5	base for test data and t	test routi	ne	
000026B0	000026F0				1658+T38			address of test routine			
000026B4	0026				1659+			test number			
000026B6 000026B7	00 02				1660+ 1661+		X' 00' HL1' 2'	m4			
000026B8	E5D7D240 40	404040			1662+			instruction name			
000026C0	00002728	7101010			1663+			address of v2 source			
000026C4	00002738				1664+	DC	A(RE38+32)	address of v3 source			
000026C8	00000010				1665+			result length			
000026CC	00002718	00000			1666+REA38			result address			
000026D0 000026D8	00000000 00				1667+ 1668+V1038	DS DS	FD XL16	gap V1 output			
000026E0	00000000 00				1000+11030	טט	ALIO	vi oucpuc			
000026E8	00000000 00				1669+	DS	FD	gap			
0000000					1670+*			8-r			
000026F0					1671+X38		0F				
000026F0	E310 5010 0			00000010	1672+		•	load v2 source			
000026F6	E761 0000 0			00000000	1673+			use v22 to test decoder			
000026FC 00002702	E310 5014 0 E771 0000 0			00000014 00000000	1674+ 1675+			load v3 source use v23 to test decoder			
00002702	E766 7000 2			0000000	1676+	VPK	V23, V(R1) V22, V22, V23, 2	test instruction (dest	is a sour	ce)	
0000270E	E760 5028 0			000026D8	1677+	VST	V22, V1038	save v1 output	15 d Soul		
00002714	07FB				1678+	BR	R11	return			
00002718					1679+RE38	DC	<u>OF</u>	xl16 expected result			
00002718	00040700 FF				1680+		R5	TEE OBOOGEOOOOOOOO	1.		
00002718	03040708 FF 0B0C0F00 03				1681	DC	XL16 03040/08FFFFF	'FFF 0B0C0F0003040708'	resul t		
00002720	01020304 05				1682	DC	XI.16' 0102030405060	708 FFFFFFFFFFFFF	$\mathbf{v2}$		
	FFFFFFF FF				1002	20	71210 010200010000		·~		
00002738	090A0B0C 0D 01020304 05	0E0F00			1683	DC	XL16' 090A0B0C0D0E0	F00 0102030405060708'	v3		
					1684 1685	VRR_C	VPK, 2				
00002748					1686+	DS	OFD				
00002748	00000700		00002748		1687+	USING		base for test data and t	test routi	ne	
00002748	00002788				1688+T39			address of test routine			
0000274C 0000274E	0027 00				1689+ 1690+		H' 39' X' 00'	test number			
0000274E 0000274F	02				1690+ 1691+			m4			
00002741	E5D7D240 40	404040			1692+			instruction name			
00002758	000027C0				1693+	DC	A(RE39+16)	address of v2 source			
0000275C	000027D0				1694+			address of v3 source			
00002760	00000010				1695+		A(16)	result length			
$00002764 \\ 00002768$	000027B0 00000000 00	000000			1696+REA39 1697+		` '	result address			
00002708	00000000 00				1698+V1039		XL16	gap V1 output			
00002778	00000000 00							output			
00002780	00000000 00				1699+ 1700+*	DS	FD	gap			

ASMA Ver.	0. /. 0 zvector-e/-1	4- Mergeraci	A				U3 Apr 2025	15: 38: 17 Pa	age 38
LOC	OBJECT CODE	ADDR1	ADDR2	STMF					
00002788 00002788 0000278E 00002794	E310 5010 0014 E761 0000 0806 E310 5014 0014		0000014	1701+X39 1702+ 1703+ 1704+	DS LGF VL LGF	0F R1, V2ADDR v22, 0(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
0000279A 000027A0 000027A6 000027AC	E771 0000 0806 E766 7000 2E94 E760 5028 080E 07FB		00000000	1705+ 1706+ 1707+ 1708+	VL VPK VST BR	v23, 0(R1) V22, V22, V23, 2 V22, V1039 R11	use v23 to test decoder test instruction (dest save v1 output return	is a source)	
000027B0 000027B0 000027B0	03040708 FFFFFFF			1709+RE39 1710+ 1711	DC DROP DC	R5	xl16 expected result FFFF F3F4F7F80B0C0F00'	resul t	
000027B8 000027C0 000027C8	F3F4F7F8 0B0C0F00 01020304 05060708 FFFFFFFF FFFFFFF			1712	DC		0708 FFFFFFFFFFFFFF	v2	
000027C8 000027D0 000027D8	F1F2F3F4 F5F6F7F8 090A0B0C 0D0E0F00			1713	DC	XL16' F1F2F3F4F5F6I	F7F8 090A0B0C0D0E0F00'	v3	
000027Е0				1714 1715 1716+	DS _	VPK, 2 OFD			
000027E0 000027E0 000027E4 000027E6	00002820 0028 00	000027E0		1717+ 1718+T40 1719+ 1720+	USING DC DC DC	*, R5 A(X40) H' 40' X' 00'	base for test data and taddress of test routine test number	test routine	
000027E7 000027E8 000027F0	02 E5D7D240 40404040 00002858			1721+ 1722+ 1723+	DC DC DC	HL1' 2' CL8' VPK' A(RE40+16)	instruction name address of v2 source		
000027F4 000027F8 000027FC	00002868 00000010 00002848			1724+ 1725+ 1726+REA40	DC DC DC	A(RE40+32) A(16) A(RE40)	address of v3 source result length result address		
00002800 00002808 00002810	00000000 00000000 0000000 00000000 000000			1727+ 1728+V1040	DS DS	FD XL16	gap V1 output		
00002818 00002820	00000000 00000000			1729+ 1730+* 1731+X40	DS DS	FD OF	gap		
00002820 00002826 0000282C	E310 5010 0014 E761 0000 0806 E310 5014 0014		0000000 0000014	1732+ 1733+ 1734+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
00002832 00002838 0000283E	E771 0000 0806 E766 7000 2E94 E760 5028 080E		00000000 00002808	1735+ 1736+ 1737+	VL VPK VST	v23, 0(R1) V22, V22, V23, 2 V22, V1040	use v23 to test decoder test instruction (dest save v1 output	is a source))
00002844 00002848 00002848	07FB			1738+ 1739+RE40 1740+	BR DC DROP	R5	return xl16 expected result		
00002848 00002850 00002858	F3F4F7F8 0B0C0F00 03040708 FFFFFFF F1F2F3F4 F5F6F7F8			1741 1742	DC DC		OFOO 03040708FFFFFFFF' F7F8 090A0B0C0D0E0F00'	resul t v2	
00002860 00002868 00002870	090A0B0C 0D0E0F00 01020304 05060708 FFFFFFFF FFFFFFF			1743	DC			v3	
				1744 1745 *Doublewo 1746		VPK, 3			
00002878 00002878 00002878	000028B8	00002878		1747+ 1748+ 1749+T41	DS USING DC	OFD	base for test data and taddress of test routine	test routine	

ASNA VEI.	0. 7. 0 Zvector-e7-1	4- Wergerac	ĸ				03 Apr 2023	13. 36. 17	rage	39
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
0000287C 0000287E	0029 00			1750+ 1751+	DC DC	H' 41' X' 00'	test number			
0000287F	03			1752+	DC	HL1'3'	m4			
00002880 00002888	E5D7D240 40404040 000028F0			1753+ 1754+	DC DC	CL8' VPK' A(RE41+16)	instruction name address of v2 source			
0000288C	00002900			1755+	DC	A(RE41+10) A(RE41+32)	address of v2 source			
00002890	00000010			1756+	DC	A(16)	result length			
00002894	000028E0			1757+REA41	DC	A(RE41)	result address			
00002898 000028A0	00000000 00000000 0000000 00000000			1758+ 1759+V1041	DS DS	FD XL16	gap V1 output			
000028A0	0000000 0000000			1739+11041	DЗ	ALIU	vi oucput			
000028B0	0000000 00000000			1760+	DS	FD	gap			
000000000				1761+*	DC	OΕ				
000028B8 000028B8	E310 5010 0014		00000010	1762+X41 1763+	DS LGF	OF R1, V2ADDR	load v2 source			
000028BE	E761 0000 0806		00000010	1764+	VL	v22, 0(R1)	use v22 to test decoder			
000028C4	E310 5014 0014		0000014	1765+	LGF	R1, V3ADDR	load v3 source			
000028CA	E771 0000 0806		00000000	1766+	VL	v23, 0(R1)	use v23 to test decoder	•	- >	
000028D0 000028D6	E766 7000 3E94 E760 5028 080E		000028A0	1767+ 1768+	VPK VST	V22, V22, V23, 3 V22, V1041	test instruction (dest save v1 output	is a sourc	e)	
000028DC	07FB		000020A0	1769+	BR	R11	return			
000028E0				1770+RE41	DC	0F	xl16 expected result			
000028E0				1771+	DROP	R5	EFFE 0700000000000000	14		
000028E0 000028E8	0D0E0F00 FFFFFFF 05060708 0D0E0F00			1772	DC	AL16 UDUEUFUUFFFF	FFFF 050607080D0E0F00'	resul t		
000028F0	O9OAOBOC ODOEOFOO			1773	DC	XL16' 090A0B0C0D0E	OFOO FFFFFFFFFFFFFF	v2		
000028F8 00002900 00002908	FFFFFFF FFFFFFF 01020304 05060708 090A0B0C 0D0E0F00			1774	DC	XL16' 010203040506	60708 090A0B0C0D0E0F00'	v3		
				1775 1776		VPK, 3				
00002910		00000010		1777+	DS	OFD * DF	has for took data and t			
00002910 00002910	00002950	00002910		1778+ 1779+T42	USI NG DC	т, ко A(X42)	base for test data and t address of test routine	test routin	e	
00002914				1780+	DC	H' 42'	test number			
00002916	00			1781+	DC	X' 00'				
00002917 00002918	03 E5D7D240 40404040			1782+ 1783+	DC DC	HL1'3' CL8'VPK'	m4 instruction name			
00002918	00002988			1784+	DC	A(RE42+16)	address of v2 source			
00002924	00002998			1785+	DC	A(RE42+32)	address of v3 source			
00002928	00000010			1786+	DC	A(16)	result length			
0000292C 00002930	00002978 00000000 00000000			1787+REA42 1788+	DC DS	A(RE42) FD	result address			
00002930	0000000 0000000			1789+V1042	DS DS	XL16	gap V1 output			
00002940	00000000 00000000									
00002948	00000000 00000000			1790+ 1791+*	DS	FD	gap			
00002950				1792+X42	DS	0F				
00002950	E310 5010 0014		00000010	1793+	LGF	R1, V2ADDR	load v2 source			
00002956 0000295C	E761 0000 0806 E310 5014 0014		00000000 0000014	1794+ 1795+	VL LGF	v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00002962	E771 0000 0806			1796+	VL	v23, 0(R1)	use v23 to test decoder			
00002968	E766 7000 3E94			1797+	VPK	V22, V22, V23, 3	test instruction (dest	is a sourc	e)	
0000296E	E760 5028 080E		00002938	1798+	VST	V22, V1042	save v1 output			
00002974 00002978	07FB			1799+ 1800+RE42	BR DC	R11 0F	return xl16 expected result			

DS

DS

FD

XL16

gap V1 output

1848+

1849+V1044

00002A60

00002A68

0000000 00000000

LOC	0.7.0 zvector-e7 OBJECT CODE	ADDR1	ADDR2	STM					
LOC	OBSECT CODE			1973 V22	FOII	99			
		0000017	00000001	1974 V23	EQU	23			
		0000019	00000001	1975 V24 1976 V25	EQU EQU	25 25			
		0000001B	00000001	1977 V26 1978 V27	EQU EQU	26 27			
		0000001C 0000001D	00000001	1979 V28 1980 V29 1981 V30	EQU EQU EQU EQU EQU EQU EQU EQU EQU	22 23 24 25 26 27 28 29 30 31			
		0000001E 0000001F	00000001 00000001	1982 V31	EQU EQU	30 31			
				1983 1984	END				

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERE	ENCES												
EGI N	$\underline{\mathbf{I}}$	00000200	2	156	122	152	153	154										
TLRO	F	0000048C	4	351	166	167	168	169										
ECNUM	C	00001073	16	402	266	268	274	276										
7TEST	4	0000000	64	416	215													
7TESTS	F	00002AE0	4	1872	208													
DIT	X	00001047	18	397	267	275												
NDTEST	U	0000031E	1	252	213													
0 J	Ι	00000470	4	341	201	255												
OJPSW	D	00000460	8	339	341													
AI LCONT	U	0000030E	1	242														
AI LED	F	00001000	4	379	244	253												
AI LMSG	U	0000030A	1	236	226													
AILPSW	D	00000478	8	343	345													
AILTEST	I	00000488	4	345	256													
B0001	F	00000280	8	185	189	190	192											
MAGE	1	00000000	11168	0														
	Ū	00000400	1	$36\overset{\circ}{3}$	364	365	366											
64	ij	00010000	1	365	JU1	330	500											
4	Ĭ	00010007	1	420	273													
В	Ŭ	00100000	1	366	210													
S G	Ţ	000003A8	1	301	200	284												
SGCMD	Ċ	000003A6	9	331	314	315												
SGMSG	č	000003F6 000003FF	95	332	308	313 329	306											
SGMVC	I	000003F1	6	329	312	323	300											
BGOK	Ť	000003F0	2	310	307													
SGRET	I T	000003BE		310 325	318	321												
BGSAVE	F	000003DE 000003E4	4			325												
DUSAVE EVTE7	r II		4	328	304													
EXTE7	U	000002D4	1	210	229	247												
PNAME	C	00000008	8	422	271													
AGE	U	00001000	1	364	007	000	000	075	070	077								
RT3	C	0000105D	18	400	267	268	269	275	276	277								
RTLINE	C	00001008	16	385	392	283												
RTLNG	Ų	000003F	1	392	282													
RTM4	C	00001044	2	390	277													
RTNAME	C	00001033	8	388	271													
RTNUM	C	00001018	3	386	269													
0	U	0000000	1	1930	116	166	169	189	191	192	193	198	217	218	243	244	281	
					282	285	301	304	306	308	310	325						
1	U	0000001	1	1931	199	224	225	253	254	283	315	329	546	547	548	549	576	
					577	578	579	606	607	608	609	636	637	638	639	667	668	
					669	670	697	698	699	700	727	728	729	730	757	758	759	
					760	788	789	790	791	818	819	820	821	848	849	850	851	
					878	879	880	881	909	910	911	912	939	940	941	942	969	
					970	971	972	999	1000	1001	1002	1033	1034	1035	1036	1063	1064	
					1065	1066	1093	1094	1095	1096	1123	1124	1125	1126	1154	1155	1156	
						1184	1185	1186	1187	1214	1215	1216	1217	1244	1245	1246	1247	
						1276	1277	1278	1305	1306	1307	1308	1335	1336	1337	1338	1365	
						1367	1368	1396	1397	1398	1399	1426	1427	1428	1429	1456	1457	
						1459	1486	1487	1488	1489	1521	1522	1523	1524	1551	1552	1553	
						1581	1582	1583	1584	1611	1612	1613	1614	1642	1643	1644	1645	
						1673	1674	1675	1702	1703	1704	1705	1732	1733	1734	1735	1763	
						1765	1766	1793		1795	1796	1823	1824	1825	1826	1853	1854	
						1856												
10	U	000000A	1	1940	154	163	164											
11	Ŭ	0000000A	i	1941	221	222	552	582	612	642	673	703	733	763	794	824	854	
		300000D	1	1011	884	915	945	975	1005	1039	1069	1099	1129	1160	1190	1220	1250	

ASMA Ver. 0.7.0	zvector	- e7- 14- Merg	ePack										03 Apr	2025	15: 38:	17 Pa	ge 46
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
R12 R13 R14	U U U	0000000C 0000000D 0000000E	1 1 1	1942 1943 1944	1281 1678 208	1311 1708 211	1341 1738 228	1371 1769 246	1402 1799	1432 1829	1462 1859	1492	1527	1557	1587	1617	1648
R15 R2	U U	0000000F 00000002	1 1	1945 1932	237 200 314	262 265 320	288 266 325	289 273 326	274	281	284	285	302	304	310	311	312
R3 R4 R5	U U U	0000003 0000004 00000005	1 1 1	1933 1934 1935	211 652 856 1048 1252	212 675 863 1071 1260	215 682 886 1078 1283	263 705 894 1101 1290	287 712 917 1108 1313	531 735 924 1131 1320	554 742 947 1139 1343	561 765 954 1162 1350	584 773 977 1169 1373	591 796 984 1192 1381	614 803 1007 1199 1404	621 826 1018 1222 1411	644 833 1041 1229 1434
DG	U	0000006	1	1936	1441 1650 1838	1464 1657 1861	1471 1680	1494 1687	1506 1710	1529 1717	1536 1740	1559 1748	1566 1771	1589 1778	1596 1801	1619 1808	1627 1831
R6 R7	U	0000007	1	1937													
R8 R9	U U	$00000008 \\ 00000009$	1	1938 1939	152 153	156 160	157 161	158 163	160								
RE1	F	0000000	4	553	537	538	540	103									
RE10	F	00001678	4	825	809	810	812										
RE11 RE12	F F	00001710 000017A8	4		839 869	840 870	842 872										
RE13	F	00001748	4	040	900	901	903										
RE14	<u>F</u>	000018D8	4	946	930	931	933										
RE15	F	00001970	4		960	961	963										
RE16 RE17	r F	00001A08 00001AA0	4		990 1024	991 1025	993 1027										
RE18	F	00001RA0	4		1054	1055	1057										
RE19	F	00001BD0	4		1084	1085	1087										
RE2	F	000011B8	4	583	567	568	570										
RE20 RE21	r F	00001C68 00001D00	4	1130 1161	1114 1145	1115 1146	1117 1148										
RE22	F	00001D00 00001D98	4		1175	1176	1178										
RE23	F	00001E30	$ar{4}$	1221	1205	1206	1208										
RE24	F	00001EC8	4	1251	1235	1236	1238										
RE25 RE26	F T	00001F60 00001FF8	4	1282 1312	1266 1296	1267 1297	1269 1299										
RE27	r F	00001FF8	4		1326	1327	1329										
RE28	F	00002030	4		1356	1357	1359										
RE29	F	000021C0	4	1403	1387	1388	1390										
RE3	F	00001250	4	613	597	598	600										
RE30 RE31	r T	00002258 000022F0	4	1433 1463	1417 1447	1418 1448	1420 1450										
RE32	F	000022F0	4		1447	1448	1430										
RE33	F	00002333	4		1512	1513	1515										
RE34	F	000024B8	4	1558	1542	1543	1545										
RE35	F	00002550	4	1588	1572	1573	1575										
RE36 RE37	F T	000025E8 00002680	4	1618 1649	1602 1633	1603 1634	1605 1636										
RE37	r F	00002680	4		1663	1664	1666										
RE39 RE4	F F	00002718 000027B0 000012E8	4	1709	1693 627	1694 628	1696 630										

CVADOL		- e7- 14- Merg		DEEN	DEFEDI	Nana				оз Арі	&U&J 10	5: 38: 17	rage	4
SYMB0L	ТҮРЕ	VALUE	LENGTH	DEFN	REFERE									
E 40	F	00002848	4	1739		1724	1726							
E41	F	000028E0	4	1770		1755	1757							
E42	F	00002978	4	1800		1785	1787							
243	F F	00002A10 00002AA8	4	1830 1860	1814 1844	1815 1845	1817 1847							
244 25	r F	00002AA8	4	674	658	659	661							
66	F	00001380	4	704	688	689	691							
7	F	00001410 000014B0	4	734	718	719	721							
8	F	00001548	$\overline{4}$	764	748	749	751							
9	$ar{\mathbf{F}}$	000015E0	$ar{4}$	795	779	780	782							
A1	A	000010D4	4	540										
A10	A	0000162C	4	812										
A11	A	000016C4	4	842										
EA12	A	0000175C	4	872										
A13	A	000017F4	4	903										
A13 A14 A15	A	0000188C	4	933										
A10	A	00001924	4	963										
A16 A17	A A	000019BC 00001A54	4 4	993 1027										
ZA17	A A	00001A54	4	1057										
A19	A	00001REC	4	1087										
A2	Ä	0000116C	$\frac{1}{4}$	570										
A20	Ā	00001C1C	$ar{4}$	1117										
A21	A	00001CB4	4	1148										
EA22	A	00001D4C	4	1178										
A23	A	00001DE4	4	1208										
A24	A	00001E7C	4	1238										
A25	A	00001F14	4	1269										
EA26	A	00001FAC	4	1299										
A27	A	00002044	4	1329										
A28 A29	A A	000020DC 00002174	4 4	1359 1390										
EA29	A A	00002174	4	600										
A30	A A	00001204 0000220C	4	1420										
A31	Ä	0000220C	4	1450										
A32	Ä	0000233C	4	1480										
A33	A	000023D4	4	1515										
A34	A	0000246C	4	1545										
A35	A	00002504	4	1575										
A36	A	0000259C	4	1605										
A37	A	00002634	4	1636										
A38	A	000026CC	4	1666										
A39 A4	A A	00002764 0000129C	4	1696 630										
A4 A40	Α Δ	0000129C 000027FC	4 4	1726										
A40 A41	A A	000027FC	4	1757										
A42	Ä	00002334 0000292C	4	1787										
A43	Ä	000029C4	$\dot{4}$	1817										
ZA44	Ā	00002A5C	$\overline{4}$	1847										
A5	A	00001334	4	661										
EA6	A	000013CC	4	691										
EA7	A	00001464	4	721										
EA8	A	000014FC	4	751										
EADDD	A	00001594	4	782	004									
EADDR EG2LOW	A	000001C	4	426	224									

SMA Ver. 0.7.0	zvector	- e7- 14- Merg	ePack										03 Apr	2025	15: 38:	17 Pa	ge 5
SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	REFERE	ENCES											
108	X	00001508	16	753	762												
109	X	000015A0	16	784	793												
10UTPUT	X	00000028 00000002	16	428 1953	225												
2 20	Ü	00000002	1	1933													
21	Ü	00000014	i	1972													
22	Ŭ	00000016	$\bar{1}$	1973	547	550	551	577	580	581	607	610	611	637	640	641	668
					671	672	698	701	702	728	731	732	758	761	762	789	792
					793	819	822	823	849	852	853	879	882	883	910	913	914
					940	943	944	970	973	974	1000	1003	1004	1034	1037	1038	1064
					1067 1189	1068 1215	1094 1218	1097 1219	1098 1245	1124 1248	1127 1249	1128 1276	1155 1279	1158 1280	1159 1306	1185 1309	1188 1310
					1336	1339	1340	1366	1369	1370	1397	1400	1401	1427	1430	1431	1457
					1460	1461	1487	1490	1491	1522	1525	1526	1552	1555	1556	1582	1585
					1586	1612	1615	1616	1643	1646	1647	1673	1676	1677	1703	1706	1707
					1733	1736	1737	1764	1767	1768	1794	1797	1798	1824	1827	1828	1854
			_		1857	1858											
23	U	0000017	1	1974	549	550	579	580	609	610	639	640	670	671	700	701	730
					731 942	760 943	761 972	791 973	792 1002	821	822	851	852 1066	881 1067	882 1096	912 1097	913
					1127	1157	1158	1187	1188	1003 1217	1036 1218	1037 1247	1248	1278	1279	1308	1126 1309
					1338	1339	1368	1369	1399	1400	1429	1430	1459	1460	1489	1490	1505 1524
					1525	1554	1555	1584	1585	1614	1615	1645	1646	1675	1676	1705	1706
						1736	1766	1767	1796	1797	1826	1827	1856	1857			
24	U	00000018	1	1975													
25	U	00000019	1	1976													
26 27	U	0000001A	<u> </u>	1977 1978													
28	Ü	0000001B 0000001C	1	1978													
29	Ü	0000001C	i	1980													
2ADDR	Ä	00000010	$\overline{4}$	423	546	576	606	636	667	697	727	757	788	818	848	878	909
					939	969	999	1033	1063	1093	1123	1154	1184	1214	1244	1275	1305
					1335	1365	1396	1426	1456	1486	1521	1551	1581	1611	1642	1672	1702
0	TI	0000000	4	1054	1732	1763	1793	1823	1853								
3 30	U	00000001	<u> </u>	1954													
31	U II	0000001E 0000001F	1	1981 1982													
3ADDR	Å	00000011	4	424	548	578	608	638	669	699	729	759	790	820	850	880	911
0.1221		0000011	-	17.1	941	971	1001	1035	1065	1095	1125	1156	1186	1216	1246	1277	1307
						1367	1398	1428	1458	1488	1523	1553	1583	1613	1644	1674	1704
		0000000		405-	1734	1765	1795	1825	1855								
4	U	00000004	1	1955													
5 6	U	00000005	1	1956 1057													
7	U II	00000006 0000007	1	1957 1958													
8	II	00000007	1	1959													
9	Ŭ	00000009	i	1960													
0001	Ū	000002A8	ī	188	176	189											
1	F	000010F8	4	545	532												
10	F	00001650	4	817	804												
11	F	000016E8	4	847	834												
12	F Tr	00001780	4	877	864												
13	F F	00001818 000018B0	4	908 938	895 925												
1.4		WWWIODU	4	21.10	~ / /)												
14 15	F	00001948	1	968	955												

		REFEREN	or- e7- 1 ICES											03 Apr				52
CHECK TABLE	68 492	175 1873																
RR_C	447	529 1046 1564	559 1076 1594	589 1106 1625	619 1137 1655	650 1167 1685	680 1197 1715	710 1227 1746	740 1258 1776	771 1288 1806	801 1318 1836	831 1348	861 1379	892 1409	922 1439	952 1469	982 1504	1016 1534

