
```
ASMA Ver. 0.7.0 zvector-e7-09-multiply
                                                                                             03 Apr 2025 15: 36: 19 Page
                                                                                                                         1
 L<sub>O</sub>C
           OBJECT CODE
                            ADDR1
                                      ADDR2
                                              STM
                                                      Zvector E7 instruction tests for VRR-c encoded:
                                                 5
                                                      E7A1 VMLH
                                                                 - Vector Multiply Logical High
                                                      E7A2 VML
                                                                 - Vector Multiply Low
                                                                 - Vector Multiply High
                                                      E7A3 VMH
                                                                 - Vector Multiply Logical Even
                                                      E7A4 VMLE
                                                10 *
                                                      E7A5 VMLO
                                                                 - Vector Multiply Logical Odd
                                                                 - Vector Multiply Even
                                                11 *
                                                      E7A6 VME
                                                12 *
                                                      E7A7 VMD
                                                                 - Vector Multiply Odd
                                                13 *
                                                           James Wekel March 2025
                                                18 *
                                                19 *
                                                           basic instruction tests
                                                20 *
                                                21 **********************
                                                     This program tests proper functioning of the z/arch E7 VRR-c vector
                                                     multiply (logical high, low, high, logical even, logical odd,
                                                     even, and odd) instructions.
                                                25 *
                                                     Exceptions are not tested.
                                                26 *
                                                     PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
                                                28 *
                                                     obvious coding errors. None of the tests are thorough. They are
                                                29 *
                                                     NOT designed to test all aspects of any of the instructions.
                                                30 *
                                                32 *
                                                33 *
                                                      *Testcase zvector-e7-09-multiply
                                                34 *
                                                35 *
                                                          Zvector E7 instruction tests for VRR-c encoded:
                                                36 *
                                                37 *
                                                          E7A1 VMLH
                                                                    - Vector Multiply Logical High
                                                38
                                                          E7A2 VML
                                                                     - Vector Multiply Low
                                                                    - Vector Multiply High
                                                39 *
                                                          E7A3 VMH
                                                          E7A4 VMLE - Vector Multiply Logical Even
E7A5 VMLO - Vector Multiply Logical Odd
                                                40 *
                                                41 *
                                                42 *
                                                                     - Vector Multiply Even
                                                          E7A6 VME
                                                43 *
                                                                     - Vector Multiply Odd
                                                          E7A7 VMD
                                                44 *
                                                45 *
                                                46
                                                          # This tests only the basic function of the instructions.
                                                47 *
                                                          # Exceptions are NOT tested.
                                                48 *
                                                49 *
                                                50 *
                                                      mai nsi ze
                                                51 *
                                                      numcpu
                                                                 1
                                                52 *
                                                      sysclear
                                                53 *
                                                      archl vl
                                                                 z/Arch
                                                54 *
                                                55 *
                                                      loadcore
                                                                  "$(testpath)/zvector-e7-09-multiply.core" 0x0
                                                56 *
```



LOC OBJECT COBE ADDR1 ADDR2 STMF	ASMA Ver.	0. 7. 0 zvector-e7-	09-multiply			03 Apr 2025 15: 36: 19 Page 3
FURECK MACTO 18 a Facility Bit set?	LOC	OBJECT CODE	ADDR1	ADDR2	STM	
FURECK Macro					65 ****	*******************
1					66 *	
69 * the test is skipped. 70 * Feheck uses RO, R1 and R2 71 * Feheck uses RO, R1 and R2 72 * eg. FCHECK 134. 'vector. packed-decimal' 75 MACRO 76 FCHECK RBITNO. *** 77 * * & & & & & & & & & & & & & & & & &						If the facility hit is NOT set, an message is issued and
71 * Fcheck uses R0, R1 and R2 72 * Gg. PCHECK 134, 'vector-packed-decimal' 73 * Gg. PCHECK &BITNO, &NOTSFIRMS 76 * FCHECK &BITNO, &NOTSFIRMS 77 * & & & & & & & & & & & & & & & & & &					69 *	
73 * cg. FCHECK 134, 'vector packed decimal' 74 *** 75 *** 76 *** 77 *** 78 *** 79 *** 80 LCLA						Fcheck uses RO. R1 and R2
75 MACRO 76 FCHECK &BITNO, &NOTSEIMSG 77 .* & & & & & & & & & & & & & & & & & &					72 *	
76 FCHECK &BITNO & &OTSTEPHSG ABITNO : ** 77 *** & & & & & & & & & & & & & & & & &						FUNEUR 134, Vector- packed- decimal * ***********************************
77 .*						
Tell					77 .*	&BITNO: facility bit number to check
SO						&NOTSETMSG: 'facility name'
State Stat					80	LCLA &FBBIT Facility bit within Byte
## ## ## ## ## ## ## ## ## ## ## ## ##						
SETA & REBYTE SETA & REITNO. (8 SETA & REI					83 &L(1)	SetA 128, 64, 32, 16, 8, 4, 2, 1 bit positions within byte
86 & RFBBIT SETA 8L ((&BITNO-(&FBBYTE*8))+1) 87 * MOTE 0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT' 88						TE SETA &RITNO/8
88					86 &FBBI'	T SETA &L((&BITNO-(&FBBYTE*8))+1)
89					87 . * 88	MNOTE 0, 'checking Bit=&BITNO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'
91					89	
92 SKT&SYSNDX DC C' Skipping tests: ' 94						<u>-</u>
94						SYSNDX DC C' Skipping tests: '
96 * facility bits 97					94	DC C' (bit &BITNO) is not installed.'
97					95 SKL&S'	
98 FBRSYSNDX DS 4FD 99 DS FD gap 100 * 101 X&SYSNDX EQU * 102 LA RO, ((X&SYSNDX-FB&SYSNDX)/8)-1 103 STFLE FB&SYSNDX get facility bits 104 105 XGR RO, RO 106 IC RO, FB&SYSNDX+&FBBYTE get fbit byte 107 N RO, = F & FBBIT' is bit set? 108 BNZ XC&SYSNDX 109 * 110 * facility bit not set, issue message and exit 111 * 112 LA RO, SKL&SYSNDX message length 113 LA R1, SKT&SYSNDX message address 114 BAL R2, MGG 115 116 B EOJ 117 XC&SYSNDX EQU *					97	DS FD gap
100 * 101 X&SYSNDX EQU * 102						SNDX_DS 4FD
102					100 *	0 1
103					101 X&SYS 102	
105					103	
106						XGR RO, RO
108 BNZ XC&SYSNDX 109 * 110 * facility bit not set, issue message and exit 111 * 112					106	IC RO, FB&SYSNDX+&FBBYTE get fbit byte
110 * facility bit not set, issue message and exit 111 * 112						
111 * 112					109 *	
113 LA R1, SKT&SYSNDX message address 114 BAL R2, MSG 115 116 B E0J 117 XC&SYSNDX EQU *					111 *	·
114 BAL R2, MSG 115 116 B EOJ 117 XC&SYSNDX EQU *						LA RO, SKL&SYSNDX message length
116 B EOJ 117 XC&SYSNDX EQU *					114	BAL R2, MSG
117 XC&SYSNDX EQU *					115 116	B EOJ
118 MEND					117 XC&SY	SNDX EQU *
					118	MENU

ASMA Ver.	0. 7. 0 zvector- e7- 0	9- mul ti pl y						03 Apr 2025 15: 36: 19 Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
				121		Low co	ore PSWs	**********	
00000000		00000000 00000000	000043FF	123 124	ZVE7TST	START		Low core addressability	
		00000140	00000000	125 126	SVOLDPSW	EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW	
	00000001 80000000	00000000	000001A0	128 129		ORG DC	ZVE7TST+X' 1A0' X' 000000018000000	z/Architecure RESTART PSW	
000001A8	00000000 00000200			130		DC	AD(BEGIN)		
000001B0 000001D0 000001D8	00020001 80000000 0000000 0000DEAD	000001B0	000001D0	132 133 134		ORG DC DC	ZVE7TST+X' 1D0' X' 000200018000000 AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW 00'	
000001E0		000001E0	00000200	136		ORG	ZVE7TST+X' 200'	Start of actual test program	
				138 139 140 141 142 143	* ****** *	ecture	************* e Mode: z/Arch	**************************************	
				144 145 146	* RO	(1	work) work)		
				147 148 149	* R5 * R6- R7	Ťe 7 (v	esting control tal work)	ble - current test base	
				150 151 152	* R9 * R10	Se Tl	irst base register econd base register hird base register 7TEST call return	er	
				152 153 154 155	* R12 * R13	E7 (v	TEST CATT FETURE TESTS register work) ubroutine call		
				156 157 158	* R15		econdary Subrouti	ne call or work	
00000200 00000200 00000200		00000200 00001200 00002200		160 161 162		USING	BEGIN, R8 BEGIN+4096, R9 BEGIN+8192, R10	FIRST Base Register SECOND Base Register THIRD Base Register	
00000202	0580 0680 0680			164 165 166		BALR BCTR BCTR	R8 , 0	Initalize FIRST base register Initalize FIRST base register Initalize FIRST base register	
00000206	4190 8800 4190 9800		00000800 0000800	168 169 170		LA LA	R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register	

ASMA Ver.	0. 7. 0 zvector- e7	- 09- mul ti pl y					03 Apr 2025 15: 36: 19 Page 6
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				212 ******	*****	******	**********
				213 *		Do tests in the H	ETTESTS table
				214 ******	*****	* * * * * * * * * * * * * * * * * * * *	**********
				215	_		
000002D0	58C0 8298		00000498	216	L	R12, = $A(E7TESTS)$	get table of test addresses
		000000014	0000001	217	EOH	*	
000002D4	5850 C000	000002D4	00000001 00000000	218 NEXTE7 219	EQU L	R5, 0(0, R12)	get test address
000002D4 000002D8	1255		0000000	220	LTR	R5, R5	have a test?
000002DA	4780 811E		0000031E	221	BZ	ENDTEST	done?
000000			0000001	222			
000002DE		00000000		223	USING	E7TEST, R5	
				224			
000002DE	4800 5004		00000004	225	LH	RO, TNUM	save current test number
000002E2	5000 8E04		00001004	226 227	ST	RO, TESTING	for easy reference
000002E6	E710 8E94 0006		00001094	228	VL	V1, V1FUDGE	
000002EC	58B0 5000		00000000	229	L	R11, TSUB	get address of test routine
000002F0	05BB			230 231	BALR	R11, R11	do test
000002F2	E310 501C 0014		000001C	232	LGF	R1, READDR	get address of expected result
000002F2 000002F8	D50F 5028 1000	00000028	00000010	233	CLC	V10UTPUT, O(R1)	valid?
000002FE	4770 810A	000000000	0000030A	234	BNE	FAILMSG	no, issue failed message
				235			·
00000302 00000306	41C0 C004 47F0 80D4		00000004 000002D4	236 237	LA B	R12, 4(0, R12) NEXTE7	next test address
					_		

ASMA Ver.	0. 7. 0 zvector- e7- 0	9- mul ti pl y						03 Apr 2025 15: 36: 19 Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					

00000460	00020001 80000000			348	E0JPSW	DC	OD' O' , X' 000200	0180000000', AD(0)	
00000470	B2B2 8260		00000460	350	E0J	LPSWE	EOJPSW	Normal completion	
00000478	00020001 80000000			352	FAILPSW	DC:	OD' O' . X' 000200	0180000000', AD(X'BAD')	
00000488			00000478		FAILTEST			Abnormal termination	
00000400	DADA GATO		00000470	334	TAILILGI	LISWE	TATELOW		
				357	****** * *****		**************************************	***************	
00000490	0000000			260	CTI DO	DC	E	CDO	
0000048C 00000490	00000000 00000000			361	CTLRO	DS DS	F F	CRO	
00000494				363		LTORG	,	Literals pool	
00000498	00000040 000042A0 00000001			364 365 366			=F' 64' =A(E7TESTS) =F' 1'		
000004A0	0000 005F			367 368 369			=H' 0' =AL2(L' MSGMSG)		
				370 371	*	some o	constants		
		00000400	00000001	372		EQU	1024	One KB	
		00001000 00010000 00100000	$\begin{array}{c} 00000001 \\ 00000001 \\ 00000001 \end{array}$	374 375	PAGE K64 MB	EQU EQU EQU	(4*K) (64*K) (K*K)	Size of one page 64 KB 1 MB	
		AABBCCDD 000000DD	00000001 00000001		REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

ASMA Ver.	0.7.0 zvector-e7-0	9- mul ti pl y				03 Apr 2025 15: 36: 19 Page	13
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				422 *	E7TEST DSECT	**************	
00000000 00000004 00000006 00000007 000000010 00000014 0000001C 00000020 00000028 00000038	00000000 000 00 00 40404040 40404040 00000000			425 E7TEST 426 TSUB 427 TNUM 428 429 M4 430 431 OPNAME 432 V2ADDR 433 V3ADDR 434 RELEN 435 READDR 436 437 V10UTPUT 438 439 440 * 441 *	DS FD test routine will	pointer to test Test Number m4 used E7 name address of v2 source address of v3 source RESULT LENGTH result (expected) address gap V1 Output gap be here (from VRR-c macro)	
		0000000	000040FF	442 * 443 *	followed by EXPECTED RE	ESULT	
000010B4		0000000	000043FF	445 ZVE7TST 446 448 *******	CSECT , DS OF ***********	************	
				449 * Ma 450 ******	cros to help build	l test tables	
				454 * 455	to generate indivi	dual test	
				456 457 . * 458 . * 459 460	VRR_C &I NST, &M4 GBLA &TNUM	&INST - VRR-c instruction under test &m4 - m4 field	
				461 &TNUM 462 463 464	SETA &TNUM+1 DS OFD USING *, R5	base for test data and test routine	
				465 466 T&TNUM 467 468	DC A(X&TNUM) DC H' &TNUM' DC X' 00'	address of test routine test number	
				469 470 471	DC HL1' &M4' DC CL8' &I NST' DC A(RE&TNUM+1	m4 instruction name 6) address of v2 source	

ASMA Ver.	0. 7. 0 zvector- e7-0	9- mul ti pl y					03 Apr 2025	15: 36: 19	Page	15
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
					*****	******	********	******	****	
				521 * 522 *******	E7 VR	R-c tests	*******	k * * * * * * * * * *	****	
				523	PRINT				4- 4- 4- 4- 4-	
				524						
				525 * E7A1 526 * E7A2	VMLH VML	Vector MultiplyVector Multiply				
				527 * E7A3	VMH	- Vector Multiply	y High			
				528 * E7A4	VMLE	 Vector Multiply 	y Logical Even			
				529 * E7A5 530 * E7A6	VMLO VME	Vector MultiplyVector Multiply	y Logicai Udd v Even			
				531 * E7A7	VMD	- Vector Multiply				
				532 533 *	VDD o	instruction m				
				534 *	vrr-c	instruction, m4 followed by				
				535 *		16 byte expect	ed result (V1)			
				536 * 537 *		16 byte V2 sour 16 byte V3 sour	rce			
				538 *		TO byte vs sour	· · · · · · · · · · · · · · · · · · ·			
					- Ve	ctor Multiply Logic	cal High			
				540 * 541 * Byte						
				542 by cc		VMLH, 0				
000010B8		00001000		543 +	DS	OFD * D5	have for that data and d			
000010B8 000010B8	000010F8	000010B8		544+ 545+T1	USI NG DC	A(X1)	base for test data and taddress of test routine	test routi	пе	
000010BC	0001			546 +	DC	H' 1'	test number			
000010BE 000010BF	00 00			547+ 548+	DC DC	X' 00' HL1' 0'	m4			
	E5D4D3C8 40404040			549+	DC	CL8' VMLH'	instruction name			
000010C8				550+	DC	A(RE1+16)	address of v2 source			
000010CC 000010D0				551+ 552+	DC DC	A(RE1+32) A(16)	address of v3 source result length			
000010D4	00001120			553+REA1	DC	A(RE1)	result address			
000010D8	00000000 00000000			554+	DS	FD	gap			
000010E0 000010E8	00000000 00000000 0000000 00000000			555+V101	DS	XL16	V1 output			
000010F0	00000000 00000000			556 +	DS	FD	gap			
000010F8				557+* 558+X1	nc	OF				
000010F8	E310 5010 0014		00000010	559+	DS LGF	R1, V2ADDR	load v2 source			
000010FE	E761 0000 0806		00000000	560 +	VL	v22, 0(R1)	use v22 to test decoder			
00001104 0000110A	E310 5014 0014 E771 0000 0806		00000014 00000000	561+ 562+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
0000110A	E771 0000 0800 E766 7000 0EA1		0000000	563+	VL VMLH	V23, U(R1) V22, V22, V23, 0	test instruction (dest	is a sour	ce)	
00001116	E760 5028 080E		000010E0	564 +	VST	V22, V101	save v1 output	-	•	
0000111C 00001120	07FB			565+ 566+RE1	BR DC	R11 OF	return xl16 expected result			
00001120				567 +	DROP	R5	ATTO CAPECIEU TESUIT			
00001120	FE000000 00000002			568	DC	XL16' FE00000000000	0002 0000000C000000F4'	resul t		
00001128 00001130	0000000C 000000F4 FF000000 00000019			569	DC	XL16' FF0000000000	0019 00000038000000FA'	v2		
00001138	00000038 000000FA									
00001140 00001148	FF000000 00000019 00000038 000000FA			570	DC	XL16' FF00000000000	0019 00000038000000FA'	v3		
55001140	JUJUUU JUJUUTA			571						

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

load v2 source

load v3 source

use v22 to test decoder

use v23 to test decoder

LGF

VL

LGF

VL

LOC

00001150

00001150

00001150

00001154

00001156

00001157

00001158

00001160

00001164

00001168

0000116C

00001170

00001178

00001180 00001188

00001190

00001190

00001196

0000119C

000011A2

000011A8

000011AE

000011B4

000011B8

000011B8

000011B8

000011C0

000011C8

000011D0 000011D8

000011E0

000011E8

000011E8

000011E8

000011EC

000011EE

000011EF

000011F0

000011F8

000011FC

00001200

00001204

00001208

00001210

00001218

00001220

00001228

00001228

0000122E

00001234

0000123A

00

00

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

00000010

0000000

0000014

0000000

619+

620 +

621+

622 +

00

DC

671 +

00001320

E5D4D3C8 40404040

CL8' VMLH'

instruction name

818+T10

819 +

DC

DC

A(X10)

H' 10'

address of test routine

test number

00001610

00001614

00001650

000A

869+RE11

870 +

DC

DROP

0F

R5

xl16 expected result

00001710

DOC DOLPITC CODE ADDRI ADDRZ STMT DC XL16 FE040103000A1B30 0024558D004EB01D result	ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					03 Apr 2025	15: 36: 19	Page	22
00001718 0024558B 004E801D 000001720 000001720 0000000720 000000000000000000000	LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00001720 FPC20304 05060750 05060750 05060750 05060750 05060750 05060757 v2					871	DC	XL16' FE040103000A1	B30 0024558D004EB01D'	resul t		
00001730 Fe010102 2030328 873	00001720	FF020304 05060750			872	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	v2		
S74	00001730	FF010102 02030328			873	DC	XL16' FF01010202030	328 0405053C0607073F'	v3		
00001740 00001740 00001740 00001740 8776- DS FD 00001740 00001747 00001747 00001747 00001747 00001747 00001747 00001747 00001747 00001748 00001748 00001748 00001748 00001748 000000000 00000000 00000000 000000	00001736	0403033C 0007073F				LIDD C	VIII V				
00001740	00001740										
00001746 00	00001740	00001780	00001740		877 +	USING	*, R5		test routin	e	
00001747 02							H' 12'	test number			
00001750 00001788 883+ DC A(RE12-16) address of v2 source 00001758 00000100 00001758 00000100 00001758 000001758 000001768 000001768 000001768 00000000 00000000 00000000 000000					881+		HL1' 2'	m4			
00001754 00001768 0000010 0000000 00000000 00001750 00001765 000001760 00000000 00000000 00000000 000000											
0000175C 000017A8 0000000 00000000 8867+ DC FD gap 00001768 00000000 00000000 00000000 8889+ DC FD gap 00001770 00000070 00000000 000000000 889+ DC VC	00001754	000017C8			884+	DC	A(RE12+32)	address of v3 source			
00001760											
00001770 00000000 00000000 00000000 00001780 000001780 000001780 00001780 00001780 00001780 00001780 00001780 00001780 00001780 00001780 000001780 000001780 000001780 0000000000000000000000000000000000	00001760	0000000 00000000				DS					
890+* 891+X12 DS 0F 00001780 E310 5010 0014 00000010 892+ LGF R1, V2ADDR 1 oad v2 source 00001780 E310 5014 0014 00000014 894+ LGF R1, V3ADDR 1 oad v3 source 00001780 E310 5014 0014 00000014 894+ LGF R1, V3ADDR 1 oad v3 source 00001792 E771 0000 0806 00000000 895+ VL v22, 0(R1) use v23 to test decoder 00001792 E776 7000 2EA1 899+ VMH V22, V22, V33, 2 test instruction (dest is a source) 0000179E E766 5028 080E 00001768 897+ VST V22, V1012 save v1 output return 00001748 899+RE12 DC 0F x116 expected result 00001748 899+RE12 DC 0F x116 expected result 00001748 00001748 00001748 00001748 00001748 00001748 00001748 00001748 00001748 00001748 00001748 00001748 FF020304 05660750 901 DC XL16' FF02030405060750 090A0B0C 0D0E0F7F v2 00001760 090A0B0C 0D0E0F7F 090A0B0C 0D0E0F7F 090A0B0C 0D0E0F7F 00001700 090A0B0C 0D0E0F7F 0904 090A0B0C 0D0E0F7F 0904 090A0B0C 0D0E0F7F 0904 090A0B0C 0D0E0F7F 0904 090A0B0C 0D0E0F7F 00001708 000001708 000001708 000001708 00001708 00001708 0000000000000000000000000	00001770	0000000 00000000						vi output			
00001780	00001778	00000000 00000000				DS	FD	gap			
00001786					891+X12						
0000178C E310 5014 0014 00000014 894+ LGF R1, \(\frac{1}{3} \) \(\text{DDR} \) load v3 source load v4											
00001798 E766 7000 2EA1 896+ VML V2Z, V23, Z save v1 output sa	0000178C	E310 5014 0014		0000014	894+	LGF	R1, V3ADDR	load v3 source			
Note	00001798	E766 7000 2EA1			896+	VMLH	V22, V22, V23, 2	test instruction (dest	is a sourc	e)	
000017A8				00001768							
DC Number	000017A8	V.12			899+RE12	DC	0F				
000017B8	000017A8							000 0009131E000D1B2B'	resul t		
000017D8	000017B8	FF020304 05060750			902	DC	XL16' FF02030405060	750 090A0B0C0D0E0F7F'	v2		
904 905 *	000017C8	FF000000 0000000A			903	DC	XL16' FF00000000000	000A 0101010F0101010F'	v3		
906 * VML - Vector Multiply Low 907 * 908 * Byte 909	000017D0	01010101 01010101			904						
907 *											
909 VRR_C VML, 0					907 *						
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000017 D Q				909	VRR_C	VML, O				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000017D8	00004040	000017D8		911+	USING	*, R5		test routin	e	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$											
000017E0 E5D4D340 40404040 916+ DC CL8' VML' instruction name 000017E8 00001850 917+ DC A(RE13+16) address of v2 source	000017DE	00			914+	DC	X' 00'				
	000017E0	E5D4D340 40404040			916+	DC	CL8' VML'	instruction name			
MANULLAL MANULUM 310T IN MUNICIPAL MINICIPAL MINICIPAL MANULLA MANULLA MINICIPAL MANULLA MANULLA MINICIPAL MANULLA	000017E8 000017EC	00001850 00001860			917+ 918+			address of v2 source address of v3 source			
000017E0 00001000 0000010 000 0000100 000017E0 00001000000											

ASMA Ver.	0. 7. 0 zvector- e7- 09)- mul ti pl y					03 Apr 2025	15: 36: 19 Pa	age	23
LOC	OBJECT CODE	ADDR1	ADDR2	STM						
000017F4	00001840			920+REA13	DC	A(RE13)	result address			
000017F8	0000000 00000000			921+	DS	FD	gap			
00001800	0000000 00000000			922+V1013	DS	XL16	V1 output			
00001808	00000000 00000000			000	D.C.	TIP				
00001810	0000000 00000000			923+ 924+*	DS	FD	gap			
00001818				925+X13	DS	OF				
	E310 5010 0014		0000010	926+		R1, V2ADDR	load v2 source			
0000181E	E761 0000 0806		00000000	927+	VL	v22, 0(R1)	use v22 to test decoder			
00001824	E310 5014 0014		0000014	928+		R1, V3ADDR	load v3 source			
0000182A	E771 0000 0806		00000000	929+	VL	v23, 0(R1)	use v23 to test decoder			
00001830	E766 7000 0EA2		00001000	930+	VML	V22, V22, V23, 0	test instruction (dest	is a source)		
00001836 0000183C	E760 5028 080E 07FB		00001800	931+ 932+	VST BR	V22, V1013 R11	save v1 output return			
00001830	OTTB			933+RE13	DC	0F	xl16 expected result			
00001840				934+	DROP	R5	in to empereed resure			
00001840	01000000 00000071			935	DC	XL16' 0100000000000	0071 0000004000000024'	resul t		
00001848	00000040 00000024			000	D.C.	W 401 PP00000000000				
00001850	FF000000 00000019			936	DC	XL16' FF00000000000	0019 00000038000000FA'	v2		
00001858 00001860	00000038 000000FA FF000000 00000019			937	DC	YI 16' FF0000000000	0019 00000038000000FA'	v3		
00001868	00000038 000000FA			337	DC	ALIO FF0000000000	0019 000000380000001A	VJ		
00001000				938						
				939		VML, 0				
00001870		00001070		940+	DS	OFD TO THE PERSON OF THE PERSO				
00001870 00001870	000018B0	00001870		941+ 942+T14	USI NG DC		base for test data and taddress of test routine			
00001870	000018B0			942+114	DC DC	A(X14) H' 14'	test number			
00001876	00			944+	DC	X' 00'	cese number			
00001877	00			945+	DC	HL1' 0'	m4			
00001878	E5D4D340 40404040			946+	DC	CL8' VML'	instruction name			
00001880	000018E8			947+	DC	A(RE14+16)	address of v2 source			
00001884 00001888	000018F8			948+ 949+	DC DC	A(RE14+32) A(16)	address of v3 source result length			
0000188C	000018D8			950+REA14	DC	A(RE14)	result address			
00001890	0000000 00000000			951+	DS	FD				
00001898	0000000 00000000			952+V1014	DS	XL16	gap V1 output			
000018A0	00000000 00000000			050	D.C.	T.D.				
000018A8	00000000 00000000			953+ 954+*	DS	FD	gap			
000018B0				955+X14	DS	0F				
000018B0	E310 5010 0014		00000010	956+	LGF	R1, V2ADDR	load v2 source			
000018B6	E761 0000 0806		00000000	957+	VL	v22, 0(R1)	use v22 to test decoder			
000018BC	E310 5014 0014		00000014	958+	LGF	R1, V3ADDR	load v3 source			
000018C2	E771 0000 0806 E766 7000 0EA2		0000000	959+ 960+	VL VM	v23, 0(R1)	use v23 to test decoder		`	
000018C8 000018CE	E760 7000 UEAZ E760 5028 080E		00001898	960+ 961+	VML VST	V22, V22, V23, 0 V22, V1014	test instruction (dest save v1 output	15 a Source)	,	
000018CE	07FB		00001000	962+	BR	R11	return			
000018D8				963+RE14	DC	0F	xl16 expected result			
000018D8				964+	DROP	R5	•			
000018D8	01040910 19243140			965	DC	XL16' 0104091019243	3140 51647990A9C4E100'	resul t		
000018E0 000018E8	51647990 A9C4E100 FF020304 05060708			966	DC	ΥΙ 16' FF09030405060	0708 090A0B0C0D0E0F10'	v2		
000018E8	090A0B0C 0D0E0F10			J U U	DC	ALIU TTU&UJU4UJUU(77 OS OSONOBOCODOEOFIO	∀ <i>⊷</i>		
000018F8	FF020304 05060708			967	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v 3		
00001900	O9OAOBOC ODOEOF1O									

SWA VEIT.	0. 7. 0 Zv	ector-e7-c	99- mui ti pi y					03 Apr 2023	15: 50: 19 Page	
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI					
					968					
					969	VRR_C	VML, O			
0001908					970+	DS	OFD			
0001908			00001908		971+	USING		base for test data and t	test routine	
0001908	00001948				972+T15	DC	A(X15)	address of test routine		
00190C	000F				973+	DC	H' 15'	test number		
00190E	00				974+	DC	X' 00'	_		
00190F	00	40404040			975+	DC	HL1' 0'	m4		
001910	E5D4D340	40404040			976+	DC	CL8' VML'	instruction name		
001918	00001980				977+	DC DC	A(RE15+16)	address of v2 source		
00191C	00001990				978+	DC	A(RE15+32)	address of v3 source		
001920	0000010				979+	DC DC	A(16)	result length		
001924 001928	00001970 00000000	0000000			980+REA15 981+	DC DS	A(RE15) FD	result address		
001928	0000000				982+V1015	DS DS	XL16	gap V1 output		
001938	0000000				30241013	DЗ	ALIO	vi oucpuc		
001930	0000000				983+	DS	FD	gap		
001010	0000000	0000000			984+*	DO	10	8 ^u P		
001948					985+X15	DS	0F			
001948	E310 5010	0014		00000010	986+	LGF	R1, V2ADDR	load v2 source		
00194E	E761 0000			00000000	987+	VL	v22, 0(R1)	use v22 to test decoder		
001954	E310 5014			0000014	988+	LGF	R1, V3ADDR	load v3 source		
00195A	E771 0000	0806		00000000	989+	VL	v23, 0(R1)	use v23 to test decoder		
001960	E766 7000	OEA2			990+	VML	V22, V22, V23, 0	test instruction (dest	is a source)	
001966	E760 5028	080E		00001930	991+	VST	V22, V1015	save v1 output		
00196C	07FB				992+	BR	R11	return		
001970					993+RE15	DC	OF	xl16 expected result		
001970					994+	DROP	R5		_	
001970	01020308				995	DC	XL16' 010203080A12	1520 243237484E626980'	resul t	
001978	24323748				000	Th C	W 401 EE00000 40700	0700 000 to Do Co Do Do Do Do L		
001980	FF020304				996	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v2	
001988	090A0B0C				007	D.C	VI 101 FE010100000	0004 04050506060707090	0	
001990	FF010102				997	DC	XL16 FF01010202030	0304 0405050606070708'	v3	
001998	04050506	00070708			998					
					999	VDD C	VML, 0			
0019A0					1000+	DS	OFD			
0019A0			000019A0		1000+	USING		base for test data and t	test routine	
0019A0	000019E0		000010/10		1002+T16	DC	A(X16)	address of test routine	ese rouerne	
0019A4	0010				1003+	DC	H' 16'	test number		
0019A6	00				1004+	DC	X' 00'			
0019A7	00				1005+	DC	HL1' 0'	m4		
0019A8	E5D4D340	40404040			1006+	DC	CL8' VML'	instruction name		
0019B0	00001A18				1007+	DC	A(RE16+16)	address of v2 source		
0019B4	00001A28				1008+	DC	A(RE16+32)	address of v3 source		
0019B8	00000010				1009+	DC	A(16)	result length		
0019BC	00001A08				1010+REA16	DC	A(RE16)	result address		
0019C0	0000000				1011+	DS	FD	gap V1 output		
0019C8	0000000				1012+V1016	DS	XL16	VI output		
0019D0	0000000				4040	D.~	TD.			
0019D8	0000000	0000000			1013+	DS	FD	gap		
001050					1014+*	DC	OF			
0019E0	E010 5010	0014		00000010	1015+X16	DS	OF	1		
0019E0	E310 5010			00000010	1016+	LGF	R1, V2ADDR	load v2 source		
0019E6	E761 0000			00000000	1017+	VL LGF	v22, 0(R1)	use v22 to test decoder		
00019EC	E310 5014	0014		0000014	1018+	LGT	R1, V3ADDR	load v3 source		

result

v2

 $\mathbf{v3}$

00001AD0

ASMA Ver. 0.7.0 zvector-e7-09-multiply

ADDR1

00001A38

ADDR2

00000000

000019C8

STM

1019+

1020 +

1021+

1022+

1024+

1025

1026

1027

1028

1030

1031 +

1032+

1034+

1035 +

1036+

1037+

1038+

1039 +

1055 +

1056

1057

1058

1059 1060

1061 +

1062 +

1064+

1065 +

1066+

1067 +

1063+T18

1033+T17

1029 * Halfword

1023+RE16

OBJECT CODE

01000000 00000008

090A0B0C 0D0E0F20

FF020304 05060708

090A0B0C 0D0E0F10

FF000000 00000001

01010101 01010102

E5D4D340 40404040

00010000 00000271

00000C40 0000CC24

FFFF0000 00000019

00000038 0000EEFA

FFFF0000 00000019

00000038 0000EEFA

E5D4D340 40404040

00001B10

0012

00

01

00001A78

00001AB0

00001AC0

0011

00

01

E771 0000 0806

E766 7000 OEA2

E760 5028 080E

07FB

LOC

000019F2

000019F8

000019FE

00001A04

00001A08

00001A08

00001A08

00001A10

00001A18

00001A20

00001A28

00001A30

00001A38

00001A38

00001A38

00001A3C

00001A3E

00001A3F

00001A40

00001A48

00001A4C

00001AA0

00001AA0

00001AA8

00001AB0

00001AB8 00001AC0

00001AC8

00001AD0

00001AD0

00001AD0

00001AD4

00001AD6

00001AD7

00001AD8

DC XL16' FFFF000000000019 000000380000EFA' VRR_C VML, 1

USING *, R5

R5

DROP

DC

DC

DS

DC

DC

base for test data and test routine address of test routine test number

DC X' 00' HL1'1' DC DC CL8' VML'

A(X18)

H' 18'

OFD

v23, 0(R1)

V22, V1016

R11

0F

R5

VRR_C VML, 1

USING *, R5

OFD

A(X17)

H' 17'

X' 00'

HL1' 1'

CL8' VML'

A(RE17+16)

A(RE17+32)

m4

gap

XL16' 0001000000000271 00000C400000CC24'

XL16' FFFF000000000019 000000380000EEFA'

V22, V22, V23, 0

VL

VML

VST

BR

DC

DC

DC

DC

DS

DC

DC

DC

DC

DC

DC

DC

DROP

m4 instruction name

DC

1117

00001BE0

FF020304 05060708

v2

XL16' FF02030405060708 090A0B0C0D0E0F10'

ASMA Ver.	0. 7. 0 zve	ector- e7- 09	9-multiply					03 Apr 2025	15: 36: 19	Page	27
LOC	OBJECT	CODE	ADDR1	ADDR2	STMF						
00001BE8 00001BF0 00001BF8	090A0B0C 0 FF010102 0 04050506 0	02030304			1118	DC	XL16' FF01010202030	0304 0405050606070708'	v 3		
					1119 1120	VRR_C					
00001C00 00001C00 00001C00	00001C40		00001C00		1121+ 1122+ 1123+T20	DS USING DC	0FD *, R5 A(X20)	base for test data and taddress of test routine	test routi	ne	
00001C04 00001C06 00001C07	0014 00 01				1124+ 1125+ 1126+	DC DC	H'20' X'00' HL1'1'	test number m4			
00001C08 00001C10	E5D4D340 4 00001C78	40404040			1127+ 1128+	DC DC	CL8' VML' A(RE20+16)	instruction name address of v2 source			
00001C14 00001C18 00001C1C	00001C88 00000010 00001C68				1129+ 1130+ 1131+REA20	DC DC DC	A(RE20+32) A(16) A(RE20)	address of v3 source result length result address			
00001C20 00001C28 00001C30	00000000 (00000000 (00000000 (0000000			1132+ 1133+V1020	DS DS		gap V1 output			
00001C38	00000000	0000000			1134+ 1135+*	DS	FD	gap			
00001C40 00001C40 00001C46 00001C4C	E310 5010 E761 0000 E310 5014	0806		00000010 00000000 00000014	1136+X20 1137+ 1138+ 1139+	DS LGF VL LGF	OF R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source			
00001C52 00001C58 00001C5E	E771 0000 E766 7000 E760 5028	0806 1EA2		00000000 00001C28	1140+ 1141+ 1142+	VL VML VST	v23, 0(R1) V22, V22, V23, 1 V22, V1020	use v23 to test decoder test instruction (dest save v1 output	is a sour	ce)	
00001C64 00001C68	07FB	OOOE		00001028	1143+ 1144+RE20	BR DC	R11 0F	return xl 16 expected result			
	FE000000 (130A170C	1B0E2E20			1145+ 1146	DROP DC	R5 XL16' FE00000000000	0708 130A170C1B0E2E20'	resul t		
00001C80	FF020304 (090A0B0C (FF000000 (ODOEOF10			1147 1148	DC DC		0708 090A0B0C0D0E0F10' 0001 0101010101010102'	v2 v3		
	01010101				1149	DO		010101010101010	10		
00001C98					1150 * Word 1151 1152+	VRR_C DS	OFD				
00001C98 00001C98 00001C9C	00001CD8 0015		00001C98		1153+ 1154+T21 1155+	DC	A(X21) H' 21'	base for test data and taddress of test routine test number	test routi	ne	
00001C9E 00001C9F 00001CA0	00 02 E5D4D340	10404040			1156+ 1157+ 1158+		X' 00' HL1' 2' CL8' VML'	m4 instruction name			
00001CA8 00001CAC 00001CB0	00001D10 00001D20 00000010				1159+ 1160+ 1161+	DC DC DC	A(RE21+16) A(RE21+32) A(16)	address of v2 source address of v3 source result length			
00001CB4 00001CB8 00001CC0	00001D00 00000000 00000000	0000000			1162+REA21 1163+ 1164+V1021	DC DS DS	A(RE21) FD XL16	result address gap V1 output			
00001CC8 00001CD0	00000000				1165+ 1166+*	DS	FD	gap			

ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					03 Apr 2025	15: 36: 19 Pag	ge 28
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00001CD8				1167+X21	DS	0F			
	E310 5010 0014		00000010	1168+	LGF	R1, V2ADDR	load v2 source		
00001CDE	E761 0000 0806		00000000	1169+	VL	v22, 0(R1)	use v22 to test decoder		
00001CE4	E310 5014 0014			1170+	LGF	R1, V3ADDR	load v3 source		
00001CEA	E771 0000 0806			1171+	VL	v23, 0(R1)	use v23 to test decoder		
00001CF0	E766 7000 2EA2			1172+	VML	V22, V22, V23, 2	test instruction (dest	is a source)	
00001CF6	E760 5028 080E		00001CC0	1173+	VST	V22, V1021	save v1 output		
00001CFC	07FB			1174+	BR	R11	return		
00001D00				1175+RE21	DC	0F	xl16 expected result		
00001D00	00000001 71000000			1176+	DROP	R5	0000 00000C400EEDCC94!		
00001D00 00001D08	00000001 71000000 00000C40 0FEDCC24			1177	DC	XL16 0000000171000	0000 00000C400FEDCC24'	result	
00001D08	FFFFFFF 00019000			1178	DC	XI 16' FFFFFFFF00019	0000 00000038EEEEEFA'	v2	
00001D10	00000038 EEEEEEFA			1170	ЪС	ALIO IIIIIIIIIIOOOIS	7000 00000030EEEEETA	∀ ≈	
00001D20	FFFFFFF 00019000			1179	DC	XL16' FFFFFFFF00019	0000 00000038EEEEEFA'	v3	
00001D28	00000038 EEEEEEFA								
				1180					
				1181		VML, 2			
00001D30				1182+	DS	OFD			
00001D30	00001770	00001D30		1183+	USING		base for test data and t	test routine	
00001D30	00001D70			1184+T22	DC	A(X22)	address of test routine		
00001D34 00001D36	0016 00			1185+ 1186+	DC DC	H' 22' X' 00'	test number		
00001D30	02			1187+	DC	HL1' 2'	m4		
00001D37	E5D4D340 40404040			1188+	DC	CL8' VML'	instruction name		
00001D30	00001DA8			1189+	DC	A(RE22+16)	address of v2 source		
00001D44	00001DB8			1190+	DC	A(RE22+32)	address of v3 source		
00001D48	0000010			1191+	DC	A(16)	result length		
00001D4C	00001D98			1192+REA22	DC	A(RE22)	result address		
00001D50	00000000 00000000			1193+	DS	FD	gap		
00001D58	00000000 00000000			1194+V1022	DS	XL16	V1 output		
00001D60 00001D68	00000000 00000000 0000000 00000000			1195+	DS	FD	don		
00001000	0000000 0000000			1195+ 1196+*	אט	ΓD	gap		
00001D70				1190+ 1197+X22	DS	0F			
00001D70	E310 5010 0014		0000010	1198+	LGF	R1, V2ADDR	load v2 source		
00001D76	E761 0000 0806			1199+	VL	v22, 0(R1)	use v22 to test decoder		
00001D7C	E310 5014 0014		0000014	1200+	LGF	R1, V3ÀDDR	load v3 source		
00001D82	E771 0000 0806		0000000	1201+	VL	v23, 0(R1)	use v23 to test decoder		
00001D88	E766 7000 2EA2		00001570	1202+	VML	V22, V22, V23, 2	test instruction (dest	is a source)	
00001D8E	E760 5028 080E		00001D58	1203+	VST	V22, V1022	save v1 output		
00001D94 00001D98	07FB			1204+ 1205+RE22	BR DC	R11 0F	return xl16 expected result		
00001D98				1205+RE22 1206+	DROP	R5	xi io expected result		
00001D98	04191810 A4917040			1200+	DC		7040 B56A089046A2E100'	result	
00001D30	B56A0890 46A2E100			-~U1	20	ALIO OTIVIUIUNTUI	O 10 DOURDOUTORALIUU	I COUI C	
00001DA8	FF020304 05060708			1208	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	v2	
00001DB0	O9OAOBOC ODOEOF10								
00001DB8	FF020304 05060708			1209	DC	XL16' FF02030405060	0708 090A0B0C0D0E0F10'	$\mathbf{v3}$	
00001DC0	O9OAOBOC ODOEOF10			4040					
				1210	UDD C	X/N# O			
00001700				1211 1212+	VRR_C DS	VML, 2 OFD			
00001DC8 00001DC8		00001DC8		1212+ 1213+	USI NG		base for test data and t	tast routing	
00001DC8	00001E08	00001000		1214+T23	DC	A(X23)	address of test routine	Lest Toutine	
00001DCC	0017			1215+	DC	H' 23'	test number		
				-	-	-			

test instruction (dest is a source)

save v1 output

xl16 expected result

return

LOC

00001DCF

00001DD0

00001DD8

00001DDC

00001DE0

00001DE4

00001DE8

00001DF0

00001DF8

00001E00

00001E08

00001E08

00001DCE 00

02

00001E40

00001E50

0000010

00001E30

ASMA Ver. 0.7.0 zvector-e7-09-multiply

ADDR1

00001E60

ADDR2

00000010

00000000

0000014

00000000

00001DF0

STM

1216+

1217+

1218+

1219+

1220+

1221+

1223 +

1225+

1228+

1229+

1230+

1231+

1232+

1233+

1234+

1236+

1237

1238

1239

1240 1241

1242+

1243+

1245+

1246+

1247 +

1248+

1249+

1250+

1251+

1253+

1255+

1256+* 1257+X24

1258+

1259+

1260+

1261+

1263+

1262 +

1264+

1266 +

1265+RE24

00000010

00000000

00000014

00000000

00001E88

1252+REA24

1254+V1024

1244+T24

1235+RE23

1226+*

1227+X23

1222+REA23

1224+V1023

X' 00'

HL1'2'

A(16)

FD

FD

0F

R11

0F

R5

VRR C VML, 2

USING *, R5

OFD

A(X24)

H' 24'

X' 00'

HL1'2'

A(16)

FD

FD

 $\mathbf{0F}$

R11

0F

R5

XL16

A(RE24)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

V22, V1024

V22, V22, V23, 2

CL8' VML'

XL16

A(RE23)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

V22, V1023

CL8' VML'

DC

DC

DC

DC

DC

DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

VML

VST

BR

DC

DC

DC

DC

DS

DC

DC

DC

DC

DC

DC

DC

DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

VML

VST

BR

DC

DROP

DROP

OBJECT CODE

E5D4D340 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 2EA2

E760 5028 080E

FF0B0A08 4B453420

CFAF7E48 9449E880

FF020304 05060708

090A0B0C 0D0E0F10

FF010102 02030304

E5D4D340 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E766 7000 2EA2

E760 5028 080E

00001EB2 E771 0000 0806

07FB

07FB

00001EA0

00001ED8

00001EE8

0000010

00001EC8

0018

00

02

00001E90

00001E98

00001EA0 00001EA0

00001EA6

00001EAC

00001EB8

00001EBE

00001EC4

00001EC8

00001EC8

ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					03 Apr 2025	15: 36: 19	Page	30
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00001EC8 00001ED0	FC000000 05060708 2A21170C 473B2E20			1267	DC	XL16' FC000000506	0708 2A21170C473B2E20'	resul t		
	FF020304 05060708 090A0B0C 0D0E0F10			1268	DC	XL16' FF0203040506	0708 090A0B0C0D0E0F10'	v2		
00001EE8	FF000000 00000001 01010101 01010102			1269	DC	XL16' FF00000000000	0001 0101010101010102'	v3		
OOOTEFO	01010101 01010102			1270						
				1272 * VMH		ctor Multiply High				
				1273 * 1274 * Byte						
00001EF8				1275 1276+		VMH, O OFD				
00001EF8		00001EF8		1277+	USING	*, R5	base for test data and	test routin	ı e	
00001EF8 00001EFC	00001F38 0019			1278+T25 1279+	DC DC	A(X25) H' 25'	address of test routine test number			
00001EFC				1279+ 1280+	DC DC	X' 00'	test number			
00001EFF	00			1281+	DC	HL1' 0'	m4			
00001F00 00001F08	E5D4C840 40404040 00001F70			1282+ 1283+	DC DC	CL8' VMH' A(RE25+16)	instruction name address of v2 source			
00001F0C	00001F80			1284+	DC	A(RE25+32)	address of v3 source			
00001F10 00001F14				1285+ 1286+REA25	DC DC	A(16) A(RE25)	result length result address			
00001F18	0000000 00000000			1287+	DS	FD	gap			
00001F20 00001F28				1288+V1025	DS	XL16	V1 output			
00001F28	0000000 0000000			1289+	DS	FD	gap			
00001F38				1290+* 1291+X25	DS	OF				
00001F38	E310 5010 0014		0000010	1292+	LGF	R1, V2ADDR	load v2 source			
	E761 0000 0806 E310 5014 0014		00000000 0000014		VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
	E771 0000 0806		00000014		VL		use v23 to test decoder			
00001F50	E766 7000 0EA3		00001E90	1296+	VMH	V22, V22, V23, 0	test instruction (dest	is a sourc	:e)	
00001F56 00001F5C	E760 5028 080E 07FB		00001F20	1297+ 1298+	VST BR	V22, V1025 R11	save v1 output return			
00001F60				1299+RE25	DC	OF	xl16 expected result			
00001F60 00001F60	0000000 00000002			1300+ 1301	DROP DC	R5 XL16' 0000000000000	0002 0000000C00000000'	resul t		
00001F68 00001F70	0000000C 00000000 FF000000 00000019			1302	DC	VI 16! EEGGGGGGGGG	0019 00000038000000FA'	v2		
00001F70 00001F78	00000038 000000FA			1302	DC	ALIO FFUUUUUUUUUU	0019 00000038000000FA	VZ		
00001F80 00001F88	FF000000 00000019 00000038 000000FA			1303	DC	XL16' FF00000000000	0019 00000038000000FA'	v3		
				1304 1305		VMH, O				
00001F90		00001500		1306+	DS	OFD * DE	hage for test data and	toot		
00001F90 00001F90	00001FD0	00001F90		1307+ 1308+T26	USI NG DC	*, R5 A(X26)	base for test data and address of test routine	test routin	ie	
00001F94	001A			1309+	DC	H'26'	test number			
00001F96 00001F97	00 00			1310+ 1311+	DC DC	X' 00' HL1' 0'	m 1			
00001F98	E5D4C840 40404040			1312+	DC	CL8' VMH'	instruction name			
00001FA0 00001FA4	00002008 00002018			1313+ 1314+	DC DC	A(RE26+16) A(RE26+32)	address of v2 source address of v3 source			
00001FA4 00001FA8	00002018			1314+ 1315+	DC DC	A(RE20+32) A(16)	result length			

ASMA Ver.	0. 7. 0 zvector-e7-0	9-multiply					03 Apr 2025	15: 36: 19 P	age 31	
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00001FAC	00001FF8			1316+REA26	DC	A(RE26)	result address			
00001FAC	0000000 00000000			1310+KEA20 1317+	DS	FD				
00001FB0	0000000 0000000			1317+ 1318+V1026	DS DS	XL16	gap V1 output			
00001FB8	0000000 0000000			1310+11020	אמ	ALIO	vi output			
00001FC0	0000000 0000000			1319+	DS	FD	dan			
00001FC8	0000000 0000000			1320+*	טע	ΓV	gap			
00001FD0				1321+X26	DS	0F				
00001FD0	E310 5010 0014		0000010	1322+	LGF	R1, V2ADDR	load v2 source			
00001FD6	E761 0000 0806		00000010	1323+	VL	v22, 0(R1)	use v22 to test decoder			
00001FDC	E310 5014 0014		00000000	1324+	LGF		load v3 source			
						R1, V3ADDR				
00001FE2 00001FE8	E771 0000 0806 E766 7000 0EA3		0000000	1325+ 1326+	VL	v23, 0(R1)	use v23 to test decoder	ia a acumac	`	
			00001FB8	1327+	VMH	V22, V22, V23, 0	test instruction (dest	is a source	,	
00001FEE	E760 5028 080E		OUUUIFDO		VST	V22, V1026	save v1 output			
00001FF4	07FB			1328+ 1329+RE26	BR DC	R11 0F	return			
00001FF8					DROP	R5	xl16 expected result			
00001FF8 00001FF8	FF000000 00000019			1330+ 1331	DKOP DC		0019 000000050000003F'	resul t		
00001778	0000005 0000003F			1331	DС	ALIO FFUUUUUUUUUUU	0019 000000000000000	resurt		
00002000	FF020304 05060750			1332	DC	VI 16! FE02020405060	0750 090A0B0C0D0E0F7F'	v2		
00002008	090A0B0C 0D0E0F7F			1332	DC	AL10 FF02030403000	J/30 U9UAUDUCUDUEUF/F	٧L		
00002010	01020304 05060750			1333	DC	VI 16! 0102020405060	0750 090A0B780D0E0F7F'	v3		
00002018	090A0B78 0D0E0F7F			1333	DC	AL10 0102030403000	J/30 U9UAUD/OUDUEUF/F	VS		
00002020	USUAUD/8 UDUEUF/F			1334						
				1335	VDD C	VMH, 0				
00002028				1336+	DS	OFD				
00002028		00002028		1337+	USING		base for test data and	tost routino		
00002028	00002068	00002020		1338+T27	DC	A(X27)	address of test routine	test Toutine		
00002028 0000202C	00002008 001B			1339+	DC DC	H' 27'	test number			
0000202E	00			1340+	DC DC	X' 00'	cest number			
0000202E	00			1341+	DC		m4			
00002021	E5D4C840 40404040			1342+	DC	CL8' VMH'	instruction name			
00002038	000020A0			1343+	DC	A(RE27+16)	address of v2 source			
0000203C	000020B0			1344+	DC	A(RE27+32)	address of v3 source			
00002030	00000010			1345+	DC	A(16)	result length			
00002010	00002090			1346+REA27	DC	A(RE27)	result address			
00002011	0000000 00000000			1347+	DS	FD				
00002050	0000000 00000000			1348+V1027	DS	XL16	gap V1 output			
00002058	0000000 00000000			1010111021		1210	VI oucpue			
00002060	0000000 00000000			1349+	DS	FD	gap			
				1350+*	-		0 1			
00002068				1351+X27	DS	OF				
00002068	E310 5010 0014		0000010	1352+	LGF	R1, V2ADDR	load v2 source			
0000206E	E761 0000 0806		00000000	1353+	VL	v22, 0(R1)	use v22 to test decoder			
00002074	E310 5014 0014		00000014	1354+	LGF	R1, V3ADDR	load v3 source			
0000207A	E771 0000 0806		00000000	1355+	VL	v23, 0(R1)	use v23 to test decoder			
00002080	E766 7000 0EA3			1356+	VMH	V22, V22, V23, 0	test instruction (dest	is a source)	
00002086	E760 5028 080E		00002050	1357+	VST	V22, V1027	save v1 output			
0000208C	07FB			1358+	BR	R11	return			
00002090				1359+RE27	DC	OF	xl16 expected result			
00002090				1360+	DROP	R5		_		
00002090	00000000 000000C			1361	DC	XL16' 00000000000000	000C 000000020000001F'	resul t		
00002098	00000002 0000001F			4000	D.C.	W 401 W 00000000000000000000000000000000				
000020A0	FF020304 05060750			1362	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	v2		
000020A8	090A0B0C 0D0E0F7F			1000	D.C	WI 401 000404000000	2000 04050505050505050	0		
000020B0	00010102 02030328			1363	DC	XL16, 0001010202030	0328 0405053C0607073F'	v3		
000020B8	0405053C 0607073F									

ISMA Ver.	0. 7. 0 zvector- e7-0	99-multiply					03 Apr 2025 15: 36: 19 Pa	ige 32
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				1364 1365	VRR_C	VMH, O		
00020C0 00020C0 00020C0	00002100	000020C0		1366+ 1367+ 1368+T28	DS USING DC	A(X28)	base for test data and test routine address of test routine	
00020C4 00020C6 00020C7	001C 00 00			1369+ 1370+ 1371+	DC DC DC	H' 28' X' 00' HL1' 0'	test number m4	
00020C8 00020D0 00020D4	E5D4C840 40404040 00002138 00002148			1372+ 1373+ 1374+	DC DC DC	CL8' VMH' A(RE28+16) A(RE28+32)	instruction name address of v2 source address of v3 source	
00020D8 00020DC 00020E0	00000010 00002128 00000000 00000000			1375+ 1376+REA28 1377+	DC DC DS	A(16) A(RE28) FD	result length result address	
00020E8 00020F0	00000000 00000000 0000000 00000000			1378+V1028	DS	XL16 FD	gap V1 output	
00020F8 0002100	00000000 00000000			1379+ 1380+* 1381+X28	DS DS	OF	gap	
0002100 0002106 000210C 0002112	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		00000010 00000000 00000014 00000000	1382+ 1383+ 1384+ 1385+	LGF VL LGF VL	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder	
0002118 000211E 0002124	E766 7000 0EA3 E760 5028 080E 07FB		0000000 000020E8	1386+ 1387+ 1388+	VMH VST BR	V22, V22, V23, 0 V22, V1028 R11	test instruction (dest is a source) save v1 output return	
0002128 0002128 0002128	00000000 00000003			1389+RE28 1390+ 1391	DC DROP DC	OF R5 XL16' 00000000000000	xl16 expected result 0003 000000000000000000000000000000000	
0002130 0002138 0002140	00000000 00000007 FF020304 05060750 090A0B0C 0D0E0F7F			1392	DC	XL16' FF0203040506	0750 090A0B0C0D0E0F7F' v2	
0002148 0002150	00000000 0000000A 0101010F 0101010F			1393 1394	DC	XL16' 0000000000000	000A 0101010F0101010F' v3	
0002158				1395 * Halfwo 1396 1397+		VMH, 1 OFD		
0002158 0002158 000215C	00002198 001D	00002158		1398+ 1399+T29 1400+	USING DC DC		base for test data and test routine address of test routine test number	
000215E 000215F 0002160	00 01 E5D4C840 40404040			1401+ 1402+ 1403+	DC DC DC	X' 00' HL1' 1' CL8' VMH'	m4 instruction name	
0002168 000216C 0002170	000021D0 000021E0 00000010			1404+ 1405+ 1406+	DC DC DC	A(RE29+16) A(RE29+32) A(16)	address of v2 source address of v3 source result length	
0002174 0002178 0002180	000021C0 00000000 00000000 00000000 00000000			1407+REA29 1408+ 1409+V1029	DC DS DS	A(RE29) FD XL16	result address gap V1 output	
0002188 0002190	00000000 00000000			1410+ 1411+*	DS	FD	gap	
0002198 0002198 000219E	E310 5010 0014 E761 0000 0806		00000010 00000000	1412+X29 1413+ 1414+	DS LGF VL	0F R1, V2ADDR v22, 0(R1)	load v2 source use v22 to test decoder	

ASMA Ver.	0. 7. 0 zvector-e7-09	9-multiply					03 Apr 2025	15: 36: 19 Page	33
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
000021A4 000021AA 000021B0 000021B6 000021BC	E310 5014 0014 E771 0000 0806 E766 7000 1EA3 E760 5028 080E 07FB		00000014 00000000 00002180	1415+ 1416+ 1417+ 1418+ 1419+	LGF VL VMH VST BR	R1, V3ADDR v23, O(R1) V22, V22, V23, 1 V22, V1029 R11	load v3 source use v23 to test decoder test instruction (dest save v1 output return	is a source)	
000021C0 000021C0 000021C0	0000000 00000000			1420+RE29 1421+ 1422	DC DROP DC	OF R5	xl16 expected result	result	
000021C8 000021D0 000021D8	00000000 00000121 FFFF0000 00000019 00000038 0000EEFA			1423	DC	XL16' FFFF000000000	0019 000000380000EEFA'	v2	
000021E0	FFFF0000 00000019 00000038 0000EEFA			1424	DC	XL16' FFFF000000000	0019 000000380000EEFA'	v3	
000021F0 000021F0		000021F0		1425 1426 1427+ 1428+	VRR_C DS USING	OFD	base for test data and	test routine	
000021F0 000021F4 000021F6	00002230 001E 00			1429+T30 1430+ 1431+	DC DC DC	A(X30) H' 30' X' 00'	address of test routine test number		
000021F7 000021F8 00002200 00002204	01 E5D4C840 40404040 00002268 00002278			1432+ 1433+ 1434+ 1435+	DC DC DC DC	HL1' 1' CL8' VMH' A(RE30+16) A(RE30+32)	instruction name address of v2 source address of v3 source		
00002204 00002208 0000220C 00002210	00002278 00000010 00002258 00000000 00000000			1435+ 1436+ 1437+REA30 1438+	DC DC DS	A(16) A(RE30) FD	result length result address gap		
00002218 00002220 00002228	00000000 00000000 00000000 00000000 000000			1439+V1030 1440+	DS DS	XL16 FD	V1 output		
00002230			0000010	1441+* 1442+X30	DS	OF	gap		
0000223C	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	1445+		R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
00002242 00002248 0000224E	E771 0000 0806 E766 7000 1EA3 E760 A018 080E		00000000 00002218	1446+ 1447+ 1448+	VMH VST	v23, 0(R1) V22, V22, V23, 1 V22, V1030	use v23 to test decoder test instruction (dest save v1 output	is a source)	
00002254 00002258 00002258	07FB			1449+ 1450+RE30 1451+		R11 OF R5	return xl16 expected result		
00002258 00002260 00002268	FFFF0009 00190035 0051007E 00AA00F0 FF020304 05060750			14521453	DC DC		0035 0051007E00AA00F0' 0750 090A0B0C0D0E0F7F'	resul t v2	
00002270 00002278 00002280	090A0B0C 0D0E0F7F 01020304 05060750 090A0B78 0D0E0F7F			1454	DC	XL16' 0102030405060	0750 090A0B780D0E0F7F'	v3	
00002288 00002288		00002288		1455 1456 1457+ 1458+	VRR_C DS USING	OFD	base for test data and	test routine	
00002288 0000228C	000022C8 001F	0000000		1459+T31 1460+	DC DC	A(X31) H' 31' X' 00'	address of test routine test number		
0000228E 0000228F 00002290	00 01 E5D4C840 40404040			1461+ 1462+ 1463+	DC DC DC	HL1' 1' CL8' VMH'	m4 instruction name		

DC

v2

XL16' FF02030405060750 090A0B0C0D0E0F7F'

1513

00002398

FF020304 05060750

ASMA Ver.	0. 7. 0 zvo	ector- e7- 0	9- mul ti pl y					03 Apr 2025	15: 36: 19	Page 3
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT					
000023A0 000023A8 000023B0	090A0B0C 00000000 0101010F	000000A			1514	DC	XL16' 00000000000000	000A 0101010F0101010F'	v3	
					1515 1516 * Word					
000023B8 000023B8 000023B8 000023BC	000023F8 0021		000023B8		1517 1518+ 1519+ 1520+T33 1521+	VRR_C DS USING DC DC	VMH, 2 OFD *, R5 A(X33) H' 33'	base for test data and taddress of test routine test number		ıe
000023BE	00				1522+	DC	X' 00'			
000023BF 000023C0 000023C8	02 E5D4C840 00002430	40404040			1523+ 1524+ 1525+	DC DC DC	HL1' 2' CL8' VMH' A(RE33+16)	instruction name address of v2 source		
000023CC 000023D0 000023D4	00002440 00000010 00002420				1526+ 1527+ 1528+REA33	DC DC DC	A(RE33+32) A(16) A(RE33)	address of v3 source result length result address		
000023D8 000023E0 000023E8	00000000 00000000 00000000	0000000 0000000			1529+ 1530+V1033	DS DS	FD XL16	gap V1 output		
000023F0 000023F8	0000000	0000000			1531+ 1532+* 1533+X33	DS DS	FD OF	gap		
000023F8 000023FE 00002404	E310 5010 E761 0000 E310 5014	0806 0014		00000010 00000000 00000014	1534+ 1535+ 1536+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
0000240A 00002410 00002416	E771 0000 E766 7000 E760 5028	2EA3		00000000 000023E0	1537+ 1538+ 1539+	VL VMH VST	v23, 0(R1) V22, V22, V23, 2 V22, V1033	use v23 to test decoder test instruction (dest save v1 output	is a sourc	e)
0000241C 00002420 00002420	07FB				1540+ 1541+RE33 1542+	BR DC DROP	R11 OF R5	return xl16 expected result		
00002428	00000000	FF012345			1543	DC		0002 00000000FF012345'	result	
00002438	FFFFFFF 00000038	EEEEEFA			1544	DC		9000 00000038EEEEEFA'	v2	
	FFFFFFF (0000038)				1545 1546	DC	XL16' FFFFFFFF00019	9000 000000380EEEEFA'	v3	
00002450			00000470		1547 1548+	DS _	VMH, 2 OFD	have Court to be a little to the		
00002454	00002490 0022		00002450		1549+ 1550+T34 1551+	USING DC DC	A(X34) H' 34'	base for test data and to address of test routine test number		ıe
00002456 00002457 00002458	00 02 E5D4C840	40404040			1552+ 1553+ 1554+	DC DC DC	X' 00' HL1' 2' CL8' VMH'	m4 instruction name		
00002460 00002464 00002468	000024C8 000024D8 00000010				1555+ 1556+ 1557+	DC DC DC	A(RE34+16) A(RE34+32) A(16)	address of v2 source address of v3 source result length		
00002470 00002478	000024B8 00000000 00000000	0000000			1558+REA34 1559+ 1560+V1034	DC DS DS	A(RE34) FD XL16	result address gap V1 output		
	00000000				1561+ 1562+*	DS	FD	gap		

ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					03 Apr 2025	15: 36: 19 Pa	age 36
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
0000249C	E310 5010 0014 E761 0000 0806 E310 5014 0014			1563+X34 1564+ 1565+ 1566+	DS LGF VL LGF	OF R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
000024A2 000024A8	E771 0000 0806 E766 7000 2EA3			1567+ 1568+	VL VMH	v23, 0(R1) V22, V22, V23, 2	use v23 to test decoder test instruction (dest	is a source)
000024B4	E760 5028 080E 07FB		00002478	1569+ 1570+	VST BR	V22, V1034 R11	save v1 output return		
000024B8 000024B8	EEEEOOO A OO A OO GOD			1571+RE34 1572+	DC DROP	OF R5	xl16 expected result	.	
	0051B52F 00AA6E58			1573	DC DC		3C6D 0051B52F00AA6E58'	resul t	
000024D0	FF020304 05060750 090A0B0C 0D0E0F7F			1574	DC DC		0750 090A0B0C0D0E0F7F' 0750 090A0B780D0E0F7F'	v2	
	01020304 05060750 090A0B78 0D0E0F7F			1575 1576	DC	AL10 0102030403060	J/JU U9UAUD/OUDUEUF/F	v 3	
000024E8				1577 1578+	VRR_C DS	VMH, 2 OFD			
000024E8 000024E8 000024EC	00002528 0023	000024E8		1579+ 1580+T35 1581+	USING DC DC	*, R5 A(X35) H' 35'	base for test data and address of test routine test number		
000024EE 000024EF	00 02			1582+ 1583+	DC DC	X' 00' HL1' 2'	m4		
000024F0 000024F8	00002560			1584+ 1585+	DC DC	CL8' VMH' A(RE35+16)	instruction name address of v2 source		
000024FC 00002500 00002504	00000010 00002550			1586+ 1587+ 1588+REA35	DC DC DC	A(RE35+32) A(16) A(RE35)	address of v3 source result length result address		
00002510	00000000 00000000 00000000 00000000 000000			1589+ 1590+V1035	DS DS	FD XL16	gap V1 output		
00002520 00002528	00000000 00000000			1591+ 1592+* 1593+X35	DS DS	FD OF	gap		
00002528 0000252E 00002534	E310 5010 0014 E761 0000 0806 E310 5014 0014			1594+ 1595+ 1596+	LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
00002534 0000253A 00002540 00002546	E771 0000 0806 E766 7000 2EA3 E760 5028 080E			1590+ 1597+ 1598+ 1599+	VL VMH VST	v23, 0(R1) V22, V22, V23, 2 V22, V1035	use v23 to test decoder test instruction (dest save v1 output	is a source)
0000254C 00002550 00002550				1600+ 1601+RE35 1602+	BR DC DROP	R11 OF R5	return xl16 expected result		
00002550 00002558	FFFFFF01 000A1B30 0024558D 004EB01D			1603	DC		1B30 0024558D004EB01D'	resul t	
00002570	FF020304 05060750 090A0B0C 0D0E0F7F 00010102 02030328			1604 1605	DC DC		0750 090A0B0C0D0E0F7F' 0328 0405053C0607073F'	v2 v3	
00002578	0405053C 0607073F			1606 1607	VRR_C	VMH, 2			
00002580 00002580	0000075	00002580		1608+ 1609+	DS USING	OFD *, R5	base for test data and		
00002580 00002584	000025C0 0024			1610+T36 1611+	DC DC	A(X36) H' 36'	address of test routine test number		

v23, 0(R1)

VL

use v23 to test decoder

1662 +

00000000

0000266A

E771 0000 0806

ASMA Ver.	0. 7. 0 zvector- e7- 0	9- mul ti pl y					03 Apr 2025	15: 36: 19 Page	38
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
00002670 00002676 0000267C	E766 7000 0EA4 E760 5028 080E 07FB		00002640	1663+ 1664+ 1665+	VMLE VST BR	V22, V22, V23, 0 V22, V1037 R11	test instruction (dest save v1 output return	is a source)	
0000267C 00002680 00002680	0713			1666+RE37 1667+	DC DROP	OF R5	xl16 expected result		
00002680 00002688	FE010000 00000000 0C400000 00000000			1668	DC	XL16' FE0100000000	0000 0C40000000000000'	result	
00002690 00002698	FF000000 00000019 38000000 000000FA			1669	DC		0019 3800000000000FA'	v2	
000026A0 000026A8	FF000000 00000019 38000000 000000FA			1670	DC	XL16' FF00000000000	0019 3800000000000FA'	v 3	
000026В0				1671 1672 1673+	DS	VMLE, O OFD			
000026B0 000026B0 000026B4	000026F0 0026	000026B0		1674+ 1675+T38 1676+	USING DC DC	*, R5 A(X38) H' 38'	base for test data and taddress of test routine test number	test routine	
000026B6 000026B7	00 00 00			1677+ 1678+	DC DC	X' 00' HL1' 0'	m4		
000026B8 000026C0	E5D4D3C5 40404040 00002728			1679+ 1680+	DC DC	CL8' VMLE' A(RE38+16)	instruction name address of v2 source		
000026C4 000026C8	00002738 00000010			1681+ 1682+	DC DC	A(RE38+32) A(16)	address of v3 source result length		
000026CC 000026D0 000026D8	00002718 00000000 00000000 00000000 00000000			1683+REA38 1684+ 1685+V1038	DC DS DS	A(RE38) FD XL16	result address gap V1 output		
000026E0 000026E8	00000000 00000000			1686+ 1687+*	DS	FD	gap		
000026F0 000026F0 000026F6	E310 5010 0014 E761 0000 0806		00000010 00000000	1688+X38 1689+ 1690+	DS LGF VL	OF R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
000026FC 00002702	E310 5014 0014 E771 0000 0806		00000000 00000014 00000000	1691+ 1692+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder		
00002708 0000270E	E766 7000 0EA4 E760 5028 080E		000026D8	1693+ 1694+	VST	V22, V22, V23, 0 V22, V1038	test instruction (dest save v1 output	is a source)	
00002714 00002718 00002718	07FB			1695+ 1696+RE38 1697+	BR DC DROP	R11 OF R5	return xl16 expected result		
00002718 00002720	FE010009 00190031 00510079 009C00D2			1698	DC	XL16' FE01000900190	0031 00510079009C00D2'	result	
00002728 00002730 00002738	FF020304 05060750 090A0B78 0C0D0EFD FF020304 05060750			1699 1700	DC DC		0750 090A0B780C0D0EFD' 0750 090A0B780D0E0FFD'	v2 v3	
00002738	090A0B78 0D0E0FFD			1700	DC	ALIO 1102030403000	O'OO OOONOD'OODOEUFTD	ΨU	
00002748				1702 1703+	VRR_C DS	VMLE, 0 OFD			
00002748 00002748	00002788	00002748		1704+ 1705+T39	USI NG DC	*, R5 A(X39)	base for test data and taddress of test routine	test routine	
0000274C 0000274E 0000274F	0027 00 00			1706+ 1707+ 1708+	DC DC DC	H' 39' X' 00' HL1' 0'	test number		
00002750 00002758	E5D4D3C5 40404040 000027C0			1709+ 1710+	DC DC	CL8' VMLE' A(RE39+16)	instruction name address of v2 source		
0000275C	000027D0			1711+	DC	A(RE39+32)	address of v3 source		

FF000000 0000000A

1760

DC

				U3 Apr 2025	15: 36: 19 Page 39
	STMT				
	1712+	DC	A(16)	result length	
	1713+REA39	DC	A(RE39)	result address	
	1714+	DS	FD	gap	
	1715+V1039	DS	XL16	V1 output	
	1716+	DS	FD	gap	
	1717+*	D O	12	8 " P	
	1718+X39	DS	OF		
0	1719+	LGF	R1, V2ADDR	load v2 source	
0	1720+	VL	v22, 0(R1)	use v22 to test decoder	
4	1721+	LGF	R1, V3ADDR	load v3 source	
0	1722+	VL	v23, 0(R1)	use v23 to test decoder	
	1723+	VMLE	V22, V22, V23, 0	test instruction (dest	is a source)
' 0	1724+	VST	V22, V1039	save v1 output	
	1725+	BR	R11	return	
	1726+RE39	DC	0F	xl16 expected result	
	1727+	DROP	R5	2017 00040007004000001	1,
	1728	DC	XL16' FE010003000AC	0015 0024003700480062'	result
	1729	DC	YI 16' FF02030405060	0750 090A0B780C0D0EFD'	v2
	1725	ЪС	AL10 1102030403000	7730 USUAUD 7 GUCUDULI'D	ν ω
	1730	DC	XL16' FF01010202030	0328 0405053C060707FE'	v 3
	1731				
	1732		VMLE, 0		
	1733+	DS	OFD		_
	1734+	USING		base for test data and t	test routine
	1735+T40	DC	A(X40)	address of test routine	
	1736+	DC	H' 40'	test number	
	1737+	DC	X' 00'	4	
	1738+	DC	HL1'0'	m4	
	1739+ 1740+	DC DC	CL8' VMLE'	instruction name	
	1740+ 1741+	DC DC	A(RE40+16) A(RE40+32)	address of v2 source address of v3 source	
	1741+ 1742+	DC DC	$\begin{array}{c} A(RE40+32) \\ A(16) \end{array}$	result length	
	1742+ 1743+REA40	DC	A(RE40)	result address	
	1745+REA40 1744+	DS	FD	gap	
	1745+V1040	DS DS	XL16	V1 output	
	10 . 11010	20		Jacpac	
	1746+	DS	FD	gap	
	1747+*				
	1748+X40	DS	OF		
0	1749+	LGF	R1, V2ADDR	load v2 source	
00	1750+	VL	v22, 0(R1)	use v22 to test decoder	
4	1751+	LGF	R1, V3ADDR	load v3 source	
00	1752+	VL	v23, 0(R1)	use v23 to test decoder	
	1753+	VMLE	V22, V22, V23, 0	test instruction (dest	is a source)
8	1754+	VST	V22, V1040	save v1 output	
	1755+	BR	R11	return	
	1756+RE40	DC DROP	OF	xl16 expected result	
	1757+ 1758	DRUP DC	R5	0000 0009000B000C000E'	resul t
	1/30	DC	VTIO LEGIOGOGOGO	JUUU UUUSUUUDUUUCUUUE	1 esul t
	1759	DC	XL16' FF02030405060	0750 090A0B780C0D0EFD'	v2
	1.00	20		Journal Control of the Control	
	4 0 0		*** 4.01 *****		

XL16' FF0000000000000 0101010F010101FF'

 $\mathbf{v3}$

DS

LGF

0F

R1, V2ADDR

load v2 source

1809+X42

1810+

00000010

00002950

00002950

E310 5010 0014

DC

HL1' 1'

m4

1859 +

00002A47

resul t

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 2EA4

E760 5028 080E

FFFFFFF 00000001

07FB

ASMA Ver. 0.7.0 zvector-e7-09-multiply

ADDR1

ADDR2

00000010

0000000

00000014

00000000

00002A68

STM

1860+

1861+

1862+

1863+

1865+

1867+

1870+

1871+

1872+

1873+

1874+

1875+

1876+

1878 +

1879

1880

1881

1882

1884

1885+

1877+RE44

1868+* 1869+X44

1864+REA44

1866+V1044

OBJECT CODE

E5D4D3C5 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 1EA4

E760 5028 080E

FE02FE00 00000000

0009130A 000C190D

FF020304 05060750

090A0B78 OCODOEFD FF000000 0000000A

0101010F 010101FF

07FB

00002AB8

00002AC8

0000010

00002AA8

L₀C

00002A48

00002A50

00002A54

00002A58

00002A5C

00002A60

00002A68

00002A70

00002A78

00002A80 00002A80

00002A86

00002A8C 00002A92

00002A98

00002A9E

00002AA4

00002AA8

00002AA8

00002AA8

00002AB0

00002AB8

00002AC0

00002AC8

00002AD0

00002B1E

00002B24

00002B2A

00002B30

00002B36

00002B3C

00002B40

00002B40

00002B40

1886+ 1887+T45 1888+ 1889 +1890 +1891+ 1892+ 1893+ 1894+ 1895+REA45 1896+

1897+V1045

1898+

1901+

1902+

1903+

1904+

1905+

1906+

1907 +

1909+

1910

1908+RE45

00000000

0000014

00000000

00002B00

1899+* 1900+X45

1883 * Word

DS FD DS **XL16** DS FD DS $\mathbf{0F}$ **LGF** R1, V2ADDR

R11

0F

R5

CL8' VMLE'

A(RE44+16)

A(RE44+32)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

V22, V1044

V22, V22, V23, 1

gap

m4

gap

XL16' FFFFFFE00000001 0000000000000C40'

A(16)

FD

FD

 $\mathbf{0F}$

R11

0F

R5

VRR_C VMLE, 2

USING *, R5

OFD

A(X45)

H' 45'

X' 00'

HL1'2'

A(16)

A(RE45)

CL8' VMLE'

A(RE45+16)

A(RE45+32)

XL16

A(RE44)

DC

DC

DC

DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

VMLE

VST

BR

DC

DC

DC

DC

DS

DC

DC

DC

DC

DC

DC

DC

DC

DC

VL

LGF

VL

VMLE

VST

BR

DC

DC

DROP

DROP

v22, 0(R1)R1, V3ADDR v23, 0(R1)V22, V22, V23, 2 V22, V1045

use v23 to test decoder test instruction (dest is a source) save v1 output

use v22 to test decoder

return

load v3 source

xl16 expected result

ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					03 Apr 2025	15: 36: 19	Page	43
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00002B48 00002B50 00002B58	00000000 00000C40 FFFFFFF 00019000 00000038 EEEEEEFA			1911	DC	XL16' FFFFFFFF00019	0000 00000038EEEEEEFA'	v2		
	FFFFFFF 00019000 00000038 0EEEEEFA			1912	DC	XL16' FFFFFFFF00019	0000 000000380EEEEFA'	v 3		
00002B70 00002B70		00002B70		1913 1914 1915+ 1916+	VRR_C DS USING	VMLE, 2 OFD	base for test data and	boot moutin		
00002B70 00002B74	00002BB0 002E 00	00002B70		1917+T46 1918+	DC DC	A(X46) H' 46' X' 00'	address of test routine test number	test routii	ie	
00002B76 00002B77 00002B78	02 E5D4D3C5 40404040			1919+ 1920+ 1921+	DC DC DC	HL1'2' CL8'VMLE'	m4 instruction name			
00002B80 00002B84 00002B88	00002BE8 00002BF8 00000010			1922+ 1923+ 1924+	DC DC DC		address of v2 source address of v3 source result length			
00002B8C 00002B90 00002B98	00002BD8 00000000 00000000 00000000 00000000			1925+REA46 1926+ 1927+V1046	DC DS DS	A(RE46) FD XL16	result address gap V1 output			
00002BA0 00002BA8	00000000 00000000 00000000 00000000			1928+ 1929+*	DS		gap			
00002BB0 00002BB0 00002BB6 00002BC 00002BC2	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 2EA4		00000010 00000000 00000014 00000000	1930+X46 1931+ 1932+ 1933+ 1934+ 1935+	DS LGF VL LGF VL VMLE	OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 2	load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest	is a source	~e)	
00002BCE 00002BD4 00002BD8	E760 5028 080E 07FB		00002B98	1936+ 1937+ 1938+RE46	VST BR DC	V22, V1046 R11 OF	save v1 output return xl16 expected result	is a source		
00002BD8 00002BD8 00002BE0	FE050206 04191810 0051B52F 85A6B1A0			1939+ 1940	DROP DC	R5 XL16' FE05020604191	810 0051B52F85A6B1A0'	result		
00002BE8 00002BF0 00002BF8	FF020304 05060750 090A0B0C 0D0E0F7F FF020304 05060750			1941 1942	DC DC		0750 090A0B0C0D0E0F7F' 0750 090A0B780D0E0F7F'	v2 v3		
	090A0B78 OD0E0F7F			1943 1944		VMLE, 2		, 0		
00002C08 00002C08 00002C08	00002C48	00002C08		1945+ 1946+ 1947+T47	DS USING DC	OFD *, R5	base for test data and address of test routine	test routii	ıe	
00002C08 00002C0C 00002C0E 00002C0F	00002C48 002F 00 02			1947+147 1948+ 1949+ 1950+	DC DC DC	H' 47' X' 00'	test number			
00002C0F 00002C10 00002C18 00002C1C	E5D4D3C5 40404040 00002C80 00002C90			1950+ 1951+ 1952+ 1953+	DC DC DC	CL8' VMLE' A(RE47+16)	instruction name address of v2 source address of v3 source			
00002C20 00002C24 00002C28	00000010 00002C70 00000000 00000000			1954+ 1955+REA47 1956+	DC DC DS	A(16) A(RE47)	result length result address			
00002C30 00002C38 00002C40	00000000 00000000 00000000 00000000 000000			1957+V1047 1958+	DS DS	XL16 FD	gap V1 output gap			
							O I			

FF010102 02030328

0405053C 0607073F

E5D4D3C5 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 2EA4

E760 5028 080E

FE030100 FC000000

0009131E A8ADB1B4 FF020304 05060750

090A0B0C 0D0E0F7F

07FB

00002D28 FF000000 0000000A

00002D30 0101010F 0101010F

00002CE0

00002D18

00002D28

00000010

00002D08

0030

00

02

00002C90

00002C98

00002CA0

00002CA0

00002CA0

00002CA4

00002CA6

00002CA7

00002CA8

00002CB0

00002CB4

00002CB8

00002CBC

00002CC0

00002CC8

00002CD0

00002CD8

00002CE0

00002CE0

00002CE6

00002CEC

00002CF2

00002CF8

00002CFE

00002D04

00002D08

00002D08

00002D08

00002D10

00002D18

00002D20

ADDR2

00000000

0000014

00000000

00002C30

00002CA0

STM

1962+

1963+

1964+

1965+

1966+

1967+

1969+

1970

1971

1988+

00000010

0000000

0000014

00000000

00002CC8

1968+RE47

LGF R1, V2ADDR v22, 0(R1)VL R1, V3ADDR LGF v23, 0(R1)VL V22, V22, V23, 2 **VMLE**

R11

0F

VST

BR

DC

DC

DC

V22, V1047

load v3 source use v23 to test decoder test instruction (dest is a source)

save v1 output return

load v2 source

use v22 to test decoder

xl16 expected result

DROP R5 XL16' FE040103FF0B0A08 0024558DB7CDD2D0' result

gap

v2XL16' FF02030405060750 090A0B0C0D0E0F7F'

1972 DC XL16' FF01010202030328 0405053C0607073F' $\mathbf{v3}$

1973 1974 VRR_C VMLE, 2 **OFD** 1975+ DS

USING *, R5 1976+ base for test data and test routine 1977+T48 A(X48) DC 1978+ DC H' 48'

address of test routine test number

X' 00' 1979 +DC 1980+ DC HL1'2' m4 CL8' VMLE' 1981+ DC instruction name A(RE48+16) 1982+ DC address of v2 source 1983+ DC A(RE48+32) address of v3 source DC A(16) 1984+ result length 1985+REA48 A(RE48) DC result address

DS 1986+ FD gap V1 output 1987+V1048 DS **XL16**

1989+* 1990+X48 0F DS

DS

1991+ LGF R1, V2ADDR load v2 source v22, 0(R1)1992+ VL use v22 to test decoder

FD

1993+ R1, V3ADDR load v3 source **LGF** v23, 0(R1) 1994+ VL use v23 to test decoder

V22, V22, V23, 2 1995+ **VMLE** test instruction (dest is a source) V22, V1048 1996+ **VST** save v1 output BR **R11**

1997+ return 1998+RE48 0F DC xl16 expected result DROP 1999+ **R5**

2000 DC XL16' FE030100FC000000 0009131EA8ADB1B4' resul t

2001 DC XL16' FF02030405060750 090A0B0C0D0E0F7F' v22002 DC XL16' FF0000000000000 0101010F0101010F' $\mathbf{v3}$

2003 2004 *-----

2005 * VMLO - Vector Multiply Logical Odd

2006 *-----

2007 * Byte

ASIM VCI.	0. 7. 0 2vector-e7-0	5- mar cr pr y					03 Apr 2023	15: 50: 19 Page	43
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00002D38				2008 2009+	DS	VMLO, O OFD			
00002D38 00002D38 00002D3C	00002D78 0031	00002D38		2010+ 2011+T49 2012+	USING DC DC	A(X49) H' 49'	base for test data and t address of test routine test number	test routine	
00002D3E 00002D3F 00002D40	00 00 E5D4D3D6 40404040			2013+ 2014+ 2015+	DC DC DC	X' 00' HL1' 0' CL8' VML0'	m4 instruction name		
00002D48 00002D4C 00002D50	00002DB0 00002DC0 00000010			2016+ 2017+ 2018+	DC DC DC	A(RE49+16) A(RE49+32) A(16)	address of v2 source address of v3 source result length		
00002D54 00002D58 00002D60	00002DA0 00000000 00000000 00000000 00000000			2019+REA49 2020+ 2021+V1049	DC DS DS	A(RE49) FD XL16	result address gap V1 output		
00002D68 00002D70	00000000 00000000 00000000 00000000			2022+ 2023+*	DS	FD	gap		
00002D78 00002D78 00002D7E 00002D84	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	2024+X49 2025+ 2026+ 2027+	DS LGF VL LGF	OF R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
00002D8A 00002D90 00002D96	E771 0000 0806 E766 7000 0EA5 E760 5028 080E		00000000 00002D60	2028+ 2029+ 2030+	VL VML0 VST	v23, 0(R1) V22, V22, V23, 0 V22, V1049	use v23 to test decoder test instruction (dest save v1 output	is a source)	
00002D9C 00002DA0 00002DA0	07FB			2031+ 2032+RE49 2033+	BR DC DROP	R11 OF R5	return xl16 expected result		
00002DA0 00002DA8 00002DB0	00000000 00000271 00000000 0000F424 FF000000 00000019			2034	DC DC	XL16' 000000000000	0271 000000000000F424' 0019 38000000000000FA'	resul t	
00002DB8 00002DC0	38000000 000000FA FF000000 00000019			2036	DC			v3	
00002DC8	38000000 000000FA			2037 2038		VMLO, O			
00002DD0 00002DD0 00002DD0	00002E10	00002DD0		2039+ 2040+ 2041+T50	DS USING DC	A(X50)	base for test data and taddress of test routine	test routine	
00002DD4 00002DD6 00002DD7	0032 00 00			2042+ 2043+ 2044+	DC DC DC	H' 50' X' 00' HL1' 0'	test number m4		
00002DD8 00002DE0 00002DE4	E5D4D3D6 40404040 00002E48 00002E58			2045+ 2046+ 2047+	DC DC DC	CL8' VML0' A(RE50+16) A(RE50+32)	instruction name address of v2 source address of v3 source		
00002DE8 00002DEC 00002DF0	00000010 00002E38 00000000 00000000			2048+ 2049+REA50 2050+	DC DC DS	A(16) A(RE50) FD	result length result address		
00002DF8 00002E00 00002E08	00000000 00000000 00000000 00000000 000000			2051+V1050 2052+	DS DS	XL16 FD	gap V1 output gap		
00002E10 00002E10			00000010	2053+* 2054+X50 2055+	DS LGF	OF R1, V2ADDR	load v2 source		
00002E16 00002E16 00002E22	E761 0000 0806 E310 5014 0014 E771 0000 0806		0000000 00000000 00000014 00000000	2056+ 2057+ 2058+	VL LGF VL	v22, O(R1) R1, V3ADDR v23, O(R1)	use v22 to test decoder load v3 source use v23 to test decoder		

ASMA Ver.	0. 7. 0 zvector-e7-0	9-multiply					03 Apr 2025	15: 36: 19 Pa	age	46
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00002E28 00002E2E	E766 7000 0EA5 E760 5028 080E		00002DF8	2059+ 2060+	VML0 VST	V22, V22, V23, 0 V22, V1050	test instruction (dest save v1 output	is a source)	
00002E34 00002E38 00002E38	07FB		0000210	2061+ 2062+RE50 2063+	BR DC DROP	R11 OF R5	return xl16 expected result			
00002E38	00040010 00241900			2064	DC		1900 0064384000B6FA09'	result		
00002E40 00002E48	00643840 00B6FA09 FF020304 05060750			2065	DC		0750 090A0B780C0D0EFD'	$\mathbf{v2}$		
00002E50 00002E58 00002E60	090A0B78 0C0D0EFD FF020304 05060750 090A0B78 0D0E0FFD			2066	DC	XL16' FF0203040506	0750 090A0B780D0E0FFD'	v 3		
00002E68				2067 2068 2069+	VRR_C DS	VMLO, O OFD				
00002E68 00002E68 00002E6C	00002EA8 0033	00002E68		2070+ 2071+T51 2072+	USING DC DC		base for test data and address of test routine test number	test routine		
00002E6E 00002E6F 00002E70	00 00 E5D4D3D6 40404040			2073+ 2074+ 2075+	DC DC DC	X' 00' HL1' 0' CL8' VML0'	m4 instruction name			
00002E78 00002E7C 00002E80	00002EE0 00002EF0 00000010			2076+ 2077+ 2078+	DC DC DC	A(RE51+16) A(RE51+32) A(16)	address of v2 source address of v3 source result length			
00002E84 00002E88 00002E90	00002ED0 00000000 00000000 00000000 00000000			2079+REA51 2080+ 2081+V1051	DC DS DS	A(RE51) FD XL16	result address gap V1 output			
00002E98 00002EA0	00000000 00000000 00000000 00000000			2082+ 2083+*	DS	FD	gap			
00002EA8 00002EA8 00002EAE	E310 5010 0014 E761 0000 0806		00000010 00000000	2084+X51 2085+ 2086+	DS LGF VL	OF R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
00002EB4 00002EBA 00002EC0	E310 5014 0014 E771 0000 0806 E766 7000 0EA5		00000014 00000000	2087+ 2088+ 2089+	LGF VL VML0	R1, V3ADDR v23, O(R1) V22, V22, V23, O	load v3 source use v23 to test decoder test instruction (dest	is a source)	
00002EC6 00002ECC 00002ED0	E760 5028 080E 07FB		00002E90	2090+ 2091+ 2092+RE51	VST BR DC	V22, V1051 R11 OF	save v1 output return xl 16 expected result	is a source,	,	
00002ED0 00002ED0 00002ED8	00020008 00120C80 00321C20 005BFB06			2093+ 2094	DROP DC	R5	0C80 00321C20005BFB06'	result		
00002EE0	FF020304 05060750 090A0B78 0C0D0EFD			2095	DC	XL16' FF0203040506	0750 090A0B780C0D0EFD'	v2		
00002EF0	FF010102 02030328			2096	DC	XL16' FF0101020203	0328 0405053C060707FE'	v 3		
00002EF8	0405053C 060707FE			2097 2098		VMLO, O				
00002F00 00002F00	00000E40	00002F00		2099+ 2100+	DS USING		base for test data and	test routine		
00002F00 00002F04 00002F06	00002F40 0034			2101+T52 2102+ 2103+	DC DC DC	A(X52) H' 52' X' 00'	address of test routine test number			
00002F06 00002F07	00 00			2103+ 2104+	DC DC	HL1' 0'	m4			
00002F08 00002F10 00002F14	E5D4D3D6 40404040 00002F78 00002F88			2105+ 2106+ 2107+	DC DC DC	CL8' VML0' A(RE52+16) A(RE52+32)	instruction name address of v2 source address of v3 source			
				• • •		(

resul t

v2

OBJECT CODE

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 OEA5

E760 5028 080E

0000000 00000320

000A0708 000DFC03 FF020304 05060750

090A0B78 OCODOEFD

FF000000 0000000A

00002FD8

00003010

00003020

0000010

00003000

0035

00

01

0101010F 010101FF

E5D4D3D6 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 1EA5

E760 5028 080E

00000000 00000271

00000000 DF15CC24

FFFF0000 00000019

00380000 1000EEFA

07FB

07FB

00000010

00002F68

ADDR1

00002F98

ADDR2

00000010

0000000

0000014

00000000

00002F28

STM

2108+

2110+

2112+

2115+

2116+

2117+

2118+

2119+

2120+

2121+

2123+

2124

2125

2126

2127

2129

2130+

2131+

2133+

2134+

2135+

2136+

2137+

2138+

2139 +

2141+

2143+

2146+

2147+

2148+

2149+

2150+

2151+

2152+

2154+

2155

2156

2153+RE53

00000010

00000000

00000014

00000000

00002FC0

2144+*

2145+X53

2140+REA53

2142+V1053

2132+T53

2128 * Hal fword

2122+RE52

2113+*

2114+X52

2109+REA52

2111+V1052

L_OC

00002F18

00002F1C

00002F20

00002F28

00002F30

00002F38

00002F40

00002F40

00002F46

00002F4C

00002F52

00002F58

00002F5E

00002F64

00002F68

00002F68

00002F68

00002F70

00002F78

00002F80

00002F88

00002F90

00002F98

00002F98

00002F98

00002F9C

00002F9E

00002F9F

00002FA0

00002FA8

00002FAC

00002FB0

00002FB4

00002FB8

00002FC0

00002FC8

00002FD0

00002FD8

00002FD8

00002FDE

00002FE4

00002FEA

00002FF0

00002FF6

00002FFC

00003000

00003000

00003000

00003008

00003010

00003018

gap

gap

return

XL16' 000000000000271 0000000DF15CC24'

XL16' FFFF000000000019 003800001000EEFA'

save v1 output

xl16 expected result

A(16)

FD

FD

0F

R11

0F

R5

VRR_C VMLO, 1

USING *, R5

OFD

A(X53)

H' 53'

X' 00'

HL1'1'

A(16)

FD

FD

0F

R11

0F

R5

XL16

A(RE53)

CL8' VML0'

A(RE53+16)

A(RE53+32)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

V22, V1053

V22, V22, V23, 1

XL16

A(RE52)

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

V22, V1052

V22, V22, V23, 0

DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

VMLO

VST

BR

DC

DC

DC

DC

DS

DC

DC

DC

DC

DC

DC

DC

DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

VMLO

VST

BR

DC

DC

DC

DROP

DROP

		ector- e7- 09	1 0					03 Apr 2025	15: 36: 19	Page	48
LOC	OBJECT	CODE	ADDR1	ADDR2	STM						
00003020 00003028	FFFF0000 0 00380003				2157	DC	XL16' FFFF000000000	0019 003800038000EEFA'	v3		
					2158 2159		VML0, 1				
00003030			0000000		2160+	DS	OFD * Dr	have Contract data and a	4 4. 9		
00003030 00003030	00003070		00003030		2161+ 2162+T54	USI NG DC	*, K 5 A(X54)	base for test data and taddress of test routine	test routi	ne	
00003030	0036				2163+	DC	H' 54'	test number			
00003036	00				2164+	DC	X' 00'				
00003037	01 E5D4D2D6	40404040			2165+	DC	HL1'1'	m4			
00003038 00003040	E5D4D3D6 4 000030A8	40404040			2166+ 2167+	DC DC	CL8' VML0' A(RE54+16)	instruction name address of v2 source			
00003044	000030B8				2168+	DC	A(RE54+32)	address of v3 source			
00003048	00000010				2169+	DC	A(16)	result length			
0000304C	00003098	0000000			2170+REA54 2171+	DC DC	A(RE54) FD	result address			
00003050 00003058	00000000				2171+ 2172+V1054	DS DS	XL16	gap V1 output			
00003060	00000000				21/2/1001		ALL 10	vi oucpue			
00003068	00000000	0000000			2173+ 2174+*	DS	FD	gap			
00003070					2175+X54	DS	OF				
00003070	E310 5010			00000010	2176+	LGF	R1, V2ADDR	load v2 source			
00003076 0000307C	E761 0000 E310 5014			00000000 0000014	2177+ 2178+	VL LGF	v22, O(R1) R1, V3ADDR	use v22 to test decoder load v3 source			
00003078	E771 0000			00000014	2179+	VL	v23, 0(R1)	use v23 to test decoder			
00003088	E766 7000				2180+	VMLO	V22, V22, V23, 1	test instruction (dest	is a sour	ce)	
0000308E 00003094	E760 5028 07FB	080E		00003058	2181+ 2182+	VST BR	V22, V1054 R11	save v1 output			
00003094	U/FD				2182+ 2183+RE54	DC	OF	return xl16 expected result			
00003098					2184+	DROP	R5	•			
00003098 000030A0	00091810 (00838840 (2185	DC	XL16' 0009181000357	7900 0083884000EFA309'	resul t		
000030A8 000030B0	FF020304 (090A0B78 (05060750			2186	DC	XL16' FF02030405060	0750 090A0B780C0D0EFD'	v2		
000030B8	FF020304 090A0B78	05060750			2187	DC	XL16' FF02030405060	0750 090A0B780D0E0FFD'	v3		
3000000	JUJAUDIU (ODOLOTED			2188 2189	VDD C	VMLO, 1				
000030C8					2189 2190+	DS	OFD				
000030C8			000030C8		2191+	USING	*, R5	base for test data and t	test routi	ne	
000030C8	00003108				2192+T55	DC	A(X55)	address of test routine			
000030CC 000030CE	0037 00				2193+ 2194+	DC DC	H' 55' X' 00'	test number			
000030CE	01				2195+	DC	HL1' 1'	m4			
000030D0	E5D4D3D6 4	40404040			2196+	DC	CL8' VML0'	instruction name			
000030D8	00003140				2197+	DC DC	A(RE55+16)	address of v2 source			
000030DC 000030E0	00003150 00000010				2198+ 2199+	DC DC	A(RE55+32) A(16)	address of v3 source result length			
000030E4	00003130				2200+REA55	DC	A(RE55)	result address			
000030E8	00000000				2201+	DS	FD	gap V1 output			
000030F0 000030F8	00000000				2202+V1055	DS	XL16	VI output			
00003018	00000000				2203+	DS	FD	gap			
00003108	E910 5010	0014		00000010	2204+* 2205+X55	DS	OF				
00003108	E310 5010	0014		00000010	2206+	LGF	R1, V2ADDR	load v2 source			

DC

DC

H' 57'

X' 00'

test number

2254+

2255+

000031FC

000031FE

0039

DROP

2305+ 2306

000032F8

000032F8

00193C6D 77F57900

R5

XL16' 00193C6D77F57900 00AA6E5898D42101'

resul t

	0. 7. 0 zvector- e7- 0	1 0					03 Apr 2025	15: 36: 19	Page	51
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00003300 00003308 00003310	00AA6E58 98D42101 FF020304 05060750 090A0B0C 0D0E0F7F			2307	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	v2		
	FF020304 05060750 090A0B78 0D0E0F7F			2308	DC	XL16' FF02030405060	0750 090A0B780D0E0F7F'	v3		
00003328				2309 2310 2311+	VRR_C DS	VMLO, 2 OFD				
00003328 00003328 0000332C	00003368 003B	00003328		2312+ 2313+T59 2314+	USING DC DC	*, R5 A(X59) H' 59'	base for test data and address of test routine test number	test routi	ne	
0000332E 0000332F 00003330	00 02 E5D4D3D6 40404040			2315+ 2316+ 2317+	DC DC DC	X' 00' HL1' 2' CL8' VML0'	m4 instruction name			
00003338 0000333C 00003340	000033A0 000033B0 00000010			2318+ 2319+ 2320+	DC DC DC	A(RE59+16) A(RE59+32) A(16)	address of v2 source address of v3 source result length			
00003344 00003348 00003350	0000010 00003390 00000000 00000000 00000000 00000000			2321+REA59 2322+ 2323+V1059	DC DS DS	A(RE59) FD XL16	result address gap V1 output			
00003358 00003360	0000000 0000000 0000000 00000000 0000000			2324+ 2325+*	DS	FD	gap			
00003368 00003368 0000336E	E310 5010 0014 E761 0000 0806		00000010 00000000	2326+X59 2327+ 2328+	DS LGF VL	0F R1, V2ADDR v22, 0(R1)	load v2 source use v22 to test decoder			
00003374 0000337A 00003380	E310 5014 0014 E771 0000 0806 E766 7000 2EA5		00000014 00000000	2329+ 2330+ 2331+	LGF VL VML0	R1, V3ADDR v23, O(R1) V22, V22, V23, 2	load v3 source use v23 to test decoder test instruction (dest	is a sour	ce)	
00003386 0000338C 00003390	E760 5028 080E 07FB		00003350	2332+ 2333+ 2334+RE59	VST BR DC	V22, V1059 R11 OF	save v1 output return x116 expected result			
00003390 00003390 00003398	000A1B30 90F71480 004EB01D FF5B4941			2335+ 2336	DROP DC	R5 XL16' 000A1B3090F71	1480 004EB01DFF5B4941'	resul t		
000033A0 000033A8 000033B0	FF020304 05060750 090A0B0C 0D0E0F7F FF010102 02030328			2337 2338	DC DC		0750 090A0B0C0D0E0F7F' 0328 0405053C0607073F'	v2 v3		
	0405053C 0607073F			2339 2340		VMLO, 2				
000033C0 000033C0 000033C0 000033C4 000033C6	00003400 003C 00	000033C0		2341+ 2342+ 2343+T60 2344+ 2345+	DS USING DC DC DC	OFD *, R5 A(X60) H' 60' X' 00'	base for test data and address of test routine test number		ne	
000033C7 000033C8 000033D0 000033D4	02 E5D4D3D6 40404040 00003438 00003448			2346+ 2347+ 2348+ 2349+	DC DC DC DC	HL1' 2' CL8' VML0' A(RE60+16) A(RE60+32)	m4 instruction name address of v2 source address of v3 source			
000033D8 000033DC 000033E0 000033E8	00000010 00003428 00000000 00000000 00000000 00000000			2350+ 2351+REA60 2352+ 2353+V1060	DC DC DS DS	A(16) A(RE60) FD XL16	result length result address gap V1 output			
000033F0 000033F8	00000000 00000000 00000000 00000000			2354+	DS	FD	gap			

load v3 source

use v23 to test decoder

2454+

00000000

VL

v23, 0(R1)

000035DA E771 0000 0806

2488+RE64

2489+

2490

2491

2492

2499+

2500+

2501+

2502+

2503 +

V22, V22, V23, 0 **VME VST** V22, V1064 BR **R11** DC 0F

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

save v1 output return xl16 expected result

XL16' 000100000000000 0009000B000C000E'

return

m4

gap

XL16' FF0000000000000 0101010F010101FF' $\mathbf{v3}$

2493 2494 * Halfword

2495 VRR_C VME, 1 2496+ DS **OFD** USING *, R5 2497+ 2498+T65 A(X65) DC

base for test data and test routine address of test routine test number

instruction name address of v2 source

000036BE 00 000036BF 01 000036C0 E5D4C540 40404040 000036C8 00003730

0041

000036F8

ASMA Ver. 0.7.0 zvector-e7-09-multiply

ADDR1

00003620

000036B8

ADDR2

000035B0

STM

2455+

2456+

2457+

2459+

2460

2461

2462

2463 2464

2465+

2466+

2468+

2469+

2470+

2471+

2472+

2473+

2474+

2476 +

2478+

2481+

2482+

00000010

00000000

0000014

00000000

00003648

2479+* 2480+X64

2475+REA64

2477+V1064

2467+T64

2458+RE63

VME

VST

BR

DC

DC

DC

DC

DS

DC

DC

DC

DC

DC

DC

DC

DC

DC

DS

DS

DS

DS

LGF

VL

LGF

VL

DROP

DC

DC

DC

DC

DC

DC

DC

DC

DROP

V22, V22, V23, 0

V22, V1063

R11

0F

R5

VRR_C VME, 0

USING *, R5

OFD

A(X64)

H' 64'

X' 00'

HL1'0'

A(16)

FD

FD

0F

R5

H' 65'

X' 00'

HL1'1'

CL8' VME'

A(RE65+16)

XL16

A(RE64)

CL8' VME'

A(RE64+16)

A(RE64+32)

OBJECT CODE

00010003 000A0015

00240037 00480062

FF020304 05060750

090A0B78 OCODOEFD

FF010102 02030328

0405053C 060707FE

E5D4C540 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 OEA6

E760 5028 080E

00010000 00000000

0009000B 000C000E

FF020304 05060750

090A0B78 OCODOEFD FF000000 0000000A

0101010F 010101FF

07FB

00003660

00003698

000036A8

00000010

00003688

0040

00

00

E766 7000 OEA6

E760 5028 080E

07FB

L_OC

000035E0

000035E6

000035EC

000035F0

000035F0

000035F0

000035F8

00003600

00003608

00003610

00003618

00003620

00003620

00003620

00003624

00003626

00003627

00003628

00003630

00003634

00003638

0000363C

00003640

00003648

00003650

00003658

00003660

00003660

00003666

0000366C

00003672

00003678

0000367E

00003684

00003688

00003688

00003688

00003690

00003698

000036A0

000036A8

000036B0

000036B8

000036B8

000036B8

000036BC

LOC	OBJECT	CODE	ADDR1	ADDR2	STMT						
0037D8 0037E0	FF020304 090A0B78				2553	DC	XL16' FF02030405060	0750 090A0B780D0E0FFD'	v3		
					2554 2555	VRR_C	VMF 1				
0037E8					2556+	DS DS	OFD .				
0037E8			000037E8		2557+	USING		base for test data and t	est routi	ne	
037E8	00003828				2558+T67	DC	A(X67)	address of test routine			
037EC	0043				2559+	DC	H' 67'	test number			
037EE	00				2560+	DC	X' 00'				
037EF	01 E5D46540	40404040			2561+	DC	HL1' 1'	m4			
037F0 037F8	E5D4C540 00003860	40404040			2562+ 2563+	DC DC	CL8' VME' A(RE67+16)	instruction name address of v2 source			
037FC	00003870				2564+	DC	A(RE67+32)	address of v2 source			
03800	00000010				2565+	DC	A(16)	result length			
03804	00003850				2566+REA67	DC	A(RE67)	result address			
003808	00000000	0000000			2567+	DS	FD				
003810	00000000				2568+V1067	DS	XL16	gap V1 output			
003818	0000000				0500	D.C	TID				
003820	0000000	0000000			2569+	DS	FD	gap			
003828					2570+* 2571+X67	DS	OF				
03828	E310 5010	0014		00000010	2571+A07 2572+	LGF	R1, V2ADDR	load v2 source			
0382E	E761 0000			00000010	2573+	VL	v22, O(R1)	use v22 to test decoder			
03834	E310 5014			00000014	2574+	LGF	R1, V3ADDR	load v3 source			
0383A	E771 0000			00000000	2575+	VL	v23, 0(R1)	use v23 to test decoder			
003840	E766 7000	1EA6			2576+	VME	V22, V22, V23, 1	test instruction (dest	is a sour	ce)	
03846	E760 5028	080E		00003810	2577+	VST	V22, V1067	save v1 output			
00384C	07FB				2578+	BR	R11	return			
003850					2579+RE67	DC	OF	xl16 expected result			
003850 003850	0000FD02	000A1R19			2580+ 2581	DROP DC	R5	IB12 002455320048A25B'	resul t		
03858	00245532				2001	ЪС	ALIO 0000FD02000A	IDIA UUAHJJJAUUHOAAJD	1 esui c		
03860	FF020304				2582	DC	XL16' FF02030405060	0750 090A0B780C0D0EFD'	v2		
03868	090A0B78	OCODOEFD									
03870	FF010102				2583	DC	XL16' FF01010202030	0328 0405053C060707FE'	v3		
03878	0405053C	U6U7U7FE			2584						
					2585	VRR_C	VME 1				
03880					2586+	DS	OFD				
03880			00003880		2587+	USING		base for test data and t	est routi	ne	
03880	000038C0				2588+T68	DC	A(X68)	address of test routine			
003884	0044				2589+	DC	H' 68'	test number			
03886 03887	00 01				2590+ 2591+	DC DC	X' 00' HL1' 1'	m/			
03888	E5D4C540	40404040			2591+ 2592+	DC DC	CL8' VME'	m4 instruction name			
03890	000038F8	10101010			2593+	DC	A(RE68+16)	address of v2 source			
03894	00003908				2594+	DC	A(RE68+32)	address of v3 source			
03898	0000010				2595+	DC	A(16)	result length			
0389C	000038E8				2596+REA68	DC	A(RE68)	result address			
038A0	0000000				2597+	DS	FD	gap			
038A8	0000000				2598+V1068	DS	XL16	V1 output			
038B0 038B8	0000000 0000000				2599+	DS	FD	gan			
OUODO	3000000				2600+*	טע	ΙU	gap			
							0.11				
0038C0					2601+X68	DS	OF				

ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					03 Apr 2025	15: 36: 19 Page	57
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000038D2 000038D8	E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 1EA6		00000000 00000014 00000000	2603+ 2604+ 2605+ 2606+	VL LGF VL VME	v22, 0(R1) R1, V3ADDR v23, 0(R1) V22, V22, V23, 1	use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest	is a source)	
000038DE 000038E4 000038E8	E760 5028 080E 07FB		000038A8	2607+ 2608+ 2609+RE68	VST BR DC	V22, V1068 R11 OF	return xl16 expected result		
000038E8 000038E8 000038F0	0000FE00 00000000 0009130A 000C190D			2610+ 2611	DROP DC	R5 XL16' 0000FE000000	0000 0009130A000C190D'	result	
000038F8	FF020304 05060750			2612	DC	XL16' FF02030405060	0750 090A0B780C0D0EFD'	v2	
00003908	FF000000 0000000A 0101010F 010101FF			2613	DC	XL16' FF00000000000	000A 0101010F010101FF'	v3	
				2614 2615 * Word 2616		VME, 2			
00003918 00003918 00003918 0000391C 0000391E	00003958 0045 00	00003918		2617+ 2618+ 2619+T69 2620+ 2621+	DS USING DC DC DC	A(X69) H' 69' X' 00'	base for test data and taddress of test routine test number	test routine	
0000391F 00003920	02 E5D4C540 40404040			2622+ 2623+	DC DC	HL1' 2' CL8' VME'	m4 instruction name		
00003928 0000392C	00003990 000039A0			2624+ 2625+	DC DC	A(RE69+16) A(RE69+32)	address of v2 source		
00003930 00003934 00003938	00000010 00003980 00000000 00000000			2626+ 2627+REA69 2628+	DC DC DS	A(16) A(RE69) FD	result length result address gap		
00003940 00003948 00003950	00000000 00000000 00000000 00000000 000000			2629+V1069 2630+	DS DS	XL16 FD	V1 output		
00003958				2631+* 2632+X69	DS	OF	gap		
0000395E	E761 0000 0806		00000010 00000000	2633+ 2634+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder		
	E310 5014 0014 E771 0000 0806		00000014 00000000	2635+ 2636+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder		
00003970 00003976 0000397C	E766 7000 2EA6 E760 5028 080E 07FB		00003940	2637+ 2638+ 2639+	VME VST BR	V22, V22, V23, 2 V22, V1069 R11	test instruction (dest save v1 output return	is a source)	
00003980 00003980				2640+RE69 2641+	DC DROP	OF R5	xl16 expected result		
00003980	00000000 00000001			2642	DC		0001 000000000000C40'	resul t	
00003988 00003990 00003998	00000000 00000C40 FFFFFFF 00019000 00000038 EEEEEEFA			2643	DC	XL16' FFFFFFFF00019	9000 00000038EEEEEFA'	v2	
000039A0				2644 2645	DC	XL16' FFFFFFFF00019	9000 000000380EEEEFA'	v3	
000039B0 000039B0		000039В0		2646 2647+ 2648+	VRR_C DS USING	VME, 2 OFD *, R5	base for test data and	test routine	
000039B0 000039B4 000039B6	000039F0 0046 00			2649+T70 2650+ 2651+	DC DC DC	A(X70) H' 70' X' 00'	address of test routine test number		

		9- mul ti pl y					03 Apr 2025	15: 30: 19	Page	
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00039B7	02			2652+	DC	HL1' 2'	m4			
00039B8	E5D4C540 40404040			2653+	DC	CL8' VME'	instruction name			
00039C0	00003A28			2654+	DC	A(RE70+16)	address of v2 source			
00039C4	00003A38			2655+	DC	A(RE70+32)	address of v3 source			
00039C8	0000010			2656+	DC	A(16)	result length			
00039CC	00003A18			2657+REA70	DC	A(RE70)	result address			
00039D0	0000000 00000000			2658+	DS	FD	gap V1 output			
00039D8	0000000 00000000			2659+V1070	DS	XL16	V1 output			
00039E0 00039E8	00000000 00000000 0000000 00000000			2660+	DS	FD	gap			
				2661+*			8 1			
00039F0				2662+X70	DS	0F				
00039F0	E310 5010 0014		00000010	2663+	LGF	R1, V2ADDR	load v2 source			
00039F6	E761 0000 0806		00000000	2664+	VL	v22, 0(R1)	use v22 to test decoder			
00039FC	E310 5014 0014		00000014	2665+	LGF	R1, V3ADDR	load v3 source			
0003A02	E771 0000 0806		0000000	2666+	VL	v23, 0(R1)	use v23 to test decoder			
	E766 7000 2EA6			2667+	VME	V22, V22, V23, 2	test instruction (dest	is a source	e)	
0003A0E	E760 5028 080E		000039D8	2668+	VST	V22, V1070	save v1 output			
0003A14	07FB			2669+	BR	R11	return			
0003A18				2670+RE70	DC	OF	xl16 expected result			
0003A18				2671+	DROP	R5	-			
0003A18	FFFF0004 0C191810			2672	DC	XL16' FFFF00040C19	1810 0051B52F85A6B1A0'	resul t		
	0051B52F 85A6B1A0									
	FF020304 05060750 090A0B0C 0D0E0F7F			2673	DC	XL16' FF0203040506	0750 090A0B0C0D0E0F7F'	v2		
0003A38	01020304 05060750 090A0B78 0D0E0F7F			2674	DC	XL16' 010203040506	0750 090A0B780D0E0F7F'	v3		
0003A40	USUAUB/8 UDUEUF/F			2675 2676	VRR C	VME, 2				
0003A48				2677+	DS DS	OFD .				
0003A48		00003A48		2678+	USING		base for test data and t	est routin	ıe	
0003A48	00003A88			2679+T71	DC	A(X71)	address of test routine			
0003A4C	0047			2680+	DC	H' 71'	test number			
0003A4E	00			2681+	DC	X' 00'				
0003A4F	02			2682+	DC	HL1' 2'	m4			
	E5D4C540 40404040			2683+	DC	CL8' VME'	instruction name			
0003A58	00003AC0			2684+	DC	A(RE71+16)	address of v2 source			
	00003AD0			2685+	DC	A(RE71+32)	address of v3 source			
0003A60	0000010			2686+	DC	A(16)	result length			
0003A64	00003AB0			2687+REA71	DC	A(RE71)	result address			
	0000000 00000000			2688+	DS	FĎ				
UUU3A68										
	0000000 00000000			2689+V1071	DS	XL16	V1 output			
0003A70 0003A78	0000000 00000000					XL16	gap V1 output			
0003A70 0003A78				2690+		XL16 FD				
0003A70 0003A78 0003A80	0000000 00000000			2690+ 2691+*	DS DS	FD	V1 output gap			
0003A70 0003A78 0003A80 0003A88	00000000 00000000 00000000 00000000			2690+ 2691+* 2692+X71	DS DS DS	FD OF	gap			
0003A70 0003A78 0003A80 0003A88 0003A88	00000000 00000000 00000000 00000000 E310 5010 0014		00000010	2690+ 2691+* 2692+X71 2693+	DS DS DS LGF	FD OF R1, V2ADDR	gap load v2 source			
0003A70 0003A78 0003A80 0003A88 0003A88 0003A8E	00000000 00000000 00000000 00000000 E310 5010 0014 E761 0000 0806		00000000	2690+ 2691+* 2692+X71 2693+ 2694+	DS DS DS LGF VL	FD OF R1, V2ADDR v22, O(R1)	gap load v2 source use v22 to test decoder			
0003A70 0003A78 0003A80 0003A88 0003A88 0003A94	00000000 00000000 00000000 00000000 E310 5010 0014 E761 0000 0806 E310 5014 0014		0000000 0000014	2690+ 2691+* 2692+X71 2693+ 2694+ 2695+	DS DS LGF VL LGF	FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decoder load v3 source			
0003A70 0003A78 0003A80 0003A88 0003A88 0003A94 0003A9A	00000000 00000000 00000000 00000000 E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		00000000	2690+ 2691+* 2692+X71 2693+ 2694+ 2695+ 2696+	DS DS LGF VL LGF VL	FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder			
0003A70 0003A78 0003A80 0003A88 0003A8E 0003A94 0003A9A 0003AA0	00000000 00000000 00000000 000000000 E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 2EA6		0000000 0000014 0000000	2690+ 2691+* 2692+X71 2693+ 2694+ 2695+ 2696+ 2697+	DS DS LGF VL LGF VL VME	FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 2	load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest	is a sourc	ce)	
0003A70 0003A78 0003A80 0003A88 0003A8E 0003A94 0003A9A 0003AA0 0003AA6	00000000 00000000 00000000 000000000 E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 2EA6 E760 5028 080E		0000000 0000014	2690+ 2691+* 2692+X71 2693+ 2694+ 2695+ 2696+ 2697+ 2698+	DS DS LGF VL LGF VL VME VST	FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 2 V22, V1071	load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output	is a sourc	ce)	
0003A70 0003A78 0003A80 0003A88 0003A8E 0003A94 0003A9A 0003AA0 0003AA6 0003AAC	00000000 00000000 00000000 000000000 E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 2EA6		0000000 0000014 0000000	2690+ 2691+* 2692+X71 2693+ 2694+ 2695+ 2696+ 2697+ 2698+ 2699+	DS DS LGF VL LGF VL VME VST BR	FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 2 V22, V1071 R11	load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return	is a sourc	ce)	
0003A78 0003A88 0003A88 0003A8E 0003A94 0003A9A 0003AA0 0003AA6 0003AAC 0003AB0	00000000 00000000 00000000 000000000 E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 2EA6 E760 5028 080E		0000000 0000014 0000000	2690+ 2691+* 2692+X71 2693+ 2694+ 2695+ 2696+ 2697+ 2698+ 2699+ 2700+RE71	DS DS LGF VL LGF VL VME VST BR DC	FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 2 V22, V1071 R11 OF	load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output	is a sourc	ce)	
0003A70 0003A78 0003A80 0003A88 0003A8E 0003A94 0003A9A 0003AA0 0003AAC 0003AB0 0003AB0	00000000 00000000 00000000 000000000 E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806 E766 7000 2EA6 E760 5028 080E		0000000 0000014 0000000	2690+ 2691+* 2692+X71 2693+ 2694+ 2695+ 2696+ 2697+ 2698+ 2699+	DS DS LGF VL LGF VL VME VST BR	FD OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) V22, V22, V23, 2 V22, V1071 R11 OF R5	load v2 source use v22 to test decoder load v3 source use v23 to test decoder test instruction (dest save v1 output return xl16 expected result	is a source	ce)	

ASMA Ver.	0. 7. 0 zvector- e7- 0	9-multiply					03 Apr 2025	15: 36: 19	Page	59
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00003AB8 00003AC0 00003AC8	0024558D B7CDD2D0 FF020304 05060750 090A0B0C 0D0E0F7F			2703	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	v2		
00003AD0 00003AD8	00010102 02030328 0405053C 0607073F			2704	DC	XL16' 0001010202030	0328 0405053C0607073F'	v 3		
				2705 2706	VRR C	VME, 2				
00003AE0				2707+	DS DS	OFD C				
00003AE0 00003AE0 00003AE4	00003B20 0048	00003AE0		2708+ 2709+T72 2710+	USI NG DC DC	A(X72) H' 72'	base for test data and address of test routine test number		ıe	
00003AE6 00003AE7	00 02 EFFACE 40 40404040			2711+ 2712+	DC DC	X' 00' HL1' 2'	m4			
00003AE8 00003AF0	E5D4C540 40404040 00003B58			2713+ 2714+	DC DC	CL8' VME' A(RE72+16)	instruction name address of v2 source			
00003AF4	00003B68			2715+	DC	A(RE72+32)	address of v3 source			
00003AF8 00003AFC	00000010 00003B48			2716+ 2717+REA72	DC DC	A(16) A(RE72)	result length result address			
00003B00	00000000 00000000			2718+	DS	FD				
00003B08	0000000 00000000			2719+V1072	DS	XL16	gap V1 output			
00003B10 00003B18	00000000 00000000 00000000 00000000			2720+ 2721+*	DS	FD	gap			
00003B20 00003B20	E310 5010 0014		00000010	2722+X72 2723+	DS LGF	OF R1, V2ADDR	load v2 source			
00003B26	E761 0000 0806		00000010	2724+	VL	v22, 0(R1)	use v22 to test decoder			
00003B2C 00003B32	E310 5014 0014 E771 0000 0806		00000014 00000000	2725+ 2726+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder			
00003B38	E766 7000 2EA6			2727+	VME	V22, V22, V23, 2	test instruction (dest	is a sourc	: e)	
00003B3E 00003B44	E760 5028 080E 07FB		00003B08	2728+ 2729+	VST BR	V22, V1072 R11	save v1 output return			
00003B48	0.12			2730+RE72	DC	0F	xl16 expected result			
00003B48 00003B48 00003B50	00000000 00000000 0009131E A8ADB1B4			2731+ 2732	DROP DC	R5 XL16' 000000000000000	0000 0009131EA8ADB1B4'	resul t		
00003B58	FF020304 05060750			2733	DC	XL16' FF02030405060	0750 090A0B0C0D0E0F7F'	v2		
00003B60 00003B68	090A0B0C 0D0E0F7F 00000000 0000000A			2734	DC	XL16' 0000000000000	000A 0101010F0101010F'	v3		
00003B70	0101010F 0101010F			2735 2736 *						
				2737 * VMD 2738 *		ctor Multiply Odd				
				2739 * Byte 2740	VPR C	VMD, O				
00003B78		000000000		2741+	DS	OFD	1			
00003B78 00003B78	00003BB8	00003B78		2742+ 2743+T73	USI NG DC	*, R5 A(X73)	base for test data and address of test routine		1e	
00003B78 00003B7C 00003B7E	0049 00			2744+ 2745+	DC DC	H' 73' X' 00'	test number			
00003B7E	00			2746+	DC	HL1' 0'	m4			
00003B80	E5D4D640 40404040			2747+ 2748+	DC	CL8' VMD'	instruction name			
00003B88 00003B8C	00003BF0 00003C00			2748+ 2749+	DC DC	A(RE73+16) A(RE73+32)	address of v2 source address of v3 source			
00003B90 00003B94	00000010 00003BE0			2750+ 2751+REA73	DC DC	A(16) A(RE73)	result length result address			

							_	_	
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
0003B98	00000000 00000000			2752+	DS	FD	gap		
0003BA0	00000000 00000000			2753+V1073	DS	XL16	gap V1 output		
003BA8	00000000 00000000			0754.	DC	EN			
0003BB0	00000000 00000000			2754+ 2755+*	DS	FD	gap		
0003BB8				2756+X73	DS	0F			
0003BB8	E310 5010 0014		00000010	2757+	LGF	R1, V2ADDR	load v2 source		
0003BBE	E761 0000 0806		00000000	2758+	VL	v22, 0(R1)	use v22 to test decoder		
0003BC4	E310 5014 0014		00000014	2759+	LGF	R1, V3ADDR	load v3 source		
0003BCA 0003BD0	E771 0000 0806 E766 7000 0EA7		0000000	2760+ 2761+	VL VMD	v23, 0(R1) V22, V22, V23, 0	use v23 to test decoder test instruction (dest	is a source)	
003BD6	E760 7000 OEA7		00003BA0	2762+	VST	V22, V22, V23, U	save v1 output	is a source)	
0003BDC	07FB		OOOODAIO	2763+	BR	R11	return		
0003BE0				2764+RE73	DC	OF	xl16 expected result		
0003BE0				2765+	DROP	R5	<u>-</u>	_	
0003BE0	00000000 00000271			2766	DC	XL16' 0000000000000	0271 0000000000000024'	resul t	
0003BE8 0003BF0	00000000 00000024 FF000000 00000019			2767	DC	VI 16! FEOOOOOOOO	0019 3800000000000FA'	v2	
003BF8	38000000 000000FA			2101	DC	ALIO FF000000000	0019 38000000000000TA	٧L	
0003C00	FF000000 00000019			2768	DC	XL16' FF0000000000	0019 3800000000000FA'	v3	
0003C08	38000000 000000FA								
				2769					
000010				2770		VMO, O			
003C10 003C10		00003C10		2771+ 2772+	DS USI NG	0FD * D5	base for test data and	tost moutine	
003C10	00003C50	00003C10		2772+ 2773+T74	DC	A(X74)	address of test routine	test routine	
003C14	004A			2774+	DC	H' 74'	test number		
0003C16	00			2775+	DC	X' 00'			
0003C17	00			2776+	DC	HL1' 0'	m4		
0003C18	E5D4D640 40404040			2777+	DC	CL8' VMD'	instruction name		
0003C20 0003C24	00003C88 00003C98			2778+ 2779+	DC DC	A(RE74+16) A(RE74+32)	address of v2 source address of v3 source		
003C24	00000010			2780+	DC	A(16)	result length		
0003C2C	00003C78			2781+REA74	DC	A(RE74)	result address		
0003C30	0000000 00000000			2782+	DS	FD			
0003C38	0000000 00000000			2783+V1074	DS	XL16	gap V1 output		
0003C40	00000000 00000000			0704	D.C.	TID.			
0003C48	00000000 00000000			2784+ 2785+*	DS	FD	gap		
003C50				2786+X74	DS	0F			
003C50	E310 5010 0014		0000010	2787+	LGF	R1, V2ADDR	load v2 source		
003C56	E761 0000 0806		00000000	2788+	VL	v22, 0(R1)	use v22 to test decoder		
003C5C	E310 5014 0014		00000014		LGF	R1, V3ADDR	load v3 source		
003C62	E771 0000 0806		0000000		VL	v23, 0(R1)	use v23 to test decoder	•	
0003C68 0003C6E	E766 7000 0EA7 E760 5028 080E		00003C38	2791+ 2792+	VMO VST	V22, V22, V23, 0 V22, V1074	test instruction (dest	is a source)	
003C6E	07FB		00003636	2792+ 2793+	BR	V22, V1074 R11	save v1 output return		
003C78	U.12			2794+RE74	DC	0F	xl16 expected result		
003C78				2795+	DROP	R 5	-		
003C78	00040010 00241900			2796	DC	XL16' 000400100024	1900 0064384000B60009'	resul t	
003C80	00643840 00B60009			0707	DΩ	VI 101 EE00000 40500	OTTO ODOLODZOGODOTED!	0	
003C88	FF020304 05060750			2797	DC	XL16' FFU2U3U4U5U6	0750 090A0B780C0D0EFD'	v2	
0003C90 0003C98	090A0B78 0C0D0EFD FF020304 05060750			2798	DC	XI 16' FF0202040506	0750 090A0B780D0E0FFD'	v3	
003C36	090A0B78 0D0E0FFD			~ 1 JU	DC	ALIU TTU&UJU4UJUU	O'OO OOOAOD'OODOEUTTD	VJ	
	COULDE TO OPOLICITY			2799					

VL

LGF

VL

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

use v22 to test decoder

use v23 to test decoder

load v3 source

00003D86

00003D8C

00003D92

E761 0000 0806

E310 5014 0014

E771 0000 0806

00000000

00000014

00000000

2848+

2849+

2850+

		ector-e7-0	9- mar er pr y					03 Apr 2023	15: 36: 19 Page	•
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI					
003D98	E766 7000				2851+	VMD	V22, V22, V23, 0	test instruction (dest	is a source)	
003D9E	E760 5028	080E		00003D68	2852+	VST	V22, V1076	save v1 output		
003DA4	07FB				2853+	BR	R11	return		
003DA8					2854+RE76	DC	OF	xl16 expected result		
003DA8	0000000	0000000			2855+	DROP	R5	0220 00010700000000000		
003DA8 003DB0	00000000 000A0708				2856	DC	XL16, 00000000000000	0320 000A0708000D0003'	resul t	
003DB8	FF020304				2857	DC	YI 16' FF0203040506	0750 090A0B780C0D0EFD'	v2	
003DC0	090A0B78				2001	ьс	ALIO 110203040300	0730 030A0D700C0D0L1D	∀ ≈	
003DC8	FF000000				2858	DC	XL16' FF00000000000	000A 0101010F010101FF'	v3	
003DD0	0101010F				7000			00000	, •	
					2859					
					2860 * Hal fwor					
					2861	VRR_C				
003DD8			00000000		2862+	DS	OFD			
003DD8	00002E19		00003DD8		2863+	USING		base for test data and		
003DD8 003DDC	00003E18 004D				2864+T77 2865+	DC DC	A(X77) H' 77'	address of test routine test number		
OO3DDE	004D 00				2866+	DC DC	X' 00'	test number		
003DDF	01				2867+	DC	HL1' 1'	m4		
003DE0	E5D4D640	40404040			2868+	DC	CL8' VMD'	instruction name		
003DE8	00003E50				2869+	DC	A(RE77+16)	address of v2 source		
003DEC	00003E60				2870 +	DC	A(RE77+32)	address of v3 source		
003DF0	0000010				2871+	DC	A(16)	result length		
003DF4	00003E40				2872+REA77	DC	A(RE77)	result address		
003DF8	00000000				2873+	DS	FD	gap		
003E00	0000000				2874+V1077	DS	XL16	V1 output		
003E08	00000000				0075	DC	ED			
003E10	00000000	JUUUUUUU			2875+ 2876+*	DS	FD	gap		
003E18					2877+X77	DS	0F			
003E18	E310 5010	0014		00000010	2878+	LGF	R1, V2ADDR	load v2 source		
003E1E	E761 0000			00000000	2879+	VL	v22, 0(R1)	use v22 to test decoder		
	E310 5014			00000014			R1, V3ADDR	load v3 source		
003E2A	E771 0000			00000000			v23, 0(R1)	use v23 to test decoder		
003E30	E766 7000	1EA7			2882+		V22, V22, V23, 1	test instruction (dest	is a source)	
)03E36	E760 5028	080E		00003E00		VST	V22, V1077	save v1 output		
003E3C	07FB				2884+	BR	R11	return		
003E40					2885+RE77	DC	OF	xl16 expected result		
003E40 003E40	00000000	00000971			2886+ 2887	DROP DC	R5	0271 00000000121CC24'	magul +	
)03E48	00000000				2001	DС	XL16 000000000000	0271 000000001210024	result	
003E50	FFFF0000				2888	DC	XI.16' FFFF00000000	0019 003800001000EEFA'	v2	
003E58	00380000				2000	ЪС	ALIO IIII0000000	OUTO OUGOOOGOTOOOLLI A	V ~	
003E60	FFFF0000				2889	DC	XL16' FFFF00000000	0019 003800038000EEFA'	v3	
003E68	00380003									
					2890					
					2891	VRR_C				
003E70			00000		2892+	DS	OFD TO THE PERSON OF THE PERSO			
003E70	00000000		00003E70		2893+	USING		base for test data and		
	00003EB0				2894+T78		A(X78)	address of test routine		
	004E				2895+	DC DC	H' 78' X' 00'	test number		
003E74										
003E70 003E74 003E76	00				2896+ 2897 ₊			m/l		
003E74		10404040			2897+ 2898+	DC DC	HL1' 1' CL8' VMD'	m4 instruction name		

DC

XL16' FF02030405060750 090A0B780C0D0EFD'

v2

2948

00003F80

00003F88

FF020304 05060750

090A0B78 OCODOEFD

base for test data and test routine

address of test routine

test number

L₀C

00004078

0000407E

00004084

0000408A

00004090

00004096

0000409C

000040A0

000040A0

000040A0

000040A8

000040B0

000040B8

000040C0

000040C8

000040D0

000040D0

000040D0

000040D4

000040D6

000040D7

000040D8

000040E0

000040E4

000040E8

000040EC

000040F0

000040F8

00004100

00004108

00004110

00004110

00004116 0000411C

00004122

00004128

0000412E

00004134

00004138

00004138

00004138

00004140

00004148

00004150

00004158

00004160

00004168

00004168

00004168

0000416C

0000416E

OBJECT CODE

E310 5010 0014

E310 5014 0014

E771 0000 0806

E766 7000 2EA7

00000002 71000000

FF012345 4FEDCC24 **FFFFFFF 00019000**

00000038 EEEEEEFA

FFFFFFF 00019000

00000038 OEEEEFA

E5D4D640 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 2EA7

E760 5028 080E

00193C6D 77F57900

00AA6E58 98D42101

FF020304 05060750

090A0B0C 0D0E0F7F FF020304 05060750

090A0B78 0D0E0F7F

000041A8

0053

00

00004168

3043+

3044+

3046+

3047 +

3045+T83

DS

DC

DC

DC

OFD

A(X83)

H' 83'

X' 00'

USING *, R5

07FB

00004110

00004148 00004158

00000010

00004138

0052

00

02

E760 5028 080E

07FB

E761 0000 0806

00004268

00000000 323C4920

XL16' 00000000323C4920 000D1B2B60616771'

result

ASMA Ver.	0. 7. 0 zvector-e7-0	9-multiply						03 Apr 202	5 15: 36: 19	Page	67
LOC	OBJECT CODE	ADDR1	ADDR2	STMI							
00004270 00004278 00004280	000D1B2B 60616771 FF020304 05060750 090A0B0C 0D0E0F7F			3099	DC	XL16' F	F02030405060750 090A0	DBOCODOEOF7F'	v2		
00004280 00004288 00004290	FF000000 0000000A 0101010F 0101010F			3100	DC	XL16' F	F0000000000000 01010)10F0101010F'	v3		
				3101 3102							
00004298	00000000			3103	DC	F' 0'	END OF TABLE				
0000429C	0000000			3104 3105 *	DC	F' 0'					
				3106 * table 3107 *	of poi	nters t	o individual load tes	st			
000042A0				3108 E7TESTS 3109	DS PTTAB	OF LE					
000042A0	00001070			3110+TTABLE	DS	OF					
000042A0 000042A4	000010B8 00001150			3111+ 3112+	DC DC	A(T1) A(T2)					
000042A4	00001130 000011E8			3113+	DC	A(T3)					
000042AC	00001280			3114+	DC	A(T4)					
000042B0	00001318			3115+	DC	A(T5)					
000042B4 000042B8	000013B0 00001448			3116+ 3117+	DC DC	A(T6) A(T7)					
000042BC	000014E0			3118+	DC	A(T8)					
000042C0	00001578			3119+	DC	A(T9)					
000042C4	00001610			3120+	DC	A(T10)					
000042C8 000042CC	000016A8 00001740			3121+ 3122+	DC DC	A(T11) A(T12)					
000042CC 000042D0	00001740 000017D8			3123+	DC DC	A(T13)					
000042D4	00001870			3124+	DC	A(T14)					
000042D8	00001908			3125+	DC	A(T15)					
000042DC 000042E0	000019A0 00001A38			3126+ 3127+	DC DC	A(T16) A(T17)					
000042E0 000042E4	00001A38 00001AD0			3128+	DC	A(T18)					
000042E8	00001B68			3129+	DC	A(T19)					
000042EC	00001C00			3130+	DC	A(T20)					
000042F0	00001C98			3131+	DC	A(T21)					
000042F4 000042F8	00001D30 00001DC8			3132+ 3133+	DC DC	A(T22) A(T23)					
000042FC	00001E60			3134+	DC	A(T24)					
00004300	00001EF8			3135+	DC	A(T25)					
00004304	00001F90			3136+	DC	A(T26)					
00004308 0000430C	00002028 000020C0			3137+ 3138+	DC DC	A(T27) A(T28)					
00004300	00002000			3139+	DC DC	A(T29)					
00004314	000021F0			3140+	DC	A(T30)					
00004318	00002288			3141+	DC	A(T31)					
0000431C	00002320			3142+	DC	A(T32)					
00004320 00004324	000023B8 00002450			3143+ 3144+	DC DC	A(T33) A(T34)					
00004324	00002450 000024E8			3145+	DC	A(T35)					
0000432C	00002580			3146+	DC	A(T36)					
00004330	00002618			3147+	DC	A(T37)					
00004334 00004338	000026B0 00002748			3148+ 3149+	DC DC	A(T38) A(T39)					
00004336 0000433C	000027E0			3149+ 3150+	DC DC	A(T40)					
00004340				3151+	DC	A(T41)					
						. ,					

owa ver.	0. 7. 0 zvector-e7	7-09-multiply					03	Apr 2025 15	5: 36: 19	Page	70
LOC	OBJECT CODE	ADDR1	ADDR2	STMI							
		0000016	0000001	3249 V22	EQU	22					
		0000017	00000001	3250 V23	EQU	23					
		00000018	00000001	3251 V24 3252 V25	EQU EQU	24 25					
		000001A	00000001	3253 V26	EQU	26					
		0000001B 0000001C	00000001	3254 V27 3255 V28	EQU EQU	27 28					
		0000001D	00000001	3256 V29	EQU EQU EQU EQU EQU EQU EQU EQU	22 23 24 25 26 27 28 29 30					
		0000001E 0000001F	00000001	3257 V30 3258 V31	EQU EQU	30 31					
				3259							
				3260	END						

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
							101	100									
EGIN	Ī	00000200	2	164	130	160	161	162									
TLRO	F	0000048C	4	360	174	175	176	177									
ECNUM	C	00001073	16	411	274	276	282	284									
TEST	4	0000000	64	425	223												
TESTS	F	000042A0	4	3108	216												
IT	X	00001047	18	406	275	283											
DTEST	Ū	0000031E	1	260	221												
J	Ĭ	00000470	$\overline{4}$	350	209	263											
JPSW	Ď	00000470	Q	348	350	200											
			0	250	330												
I LCONT	U	0000030E	1		979	001											
ILED	F	00001000	4	388	252	261											
I LMSG	Ū	0000030A	1	244	234												
ILPSW	D	00000478	8	352	354												
I LTEST	I	00000488	4	354	264												
0001	F	00000280	8	193	197	198	200										
AGE	1	0000000	17408	0													
	Ū	00000400	1	372	373	374	375										
4	Ŭ	00010000	1	374	3.0	J, 1	5.0										
•	Ü	00010007	1	429	281												
	Ü		1	375	۵01												
	U	00100000	1		900	000											
G	1	000003A8	4	310	208	293											
GCMD	Č	000003F6	9	340	323	324											
GMSG	C	000003FF	95	341	317	338	315										
GMVC	I	000003F0	6	338	321												
GOK	I	000003BE	2	319	316												
GRET	I	000003DE	4	334	327	330											
GSAVE	F	000003E4	4	337	313	334											
EXTE7	Ū	000002D4	ī	218	237	255											
PNAME	Č	00000000	8	431	279	200											
	U		0	373	213												
AGE	U	00001000	1		075	070	077	000	004	005							
2T3	C	0000105D	18	409	275	276	277	283	284	285							
RTLINE	C	00001008	16	394	401	292											
RTLNG	U	000003F	1	401	291												
TM4	C	00001044	2	399	285												
TNAME	C	00001033	8	397	279												
TNUM	Č	00001018	3	395	277												
	Ŭ	00000000	1	3206	124	174	177	197	199	200	201	206	225	226	251	252	290
	U	3000000	1	0200	291	294	310	313	315	317	319	334	~~0	~~0	201	202	200
	TI	0000001	1	3207					262				550	560	501	560	500
	U	0000001	1	32U/	207	232	233	261 610		292 621	324	338	559 650	560 651	561 652	562 681	589 689
					590	591	592	619	620	621	622	649	650	651	652	681	682
					683	684	711	712	713	714	741	742	743	744	771	772	773
					774	802	803	804	805	832	833	834	835	862	863	864	865
					892	893	894	895	926	927	928	929	956	957	958	959	986
					987	988	989	1016	1017	1018	1019	1047	1048	1049	1050	1077	1078
					1079	1080	1107	1108	1109	1110	1137	1138	1139	1140	1168	1169	1170
					1171	1198	1199	1200	1201	1228	1229	1230	1231	1258	1259	1260	1261
					1292	1293	1294	1295	1322	1323	1324	1325	1352	1353	1354	1355	1382
					1383	1384	1385	1413	1414	1415	1416	1443	1444	1445	1446	1473	1474
					1475												
						1476	1503	1504	1505	1506	1534	1535	1536	1537	1564	1565	1566
					1567	1594	1595	1596	1597	1624	1625	1626	1627	1659	1660	1661	1662
					1689	1690	1691	1692	1719	1720	1721	1722	1749	1750	1751	1752	1780
					1781	1782	1783	1810	1811	1812	1813	1840	1841	1842	1843	1870	1871
					1872	1873	1901	1902	1903	1904	1931	1932	1933	1934	1961	1962	1963
					1964	1991	1992	1993	1994	2025	2026	2027	2028	2055	2056	2057	2058
					2085	2086	2087	2088	2115	2116	2117	2118	2146	2147	2148	2149	2176
					2177	2178	2179	2206	2207	2208	2209	2236	~ - 10	~,	2239	2267	2268

ASMA Ver. 0.7.0	zvector	- e7- 09- mul t	iply									03 Apr	2025	15: 36:	19 Pa	ge	72
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFEREN	CES											
					2360 2 2481 2 2573 2 2665 2 2760 2 2878 2	270 229 391 239 482 248 574 253 666 269 787 278	2 2393 3 2484 5 2602 3 2694 8 2789 60 2881	2299 2394 2512 2603 2695 2790 2908	2300 2421 2513 2604 2696 2817 2909	2327 2422 2514 2605 2723 2818 2910	2328 2423 2515 2633 2724 2819 2911	2329 2424 2542 2634 2725 2820 2938	2330 2451 2543 2635 2726 2847 2939	2357 2452 2544 2636 2757 2848 2940	2358 2453 2545 2663 2758 2849 2941	2359 2454 2572 2664 2759 2850 2968	
R10 R11	U U	0000000A 0000000B	1 1	3216 3217	3061 3 162 229 898 1298 1 1695 1 2091 2 2487 2	970 297 062 308 171 17 230 56 932 96 328 135 725 175 121 215 518 254 914 294	9 3090 2 5 595 2 992 8 1388 5 1786 2 2182 8 2578	3000 3091 625 1022 1419 1816 2212 2608 3005	3001 3092 655 1053 1449 1846 2242 2639 3035	687 1083 1479 1876 2273 2669 3065	717 1113 1509 1907 2303 2699 3095	747 1143 1540 1937 2333 2729	777 1174 1570 1967 2363 2763	808 1204 1600 1997 2397 2793	3059 838 1234 1630 2031 2427 2823	3060 868 1264 1665 2061 2457 2853	
R12 R13 R14 R15 R2	U U U U	000000C 000000D 000000E 000000F 00000002	1 1 1 1 1	3218 3219 3220 3221 3208	216 245 208	219 23 270 29 273 23	254 27 298 24 281	282	290	293	294	311	313	319	320	321	
R3 R4 R5	U U U	00000003 00000004 00000005	1 1 1	3209 3210 3211	219 666 870	329 33 220 22 689 69 877 90 085 109	3 271 6 719 0 911	296 726 934 1122	544 749 941 1145	567 756 964 1153	574 779 971 1176	597 787 994 1183	604 810 1001 1206	627 817 1024 1213	634 840 1032 1236	657 847 1055 1243	
					1266 1 1458 1 1667 1 1855 1 2063 2	277 130 481 148 674 169 878 188 070 209 275 228	1307 8 1511 7 1704 6 1909 3 2100	1330 1519 1727 1916 2123 2312	1337 1542 1734 1939 2131 2335	1360 1549 1757 1946 2154 2342	1367 1572 1765 1969 2161 2365	1390 1579 1788 1976 2184 2376	1398 1602 1795 1999 2191 2399	1421 1609 1818 2010 2214 2406	1428 1632 1825 2033 2221 2429	1451 1644 1848 2040 2244 2436	
R6 R7	U U	00000006 0000007	1 1	3212 3213	2459 2 2648 2 2855 2	466 248 671 267 863 288 067 307	8 2701 6 2893	2520 2708 2916	2527 2731 2923	2550 2742 2946	2557 2765 2953	2580 2772 2976	2587 2795 2984	2610 2802 3007	2618 2825 3014	2641 2832 3037	
R8 R9 RE1 RE10 RE11 RE12	U U F F F	0000008 0000009 00001120 00001678 00001710 000017A8	1 1 4 4 4 4	3214 3215 566 839 869 899	161 550 823 853	164 16 168 16 551 55 824 82 854 85 884 88	9 171 3 6 6	168									
RE13 RE14 RE15 RE16 RE17 RE18	F F F F F	00001840 000018D8 00001970 00001A08 00001AA0 00001B38	4 4 4 4 4 4	933 963 993 1023 1054 1084	917 947 977 1007 1 1038 1	918 92 948 95 978 98 008 101 039 104 069 107	0 0 0 0 0 1										
RE19 RE2 RE20	F F F	00001BD0 000011B8 00001C68	4 4 4	1114 596	1098 1 580	099 110 581 58 129 113	1 3										

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFER	FNCFS				-	36: 19	8	7
E72	F	00003B48	4	2730	2714	2715	2717						
E73	F	00003BE0	4	2764	2748	2749	2751						
E74	F	00003C78	4	2794	2778	2779	2781						
E75	F	00003D10	4	2824	2808	2809	2811						
E76	F	00003DA8	4	2854	2838	2839	2841						
E77	r r	00003E40	4	2885	2869	2870	2872						
E78	F	00003ED8	4	2915	2899	2900	2902						
E 79	F F	00003F70 00001548	4	2945 778	2929 762	2930 763	2932 765						
E 8 E 80	r E	00001348	4 4	2975	2959	2960	763 2962						
E81	r F	00004008 000040A0	4	3006	2990	2991	2902 2993						
E82	F	000040A0 00004138	4	3036	3020	3021	3023						
E83	F	00004138 000041D0	4	3066	3050	3051	3053						
E84	F	00004150	4	3096	3080	3081	3083						
E9	F	00004200 000015E0	4	809	793	794	796						
EA1	Δ	000013E0 000010D4	4	553	733	734	, 50						
EA10	A	000010D4 0000162C	4	826									
EA11	A	0000102C	4	856									
EA12	A	000010C4 0000175C	4	886									
EA13	Ä	0000175C	4	920									
EA14	Ä	00001714 0000188C	4	950									
EA15	Ä	00001924	4	980									
EA16	Ä	000019BC	$\overline{4}$	1010									
EA17	A	00001656 00001A54	$\overline{4}$	1041									
EA18	Ä	00001AEC	$\overline{4}$	1071									
EA19	Ä	00001B84	$\overline{4}$	1101									
EA2	Ā	0000116C	4	583									
EA20	Ā	00001C1C	$\bar{4}$	1131									
EA21	A	00001CB4	4	1162									
EA22	A	00001D4C	4	1192									
EA23	A	00001DE4	4	1222									
E A24	A	00001E7C	4	1252									
EA25	A	00001F14	4	1286									
E A26	A	00001FAC	4	1316									
E A27	A	00002044	4	1346									
EA28	A	000020DC	4	1376									
EA29	A	00002174	4	1407									
EA3	A	00001204	4	613									
EA30	A	0000220C	4	1437									
EA31	Ą	000022A4	4	1467									
EA32	A	0000233C	4	1497									
EA33	A	000023D4	4	1528									
EA34	A	0000246C	4	1558									
EA35	A	00002504	4	1588									
EA36	A	0000259C	4	1618									
EA37	A	00002634	4	1653									
EA38	A	000026CC	4	1683									
EA39	A	00002764	4	1713									
EA4	A	0000129C	4	643									
EA40	A	000027FC	4	1743									
EA41	A	00002894	4	1774									
EA42	A	0000292C	4	1804									
EA43	A	000029C4	4	1834									
EA44 EA45	A	00002A5C	4	1864									
A4.)	A	00002AF4	4	1895									

CVARAT	(E) E (E > E)	T/AT TITE	T TOMOTE		Distractive	CEC			
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFEREN	CES			
32	A	000034F0	4	2407	3172				
33	A	00003588	4	2437	3173				
34	A	00003620	4	2467	3174				
35	A	000036B8	4	2498	3175				
36	A	00003750	4	2528	3176				
37	A	000037E8	4	2558	3177				
38	A	00003880	4	2588	3178				
<u>3</u> 9	A	00003918	4	2619	3179				
7	A	00001448	4	727	3117				
70	A	000039B0	4	2649	3180				
71	A	00003A48	4	2679	3181				
72	A	00003AE0	4	2709	3182				
73	A	00003B78	4	2743	3183				
7 4	A	00003C10	4	2773 2803	3184 3185				
75 76	A A	00003CA8 00003D40	4	2833	3186				
70 77	A A	00003DD8	4	2864	3187				
78	A	00003DJ8	4	2894	3188				
79	Ä	00003E70	4	2924	3189				
3	Ä	00001100 000014E0	4	757	3118				
30	Ä	00003FA0	4	2954	3190				
81	Ä	00004038	$\overline{4}$	2985	3191				
32	Ā	000040D0	$\bar{4}$	3015	3192				
33	Ā	00004168	4	3045	3193				
34	A	00004200	4	3075	3194				
9	A	00001578	4	788	3119				
ESTI NG	\mathbf{F}	00001004	4	389	226				
NUM	H	0000004	2	427		273			
SUB	A	0000000	4	426	229				
TABLE	F	000042A0	4	3110					
)	U	0000000	1	3227					
	Ü	00000001	1	3228	228				
10	U	0000000A	1	3237					
11	U	0000000B	1	3238					
12	U	000000C	1	3239					
13	U U	000000D	1	3240 3241					
14 15	Ü	0000000E 0000000F	1	3242					
16	U	00000001	1	3242					
17	Ü	00000010	1	3244					
18	ij	00000011	1	3245					
19	II .	00000012	1	3246					
FUDGE	X	00001094	16	418	228				
101	X	000010E0	16	555	564				
1010	X	00001638	16	828	837				
1011	X	000016D0	16	858	867				
1012	X	00001768	16	888	897				
1013	X	00001800	16	922	931				
1014	X	00001898	16	952	961				
1015	X	00001930	16	982	991				
1016	X	000019C8	16	1012	1021				
1017	X	00001A60	16	1043	1052				
1018	X	00001AF8	16	1073	1082				
1019	X	00001B90	16	1103	1112				
102	X	00001178	16	585	594				

SYMB0L	ТҮРЕ	VALUE	LENGTH	DEFN	REFERE	NCEC											
						NCES											
072	X	00003B08	16	2719	2728												
073	X	00003BA0	16	2753	2762												
74	X	00003C38	16	2783	2792												
)75)76	X X	00003CD0	16	2813 2843	2822 2852												
)77)77	X	00003D68 00003E00	16 16	2874	2883												
77	X	00003E00	16	2904	2913												
779	X	00003E30	16	2934	2943												
18	X	00001508	16	767	776												
80	X	00003FC8	16	2964	2973												
81	X	00004060	16	2995	3004												
82	X	000040F8	16	3025	3034												
183	X	00004190	16	3055	3064												
84	X	00004228	16	3085	3094												
)9 Nitrout	X	000015A0	16	798 427	807												
UTPUT	X	00000028	16	437	233												
	U	00000002	1	3229													
	U U	00000014 00000015	1	3247 3248													
	Ü	00000013	1	3249	560	563	564	590	593	594	620	623	624	650	653	654	682
	U	0000010	1	JWIJ	685	686	712	715	716	742	745	746	772	775	776	803	806
					807	833	836	837	863	866	867	893	896	897	927	930	931
					957	960	961	987	990	991	1017	1020	1021	1048	1051	1052	1078
						1082	1108	1111	1112	1138	1141	1142	1169	1172	1173	1199	1202
						1229	1232	1233	1259	1262	1263	1293	1296	1297	1323	1326	1327
						1356	1357	1383	1386	1387	1414	1417	1418	1444	1447	1448	1474
						1478	1504	1507	1508	1535	1538	1539	1565	1568	1569	1595	1598
						1625	1628	1629	1660	1663	1664	1690	1693	1694	1720	1723	1724
						1753	1754	1781	1784	1785	1811	1814	1815	1841	1844	1845	1871
						1875	1902	1905	1906	1932	1935	1936	1962	1965	1966	1992	1995
						2026	2029	2030	2056	2059	2060	2086	2089	2090 2237	2116 2240	2119 2241	2120
						2150 2272	2151 2298	2177 2301	2180 2302	2181 2328	2207 2331	2210 2332	2211 2358	2361	2362	2392	2268 2395
						2422	2425	2426	2452	2455	2456	2482	2485	2486	2513	2516	2517
						2546	2547	2573	2576	2577	2603	2606	2607	2634	2637	2638	2664
						2668	2694	2697	2698	2724	2727	2728	2758	2761	2762	2788	2791
						2818	2821	2822	2848	2851	2852	2879	2882	2883	2909	2912	2913
					2939	2942	2943	2969	2972	2973	3000	3003	3004	3030	3033	3034	3060
						3064	3090	3093	3094								
	U	0000017	1	3250	562	563	592	593	622	623	652	653	684	685	714	715	744
					745	774	775	805	806	835	836	865	866	895	896	929	930
					959	960	989	990	1019	1020	1050	1051	1080	1081	1110	1111	1140
						1171 1356	1172 1385	1201 1386	1202 1416	1231 1417	1232 1446	1261 1447	1262 1476	1295 1477	1296 1506	1325 1507	1326 1537
						1336 1567	1568	1597	1598	1417 1627	1628	1662	1663	1692	1693	1722	1723
						1753	1783	1784	1813	1814	1843	1844	1873	1874	1904	1905	1934
						1964	1965	1994	1995	2028	2029	2058	2059	2088	2089	2118	2119
						2150	2179	2180	2209	2210	2239	2240	2270	2271	2300	2301	2330
						2360	2361	2394	2395	2424	2425	2454	2455	2484	2485	2515	2516
					2545	2546	2575	2576	2605	2606	2636	2637	2666	2667	2696	2697	2726
					2727	2760	2761	2790	2791	2820	2821	2850	2851	2881	2882	2911	2912
						2942	2971	2972	3002	3003	3032	3033	3062	3063	3092	3093	
	U	00000018	1	3251													
ļ	_																
	Ŭ U	00000019 0000001A	1	3252 3253													

ASMA Ver. 0.7.0		- e7- 09- mul t		D									03 Apr	2025	15: 36:	19 Pa	ıge	8
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	RENCES												
V28	U	0000001C	1	3255														
/29	U	0000001D	1	3256 432	550	500	610	640	601	711	711	771	909	029	969	909	096	,
/2ADDR	A	0000010	4	432	559 956	589 986	619 1016	649 1047	681 1077	711 1107	741 1137	771 1168	802 1198	832 1228	862 1258	892 1292	926 1322	
					1352	1382	1413	1443	1473	1503	1534	1564	1594	1624	1659	1689	1719	
					1749	1780	1810	1840	1870	1901	1931	1961	1991	2025	2055	2085	2115	,
					2146	2176	2206	2236	2267	2297	2327	2357	2391	2421	2451	2481	2512	
					2542 2938	2572 2968	2602 2999	2633 3029	2663 3059	2693 3089	2723	2757	2787	2817	2847	2878	2908	
V3	U	0000003	1	3230	2336	2300	2999	3029	3033	3009								
V30	Ŭ	0000001E	1	3257														
V31	Ų	000001F	1	3258														
V3ADDR	A	0000014	4	433	561	591	621	651	683	713	743	773	804	834	864	894	928	
					958 1354	988 1384	1018 1415	1049 1445	1079 1475	1109 1505	1139 1536	1170 1566	1200 1596	1230 1626	1260 1661	1294 1691	1324 1721	
					1751	1782	1812	1842	1872	1903	1933	1963	1993	2027	2057	2087	2117	
					2148	2178	2208	2238	2269	2299	2329	2359	2393	2423	2453	2483	2514	
					2544	2574	2604	2635	2665	2695	2725	2759	2789	2819	2849	2880	2910	ĺ
17. A	T T	0000004	1	2021	2940	2970	3001	3031	3061	3091								
V 4 V 5	U U	00000004 00000005	1	3231 3232														
V 6	Ŭ	00000006	1	3233														
V7	U	0000007	1	3234														
V8	U	00000008	1	3235														
V9 K0001	U	00000009 000002A8	1 1	3236 196	184	197												
K0001 K1	F	000002A8	4	558	545	197												
X10	F	00001650	$ar{4}$	831	818													
X11	F	000016E8	4	861	848													
X12	F	00001780	4	891	878													
K13 K14	F F	00001818 000018B0	4 4	925 955	912 942													
X15	F	00001948	4	985	972													
K16	F	000019E0	4	1015	1002													
X17	F	00001A78	4	1046	1033													
K18 K19	r F	00001B10 00001BA8	4		1063 1093													
X19 X2	F	00001BA8	4	588	575													
K20	F	00001C40	4	1136	1123													
X21	$\underline{\mathbf{F}}$	00001CD8	4	1167	1154													
X22	F	00001D70	4	1197	1184													
K23 K24	r F	00001E08 00001EA0	4 4		1214 1244													
X25	F	00001EA0	4		1278													
K26	F	00001FD0	4	1321	1308													
X27	F	00002068	4		1338													
K28 K29	r F	00002100 00002198	4	1381 1412	1368 1399													
X29 X3	F	00002198	4	618	605													
K30	F	00002230	4	1442	1429													
K31	F	000022C8	4		1459													
X32	F	00002360	4		1489													
K33 K34	r F	000023F8 00002490	4	1533 1563	1520 1550													
K34 K35	F	00002490	4	4	1580													
K36	F	000025C0		1623	1610													

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFEREN	CFS						
						CLS						
37	F	00002658	4	1658	1645							
38	F	000026F0	4	1688	1675							
39	F	00002788	4	1718	1705							
1	F	000012C0	4	648	635							
10	F	00002820	4	1748	1735							
41	r F	000028B8	4	1779	1766							
12	r F	00002950	4	1809	1796							
13	r	000029E8	4	1839	1826							
14	r F	00002A80	4	1869	1856							
15 16	r F	00002B18	4	1900	1887							
1 6	F	00002BB0	4	1930	1917							
17	r F	00002C48 00002CE0	4	1960	1947							
18	r E	00002CE0 00002D78	4	1990 2024	1977 2011							
19 5	r E	00002078	4	680	667							
50	r E	00001338 00002E10	4	2054	2041							
50 51	r E	00002E10	_	2084 2084	2041 2071							
52	F F	00002EA8	4	2114	2101							
53	r E	00002F40 00002FD8	4	2145	2132							
54	E L	00002118	4	2175	2162							
55	F	00003070	4	2205	2192							
56	E	00003108 000031A0	4	2235	2222							
57	E	000031A0 00003238	4	2266	2253							
58	F	00003230 000032D0	4	2296	2283							
59	F	00003250	4	2326	2313							
3	F	00003360 000013F0	4	710	697							
30	F	00003400	4	2356	2343							
81	F	00003498	$\dot{\tilde{4}}$	2390	2377							
51 62	F	00003530	$\dot{4}$	2420	2407							
33	F	000035C8	4	2450	2437							
64	F	00003660	$\overline{4}$	2480	2467							
35	F	000036F8	$\hat{4}$	2511	2498							
36	F	00003790	4	2541	2528							
67	F	00003828	$\overline{4}$	2571	2558							
38 38	F	000038C0	4	2601	2588							
39	F	00003958	4	2632	2619							
7	F	00001488	4	740	727							
70	F	000039F0	$\bar{4}$	2662	2649							
71	F	00003A88	4	2692	2679							
$7\overline{2}$	F	00003B20	$\bar{4}$	2722	2709							
73	F	00003BB8	4	2756	2743							
74	F	00003C50	4	2786	2773							
75	F	00003CE8	4	2816	2803							
76	F	00003D80	4	2846	2833							
17	F	00003E18	4	2877	2864							
78	F	00003EB0	4	2907	2894							
79	F	00003F48	4	2937	2924							
3	F	00001520	4	770	757							
30	F	00003FE0	4	2967	2954							
31	F	00004078	4	2998	2985							
32	F	00004110	4	3028	3015							
33	<u>F</u>	000041A8	4	3058	3045							
34	<u>F</u>	00004240	4	3088	3075							
9	F	000015B8	4	801 210	788 202							
C 0001	U	000002D0										

MA Ver. 0.7.0	zvector	- e7-09-mult	i pl y			03 Apr 2025 15: 36: 19 Page	82
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERENCES		
(E7TESTS)	A	00000498	4	365	216		
(E7TESTS) L2(L'MSGMSG) 1'	R F F H	000004A2	4 2	368	216 315		
64'	r F	0000049C 00000494	4 4 2	366 364	251 201		
0'	H	000004A0	2	367	310		

		REFEREN		9- mul ti	ргу									U3 Apr	2023	15: 36: 19	rage	83
CHECK TABLE CR_C	76 501 456	183 3109 542 1060 1577 2098 2616	572 1090 1607 2129 2646	602 1120 1642 2159 2676	632 1151 1672 2189 2706	664 1181 1702 2219 2740	694 1211 1732 2250 2770	724 1241 1763 2280 2800	754 1275 1793 2310 2830	785 1305 1823 2340 2861	815 1335 1853 2374 2891	845 1365 1884 2404 2921	875 1396 1914 2434 2951	909 1426 1944 2464 2982	939 1456 1974 2495 3012	969 1486 2008 2525 3042	999 1517 2038 2555 3072	1030 1547 2068 2585
						· - ·		0 0 0							-0			

