SMA Ver.	0. 7. 0 zvector- e7-	- 25 - VSTRS		15 Apr 2025 12: 39: 24 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMI
				2 ************************************
				4 * Zvector E7 instruction tests for VRR-d encoded: 5 *
				6 * E78B VSTRS - Vector String Search 7 *
				8 * James Wekel March 2025 9 ************************************
				11 ********************
				12 * 13 * basic instruction tests 14 *
				15 ************************************
				18 * Exceptions are not tested. 19 *
				20 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch 21 * obvious coding errors. None of the tests are thorough. They are 22 * NOT designed to test all aspects of any of the instructions. 23 *
				24 ************************************
				27 * * 28 * * Zvector E7 instruction tests for VRR-d encoded: 29 * *
				30 * * E78B VSTRS - Vector String Search 31 * * 32 * * #
				33 * * # This tests only the basic function of the instruction. 34 * * # Exceptions are NOT tested. 35 * * #
				36 * * 37 * mainsize 2
				38 * numcpu 1 39 * sysclear 40 * archlvl z/Arch 41 *
				42 * loadcore "\$(testpath)/zvector-e7-25-VSTRS.core" 0x0 43 *
				44 * diag8cmd enable # (needed for messages to Hercules console) 45 * runtest 5 # 46 * diag8cmd disable # (reset back to default)
				47 * 48 * *Done 49 * 50 **********************************
				50 *******************

ioni vei.	0. 7. 0 zvector-e7-	25- VSTRS					15 Apr 2025 12: 39: 24 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				52 *****	*****	********	**********	
				<b>53</b> *		K Macro - Is a Facilit	y Bit set?	
				54 * 55 *	If th	e facility hit is NOT	set, an message is issued and	
				<b>56</b> *		est is skipped.	see, an message 15 15sued and	
				57 * 58 *	Echac	k uses RO, R1 and R2		
				<b>59</b> *		ŕ		
				60 * eg. 61 *****	<b>FCHEC</b> ******	K 134, 'vector-packed-d *********	eci mal ' *************	
				62	MACRO			
				63 64 .*	FCHEC	K &BITNO, &NOTSETMSG &RITNO · F	acility bit number to check	
				<b>65</b> .*		&NOTSETMSG	: 'facility name'	
				66 67			ility bit in Byte ility bit within Byte	
				68			zirej bie wiemin byce	
				69 70 &L(1)		&L(8) 128 64 32 16 8 4 2 1	bit positions within byte	
				71			bic posicions within byte	
				72 &FBBYT 73 &FBBIT		&BITNO/8 &L((&BITNO-(&FBBYTE*8	0)+1)	
				<b>74</b> .*			0: FBBYTE=&FBBYTE, FBBIT=&FBBIT'	
				75 76	В	X&SYSNDX		
				77 *	D D	AGSISHDA	Fcheck data area	
				78 * 79 SKT&SYS	SNDX DC	C' Ski ppi ng tests:	skip messgae	
				80	DC	C&NOTSETMSG		
				81 82 Ski &Sv	DC SNDX FOU	C' (bit &BITNO) is no *-SKT&SYSNDX	t installed.'	
				83 *			facility bits	
				84 85 FB&SYS	DS NDV DS	FD 4FD	gap	
				86	DS	FD	gap	
				87 * 88 X&SYSN	DX FOII *			
				89	LA	RO, ((X&SYSNDX-FB&SYSN	(DX) /8) - 1	
				90 91	STFLE	FB&SYSNDX	get facility bits	
				92	XGR	RO, RO		
				93 94	I C N	RO, FB&SYSNDX+&FBBYTE RO, =F' &FBBIT'	get fbit byte is bit set?	
				95 96 *		XC&SYSNDX	15 DIC Sec.	
				96 * 97 * faci	lity hit	not set, issue messag	so and ovit	
				98 *	_	_		
				99 100	LA LA	RO, SKL&SYSNDX	message length message address	
				101		R1, SKT&SYSNDX R2, MSG	nessage auuress	
				102 103	В	ЕОЈ		
				104 XC&SYS	NDX EQU			
				105	MEND			

ASMA Ver.	0. 7. 0 zvector- e7- 2	25-VSTRS					15 Apr 2025 12: 39: 24 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
				107 ****** 108 * 109 *****	Low co	ore PSWs	**********	
00000000		00000000 00000000	000061FB	110 ZVE7TST 111	START		Low core addressability	
		00000140	00000000	112 113 SVOLDPS	SW EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW	
0000000 000001A0 000001A8	00000001 80000000 00000000 00000200	00000000	000001A0	115 116 117	ORG DC DC	ZVE7TST+X' 1A0' X' 000000018000000 AD(BEGIN)	z/Architecure RESTART PSW	
000001A0	0000000 00000200			117	DC	AD(DEGIN)		
000001B0 000001D0 000001D8	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	119 120 121	ORG DC DC	ZVE7TST+X' 1D0' X' 00020001800000 AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW 00'	
						·		
000001E0		000001E0	00000200	123	ORG	ZVE7TST+X' 200'	Start of actual test program	
				130 * Regi		The actual "ZVE" *************** e Mode: z/Arch	**************************************	
				131 * R0 132 * R0 133 * R1-		work) work)		
				134 * R5 135 * R6-	R7 (1	esting control tal work)	ble - current test base	
				137 * R9 138 * R10	So T	irst base register econd base register hird base register	er r	
				139 * R11 140 * R12 141 * R13	E (1	7TEST call return 7TESTS register work)		
				142 * R14 143 * R15 144 * 145 ******		ubroutine call econdary Subrouti *******	ne call or work  ***********************************	
00000200 00000200 00000200		00000200 00001200 00002200		147 148 149	USING	BEGIN, R8 BEGIN+4096, R9 BEGIN+8192, R10	FIRST Base Register SECOND Base Register THIRD Base Register	
00000202	0580 0680 0680			151 BEGIN 152 153	BALR BCTR BCTR	R8, 0	Initalize FIRST base register Initalize FIRST base register Initalize FIRST base register	
	4190 8800 4190 9800		00000800 00000800	155 156 157	LA LA	R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register	

ASMA Ver. 0.7.0 zvector-e7-25-VSTRS

LOC	ASMA Ver.	0. 7. 0 zvector- e7	- 25 - VSTRS					15 Apr 2025 12: 39: 24 Page 7
279   *result not as expected: issue massage with test number, instruction under test.   280   issue massage with test number, instruction under test.   280   issue massage with test number, instruction under test.   280   issue massage with test number and convert   280   issue massage with test number and convert   281   issue massage with test number and convert   282   issue massage with test.   281   issue massage with m	LOC	OBJECT CODE	ADDR1	ADDR2	STMF			
10000300					279 * result	not as	s expected:	
00000340 4820 5004 00000040 4826 CVD 00000040 284 Liú R2, INUM R2, DECNUM 00000348 D211 8EBR 8EA8 0000108 0001018 286 MC PRTS, EDIT 00000384 D202 8E18 8ECB 00001018 00001018 288 MC PRTS, EDIT 00000384 D202 8E18 8ECB 00001018 00001018 288 MC PRTS, EDIT 00000384 D202 8E18 8ECB 00001018 00001018 288 MC PRTS, EDIT 00000384 D202 8E18 8ECB 00001018 00001018 288 MC PRTS, EDIT 00000384 D202 8E18 8ECB 00001018 00001018 288 MC PRTS, EDIT 00000384 D202 SEE 8ECB 00000038 D201 8EE 8ECB 00000038 D201 8E4 8ECC 00001018 D0001014 294 CVD R2, DECNUM and convert 00000382 D218 EE 8ED4 00001014 294 CVD R2, DECNUM and convert 00000382 D218 EE4 8ECC 0000104 0001004 295 ED RTS, EDIT 00000382 D218 EE4 8ECC 0000104 0001004 295 ED RTS, EDIT 00000382 D218 EE4 8ECC 0000104 0001004 295 ED RTS, EDIT 00000382 D218 EE4 8ECC 0000104 0001004 295 ED RTS, EDIT 00000382 D218 EE4 8ECD 0000038 D218 EE4 8ECC 0000104 0001004 D218 D0000382 D218 EE8 8EA8 000108 0000038 D218 EE4 8ECD 00000038 D218 EE4 8ECC 0000104 0001004 D218 D0000404 D218 EE5 8ECD 0000008 D0000040 D000038 D218 EE5 8ECC 0000105 0000040 D000038 D218 EE5 8ECC 0000105 0000040 D000040 D000040 D218 EE5 0 8ECC 0000105 0000040 D000040 D000					281 * 282 *******	*****	and instruction m5,	m6
D00003AE   DEI1   SEEE   SECE   D0001018   D0001010   288   MC   PRTNAME, OPNAME   Fill in message with test #	000003A4	4E20 8ED4	00	0000004 00010D4	284 285	LH CVD	R2, TNUM R2, DECNUM	get test number and convert
DODOGO-SEA   DODOGO-SEA   DODOGO-SEA   DODOGO-SEA   DOGO-SEA   D	000003AE	DE11 8EBE 8ED4	000010BE 00	00010D4	287 288	ED	PRT3, DECNUM	fill in message with test #
000003C0	000003BA	D207 8E33 5015	00001033 00	0000015	290	MVC	PRTNAME, OPNAME	fill in message with instruction
D00003C	000003C4	4320 5007			292 293	IC	R2, M5	
000003DE	000003CC 000003D2	D211 8EBE 8EA8 DE11 8EBE 8ED4	000010BE 00 000010BE 00	00010A8 00010D4	295 296	MVC ED	PRT3, EDIT PRT3, DECNUM	
000003E6 4E20 8ED4	000003DE	B982 0022			298 299	XGR	R2, R2	
000003F6 D201 8E50 8ECC	000003E6 000003EA	4E20 8ED4 D211 8EBE 8EA8	000010BE 00	00010D4 00010A8	301 302	CVD MVC	R2, DECNUM PRT3, EDIT	and convert
00000400 4110 8E08	000003F6	D201 8E50 8ECC	00001050 00	00010CC	304 305	MVC	PRTM6(2), PRT3+14	
00000404 45F0 8226								
************************************								nessagie dadress
312   ***********************************					0 = 0			**********
00000408 5800 8358 00000558 314 L R0, =F' 1' set failed test indicator 0000040C 5000 8E00 00001000 315 ST R0, FAILED 316 00000410 41C0 C004 00000044 317 LA R12, 4(0, R12) next test address 00000414 47F0 80D4 000002D4 318 B NEXTE7 321 * end of testing; set ending psw 322 **********************************					312 *******	*****		**********
00000410 41C0 C004 00000004 317 LA R12, 4(0, R12) next test address 00000414 47F0 80D4 000002D4 318 B NEXTE7  320 ************************************			00	0000558	314	L	•	set failed test indicator
00000414 47F0 80D4 000002D4 318 B NEXTE7  320 ************************************					316			nowt tost address
321 * end of testing; set ending psw 322 ***********************************								next test address
00000418 5810 8E00       00001000 324       L R1, FAILED did a test fail?         0000041C 1211       325       LTR R1, R1         0000041E 4780 8328       00000528 326       BZ E0J       No, exit					<b>321</b> * end of	testir		*********
					324	L		lid a test fail?
							E0J	

ASMA Ver.	0. 7. 0 zvector-e7-25	5- VSTRS					15 Apr 2025 12: 39: 24 Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
				329 ******	*****	*******	**********	
				330 *	<b>RPTER</b>	ROR	Report instruction test in error	
				331 *******	*****	*******	************	
00000426	50F0 8244		00000444	333 RPTERROR		R15, RPTSAVE	Save return address	
0000042A	5050 8248		00000448	334	ST	R5, RPTSVR5	Save R5	
				335 * 336 *	lico H	orculas Diagnasa fai	r Message to console	
				337 *	use II	ercures bragnose roi	Message to consore	
0000042E	9002 8250		00000450	338	STM	RO, R2, RPTDWSAV	save regs used by MSG	
00000432	4520 8260		00000460	339	BAL	R2, MSG	call Hercules console MSG display	
00000436	9802 8250		00000450	340	LM	RO, R2, RPTDWSAV	restore regs	
0000043A	5850 8248		00000448	342	L	R5, RPTSVR5	Restore R5	
0000043E	58F0 8244		00000444	343	L	R15, RPTSAVE	Restore return address	
00000442	07FF			344	BR	R15	Return to caller	
00000444	00000000			346 RPTSAVE	DC	F' 0'	R15 save area	
00000448	00000000				DC	F' 0'	R5 save area	
00000450	00000000 00000000			349 RPTDWSAV	DC	2D' 0'	RO-R2 save area for MSG call	

ASMA Ver.	0. 7. 0 zvector-e7-2	5- VSTRS					15 Apr 2025 12: 39: 24 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				351 ******	****	******	*******
				352 *	Issue	HERCULES MESSAGE poin	ted to by R1, length in R0
				353 * 354 ******	****	<b>R2</b> = return address ***********************************	********
	4900 835C		0000055C	356 MSG	СН	RO, =H' O'	Do we even HAVE a message?
00000464	07D2			357	BNHR	R2	No, ignore
00000466	9002 829C		0000049C	359	STM	RO, R2, MSGSAVE	Save registers
	4900 835E		0000055E	361	СН	RO, = $AL2(L'MSGMSG)$	Message length within limits?
	47D0 8276		00000476	362	BNH	MSGOK	Yes, continue
00000472	4100 005F		000005F	363	LA	RO, L' MSGMSG	No, set to maximum
	1820			365 MSGOK	LR	R2, R0	Copy length to work register
	0620		00000440	366	BCTR	R2, 0	Minus-1 for execute
0000047A	4420 82A8		000004A8	367	EX	R2, MSGMVC	Copy message to O/P buffer
	4120 200A		000000A	369	LA	R2, 1+L' MSGCMD(, R2)	Calculate true command length
00000482	4110 82AE		000004AE	370	LA	R1, MSGCMD	Point to true command
	83120008			372	DC	X' 83' , X' 12' , X' 0008'	Issue Hercules Diagnose X'008'
0000048A	4780 8296		00000496	373	BZ	MSGRET	Return if successful
0000048E	1222			374 375	LTR	R2, R2	Is Diag8 Ry (R2) 0?
	4780 8296		00000496	376	BZ	MSGRET	an error occurred but coninue
00000494	0000			377 378	DC	Н' О'	CRASH for debugging purposes
J0000494	0000			376	ЪС	по	CMSH 101 debugging purposes
	9802 829C		0000049C	380 MSGRET	LM	RO, R2, MSGSAVE	Restore registers
0000049A	07F2			381	BR	R2	Return to caller
0000049C	0000000 00000000			383 MSGSAVE	DC	3F' 0'	Registers save area
000004A8	D200 82B7 1000	000004B7	00000000	384 MSGMVC	MVC	MSGMSG(0), $O(R1)$	Executed instruction
	D4E2C7D5 D6C8405C			386 MSGCMD	DC	C' MSGNOH * '	*** HERCULES MESSAGE COMMAND ***
000004B7	40404040 40404040			387 MSGMSG	DC	CL95' '	The message text to be displayed
				388			

ASMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS						15 Apr 2025 12: 39: 24 Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
								**************************************	
00000518	00020001 80000000			204	E0JPSW	DC	OD! O! V! 000200	0180000000', AD(0)	
			00000510						
00000528	B2B2 8318		00000518	396	EUJ	LPSWE	<b>EOJPSW</b>	Normal completion	
00000530	00020001 80000000			398	FAI LPSW	DC	0D' 0' , X' 000200	018000000', AD(X'BAD')	
00000540	B2B2 8330		00000530	400	FAI LTEST	LPSWE	FAILPSW	Abnormal termination	
				403				**************************************	
00000544	00000000				CTLRO	DS	F	CRO	
00000548	0000000			407		DS	F		
0000054C 00000550 00000554 00000558 0000055C 0000055E	00000040 00006074 00000003 00000001 0000 005F			409 410 411 412 413 414 415		LTORG	, =F' 64' =A(E7TESTS) =XL4' 3' =F' 1' =H' 0' =AL2(L' MSGMSG)	Literals pool	
				416 417 418	*	some (	constants		
		00000400 00001000 00010000	00000001 00000001 00000001	419 420 421	PAGE K64	EQU EQU EQU	1024 (4*K) (64*K)	One KB Size of one page 64 KB	
		00100000	00000001	422 423		EQU	(K*K)	1 MB	
		AABBCCDD OOOOODD	00000001 00000001		REG2PATT REG2LOW		X' AABBCCDD' X' DD'	Polluted Register pattern (last byte above)	

ASMA Ver.	0. 7. 0 zvector-e7-2	25- VSTRS				15 Apr 2025 12: 39: 24 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STM		
				492 ******* 493 * 494 *****	**************************************	****************
00000000 0000004	00000000 0000			496 E7TEST 497 TSUB 498 TNUM	DSECT , DC A(0) DC H'00'	pointer to test Test Number
00000006 00000007 00000008	00 00 00			499 500 M5 501 M6	DC X' 00' DC HL1' 00' DC HL1' 00'	m5 used m6 used
0000009 000000A	00 00			502 CC 503 CCMASK 504 * 505 *	DC HL1'00' DC HL1'00' CC extrtaction	cc expected not expected CC mask
000000C 0000014	00000000 00000000			506 * 507 CCPSW 508 CCFOUND	DS 2F	extract PSW after test (has CC) extracted cc
00000015 00000020 00000024 00000028	40404040 40404040 00000000 00000000 00000000			509 510 OPNAME 511 V2ADDR 512 V3ADDR 513 V4ADDR	DC CL8' ' DC A(0) DC A(0) DC A(0)	E7 name address of v2 source address of v3 source address of v4 source
0000028 000002C 0000030 0000038	0000000 0000000 0000000 0000000 0000000			514 RELEN 515 READDR 516 517 V10UTPU	DC A(0) DC A(0) DS FD	RESULT LENGTH result (expected) address gap V1 Output
0000040	0000000 0000000			518 519 520 *	DS FD	be here (from VRR-d macro)
				521 * 522 * 523 *	followed by EXPECTED RES	SULT
0001114		00000000	000061FB	525 ZVE7TST 526	CSECT , DS OF	
				528 ******* 529 * M 530 *****	**************************************	**************************************
				532 * 533 * macro	to generate indivi	dual test
				534 * 535 536 537 . *	MACRO VRR_D &I NST, &M5, &I	MB, &CC &INST - VRR-d instruction under test
				538 . * 539 . * 540 . *		&M5 - m5 field - element size &M6 - m6 field - ZS &CC - expected CC
				541 542	LCLA &XCC(4) &XC	CC has mask values for FAILED condition codes

543 &XCC(1) SETA 7 CC != 0 544 &XCC(2) SETA 11 CC != 1 545 &XCC(3) SETA 13 CC != 2 546 &XCC(4) SETA 14 CC != 3 547  548 GBLA &TNUM 549 &TNUM SETA &TNUM+1 550 551 DS OFD		0. 7. 0 zvector- e7-							15 Apr 2025 12: 39: 24 Page
S44 & & & & & & & & & & & & & & & & & &	)C	OBJECT CODE	ADDR1	ADDR2	STMI				
S44 & & & & & & & & & & & & & & & & & &					543	&XCC(1)	SETA	7	CC != 0
546 & & CC(4)   SETA   13									CC != 1
SATE									
S48   STATUM   SETA & STRUM-1   SETA &						&XCC(4)	SETA	14	CC != 3
S44 STNUM   SETA   STNUM-1							CDI A	OTNIIM	
S50						Q.TNIIM			
S51						&INUM	SEIA	&INUNET	
S53							DS	OFD	
S54 TETNUM   DC   A(XETNUM)   address of test routine test number							<b>USING</b>	*, <b>R</b> 5	base for test data and test routine
S55							D.C.	A (NOTESTITE)	
S56						T&TNUM			
557									test number
558   DC   HI.1* & MC   m6 used									m5 used
S59									
Section   Sect					<b>559</b>		DC		CC
S62   DS   2F   extracted PSW after test (has CC)					<b>560</b>			HL1' &XCC(&CC+1)'	CC failed mask
S63   DC   X'FF'   extracted CC, if test failed					561		DC	OF.	A L DOWN CO
S64									
S65							שנ	л ГГ	extracted CC, 11 test falled
See   DC   A (RE&TNUM-16)   address of v2 source							DC	CL8' &INST'	instruction name
S67   DC   A(RE&TNUM-32)   address of v3 source									
DC					567		DC	A(RE&TNUM+32)	address of v3 source
570   REA&TNUM   DC   A (RE&TNUM)   result address   gap   gap   ST   V10&TNUM   DS   XL16   V1   output   ST   ST   ST   ST   ST   ST   ST   S								A(RE&TNUM+48)	
S71									
S72   V10&TNUM DS   XL16   V1 output   S73   S74   .*   S75   X&TNUM   DS   OF   S77   LGF   R1, V2ADDR   load v2 source   S78   VL   v22, O(R1)   use v22 to test decoder   S79   S80   LGF   R1, V3ADDR   load v3 source   S81   VL   v23, O(R1)   use v23 to test decoder   S82   S83   LGF   R1, V4ADDR   load v4 source   S84   VL   v24, O(R1)   use v24 to test decoder   S85   S86   &INST   V22, V23, V24, &M5, &M6   instruction (dest is a sour   S87   S88   EPSW   R2, R0   extract psw   to save CC   S90   S91   VST   V22, V10&TNUM   save v1 output   S92   S93   BR   R11   return   S94   S95   RE&TNUM   DC   OF   x116   expected   result   S96   S96   S96   S87   S87   S88   S98   S97   S88   S99   S99						KŁA&TNUM			
573						V102TNIIM			gap V1 outnut
574						TOXINUM			
S76						*	2.5		8-r
S77					575	*			
S78						X&TNUM			
S79									
S80							VL	VZZ, U(KI)	use vzz to test decoder
S81							LCF	R1 V3ADDR	load v3 source
S82   S83									
S83					<b>582</b>		- <del></del>	·, -	
585 586 & &INST V22, V23, V24, &M5, &M6 instruction (dest is a sour 587 588 EPSW R2, R0 extract psw 589 ST R2, CCPSW to save CC 590 591 VST V22, V10&TNUM save v1 output 592 593 BR R11 return 594 595 RE&TNUM DC OF xl16 expected result					<b>583</b>				
586 & &INST V22, V23, V24, &M5, &M6 instruction (dest is a sour 587					584		VL	v24, 0(R1)	use v24 to test decoder
S87   S88   EPSW   R2, R0   extract psw   to save CC   S90     VST   V22, V10&TNUM   save v1 output   S92   S93   BR   R11   return   S94   S95   RE&TNUM   DC   OF   xl16   expected result   S96   S86   S87					585		OTNOT	VOO VOO VOO VOA	ONE ONE instruction (dark in a second
588       EPSW R2, R0       extract psw         589       ST R2, CCPSW       to save CC         590       VST V22, V10&TNUM       save v1 output         592       BR R11       return         594       return       594         595       RE&TNUM DC OF       xl16 expected result							&I NST	VZZ, VZZ, VZ3, VZ4,	www. wind instruction (dest is a source)
ST   R2, CCPSW   to save CC   590					588		<b>EPSW</b>	R2. R0	extract nsw
590 591 VST V22, V10&TNUM save v1 output 592 593 BR R11 return 594 595 RE&TNUM DC OF xl16 expected result 596									to save CC
591       VST       V22, V10&TNUM       save v1 output         592       593       BR       R11       return         594       594       xl16 expected result         596       596							~ -		
592 593 BR R11 return 594 595 RE&TNUM DC OF xl16 expected result 596					591		VST	V22, V10&TNUM	save v1 output
594 595 RE&TNUM DC OF xl16 expected result 596					<b>592</b>				-
595 RE&TNUM DC OF xl16 expected result 596							BR	R11	return
<b>596</b>						DEQUALITA	DC	OF	vl 16 avnosted result
						REQINUM	DC	Vſ	xiio expected result
							DROP	R5	
598 MEND									

ASMA Ver.	0. 7. 0 zvector- e7- 2	25-VSTRS					15 Apr 2025 12: 39: 24 Page 16
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
							*********
				624 * 625 ******	E7 VR ******	R-d tests *******	*********
00001110	0000000 0000000			626	<b>PRINT</b>	DATA	
00001118	0000000 00000000			627 628 *	DS	rv	
				629 * E78F 630 *	3 VSTRS	- Vector String	Search
				631 *	VRR- d	instruction, m5,	M6, CC
				632 * 633 *		followed by 16 byte expect	ed result (V1)
				634 * 635 *		16 byte V2 sou 16 byte V3 sou	rce
				<b>636</b> *		16 byte V4 sou	rce
				637 *		tor String Search	
				639 * 640			
				641 *			
				642 * case 0	) - tes	t: <b>Z</b> S=0	
				644 * test -	<b>ZS=0</b>		
				645 *NO Mate 646 *Byte	cn		
00001120				647 648+	VRR_D DS	VSTRS, 0, 0, 0 OFD	no match
00001120	00001170	00001120		<b>649</b> +	<b>USING</b>	*, <b>R</b> 5	base for test data and test routine
00001120 00001124				650+T1 651+	DC DC	H' 1'	address of test routine test number
00001126 00001127				652+ 653+		X' 00' HL1' 0'	m5 used
00001128	00			<b>654</b> +	DC	HL1' 0'	m6 used
00001129 0000112A	07			655+ 656+	DC DC	HL1'0' HL1'7'	CC CC failed mask
0000112C 00001134	00000000 00000000 FF			657+ 658+	DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed
00001135	E5E2E3D9 E2404040			<b>659</b> +	DC	CL8' VSTRS'	instruction name
00001140 00001144	000011C4 000011D4			660+ 661+	DC DC	A(RE1+16) A(RE1+32)	address of v2 source address of v3 source
00001148 0000114C	000011E4 00000010			662+ 663+	DC DC	A(RE1+48) A(16)	address of v4 source result length
00001150	000011B4			664+REA1	DC	A(RE1)	result address
00001158 00001160				665+ 666+V101	DS DS	FD XL16	gap V1 output
$00001168 \\ 00001170$				667+	DS	FD	gap
				<b>668</b> +*			O- F
	E310 5020 0014		00000020	669+X1 670+	DS LGF	OF R1, V2ADDR	load v2 source
0000117E 00001184	E761 0000 0806 E310 5024 0014		00000000 00000024	671+ 672+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source
0000118A	E771 0000 0806		00000000	673+	VL	v23, 0(R1)	use v23 to test decoder
	E781 0000 0806		00000028 00000000	674+ 675+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder
0000119C 000011A2	E766 7000 8F8B B98D 0020			676+ 677+	VSTRS EPSW	V22, V22, V23, V24, O R2, R0	,0 instruction (dest is a source) extract psw
JUUUIIIW				J	21 5 11		

ASMA Ver.	0. 7. 0 zv	ector- e7- 25	- VSTRS					15 Apr 2025	12: 39: 24	Page	17
LOC	OBJECT	CODE	ADDR1	ADDR2	STMI						
000011AA	5020 5000 E760 5040			0000000C 00001160	679+		R2, CCPSW V22, V101	to save CC save v1 output			
000011B0 000011B4 000011B4	07FB					BR DC DROP		return xl16 expected result			
	00000000				683	DC	XL16' 0000000000000	010 00000000000000000	V1		
000011C4	01020304	05060708			684	DC	XL16' 0102030405060	708 090A0B0C0D0E0F10'	v2		
000011D4	090A0B0C F0F1F2F3 F8F9FAFB	<b>F4F5F6F7</b>			685	DC	XL16' F0F1F2F3F4F5F	'6F7 F8F9FAFBFCFDFEFF'	v3		
	00000000					DC	XL16' 0000000000000	008 0000000000000000	v4		
000011E9					687 688 *Hal fword 689	VRR_D	VSTRS, 1, 0, 0		no match		
000011F8 000011F8			000011F8		691+	DS USING		base for test data and		ne	
000011F8 000011FC	00001250 0002					DC DC		address of test routine test number			
000011FE	00				<b>694</b> +	DC	X' 00'	_			
00001200	01 00				<b>696</b> +	DC DC	HL1' 1' HL1' 0'	m5 used m6 used			
00001201 00001202	00 07					DC DC	HL1' 0' HL1' 7'	CC CC failed mask			
00001204	0000000	00000000			699+	DS	2F	extracted PSW after tes		)	
0000120C 0000120D	FF E5E2E3D9	E2404040				DC DC	X' FF' CL8' VSTRS'	extracted CC, if test instruction name	railed		
	0000129C 000012AC					DC DC		address of v2 source address of v3 source			
00001220	000012BC				<b>704</b> +	DC	A(RE2+48)	address of v4 source			
	00000010 0000128C					DC DC		result length result address			
00001230	00000000				<b>707</b> +	DS DS		gap V1 output			
00001240	0000000	0000000									
00001248	0000000	00000000			709+ 710+*	DS	FD	gap			
00001250 00001250	E310 5020	0014		00000020		DS LGF	OF R1, V2ADDR	load v2 source			
00001256	E761 0000	0806		00000000	713+	VL	v22, 0(R1)	use v22 to test decoder			
	E310 5024 E771 0000			00000024 00000000	714+ 715+	LGF VL		load v3 source use v23 to test decoder			
00001268	E310 5028	0014		00000028	716+	LGF	R1, V4ADDR	load v4 source			
00001274	E781 0000 E766 7100	8F8B		0000000	718+		V22, V22, V23, V24, 1,			rce)	
0000127A 0000127E	<b>B98D 0020 5020 5000</b>			000000C	719+ 720+	EPSW ST	R2, R0 R2, CCPSW	extract psw to save CC			
	E760 9038 07FB			00001238	721+		V22, V102	save v1 output return			
0000128C 0000128C					723+RE2	DC		xl16 expected result			
0000128C	00000000					DC		010 00000000000000000	V1		
0000129C	0000000 01020304 090A0B0C	05060708			726	DC	XL16' 0102030405060	708 090A0B0C0D0E0F10'	v2		

ASMA Ver.	0. 7. 0 zvector-e7-2	25-VSTRS					15 Apr 2025	12: 39: 24 Pa	ge 18
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000012AC 000012B4	F0F1F2F3 F4F5F6F7 F8F9FAFB FCFDFEFF			727	DC	XL16' F0F1F2F3F4F5	F6F7 F8F9FAFBFCFDFEFF'	v3	
000012BC	0000000 00000008			728	DC	XL16' 000000000000	00008 000000000000000000000000000000000	<b>v4</b>	
000012C4	00000000 00000000			729					
000012D0				730 *Word 731 732+	VRR_D DS	VSTRS, 2, 0, 0 0FD		no match	
000012D0 000012D0	00001328	000012D0		733+ 734+T3	USI NG DC	*, <b>R</b> 5 <b>A</b> (X3)	base for test data and address of test routine		
000012D4 000012D6	0003			735+ 736+	DC DC	H'3' X'00'	test number		
000012D7 000012D8	02 00			737+ 738+	DC DC	HL1'2' HL1'0'	m5 used m6 used		
000012D9 000012DA	00 07			739+ 740+	DC DC	HL1' 0' HL1' 7'	CC CC failed mask		
000012DC 000012E4	00000000 00000000 FF			741+ 742+	DS DC	2F X' FF'	extracted PSW after te extracted CC, if test		
000012E5	E5E2E3D9 E2404040 00001374			743+ 744+	DC	CL8' VSTRS'	instruction name	rurreu	
000012F0 000012F4	00001384			<b>745</b> +	DC DC	A(RE3+16) A(RE3+32)	address of v2 source address of v3 source		
000012F8 000012FC	00001394 00000010			746+ 747+	DC DC	A(RE3+48) A(16)	address of v4 source result length		
00001300 00001308	00001364 00000000 00000000			748+REA3 749+	DC DS	A(RE3) FD	result address		
00001310	0000000 00000000			750+V103	DS	XL16	gap V1 output		
00001318 00001320	00000000 00000000 00000000 00000000			751+ 752+*	DS	FD	gap		
00001328 00001328	E310 5020 0014		00000020	753+X3 754+	DS LGF	OF R1, V2ADDR	load v2 source		
0000132E	E761 0000 0806		00000000	<b>755</b> +	VL	v22, 0(R1)	use v22 to test decoder		
	E310 5024 0014 E771 0000 0806		00000024 00000000	756+ 757+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder		
00001340 00001346	E310 5028 0014 E781 0000 0806		00000028 00000000	758+ 759+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder		
0000134C 00001352	E766 7200 8F8B B98D 0020			760+ 761+	<b>VSTRS</b>	V22, V22, V23, V24, 2 R2, R0			)
00001356	5020 500C		000000C	762+	ST	R2, CCPSW	to save CC		
0000135A 00001360	E760 5040 080E 07FB		00001310	763+ 764+	VST BR	V22, V103 R11	save v1 output return		
00001364 00001364				765+RE3 766+	DC DROP	OF R5	xl16 expected result		
00001364	00000000 00000010			767	DC		00010 000000000000000000	V1	
0000136C 00001374 0000137C	00000000 00000000 01020304 05060708 090A0B0C 0D0E0F10			768	DC	XL16' 010203040506	60708 090A0B0C0D0E0F10'	v2	
00001384	F0F1F2F3 F4F5F6F7 F8F9FAFB FCFDFEFF			769	DC	XL16' F0F1F2F3F4F5	F6F7 F8F9FAFBFCFDFEFF'	<b>v</b> 3	
00001394 0000139C	00000000 00000000			770	DC	XL16' 000000000000	00008 00000000000000000	<b>v4</b>	
00001390				771 772 *Full Ma	tch CC	=2			
000013A8				773 *Byte 774 775+	VRR_D DS	VSTRS, 0, 0, 2 0FD		full match	

	0.7.0 zvector-e7-2						15 Apr 2025	12: 39: 24	Page	20
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00001494	FF			827+	DC	X' FF'	extracted CC, if test f	fai l ed		
00001495	E5E2E3D9 E2404040			828+	DC	CL8' VSTRS'	instruction name			
000014A0	00001524			829+	DC	A(RE5+16)	address of v2 source			
000014A4	00001534			830+	DC	A(RE5+32)	address of v3 source			
000014A8 000014AC	00001544 00000010			831+ 832+	DC DC	A(RE5+48) A(16)	address of v4 source			
000014AC	000010			833+REA5	DC DC	A(RE5)	result length result address			
000014B0 000014B8	00000000 00000000			834+	DS	FD	gap			
000014C0	0000000 0000000			835+V105	DS	XL16	V1 output			
000014C8	0000000 00000000						•			
000014D0	0000000 00000000			836+	DS	FD	gap			
00004.470				837+*	D.C.	<b></b>				
000014D8	E910 5090 0014		0000000	838+X5	DS	OF	1 1 0			
000014D8 000014DE	E310 5020 0014 E761 0000 0806		00000020 00000000	839+ 840+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
000014DE 000014E4	E310 5024 0014		00000000	841+	LGF	R1, V3ADDR	load v3 source			
000014E4	E771 0000 0806		00000024	842+	VL	v23, O(R1)	use v23 to test decoder			
000014F0	E310 5028 0014		00000028	843+	LGF	R1, V4ADDR	load v4 source			
000014F6	E781 0000 0806		00000000	844+	VL	v24, 0(R1)	use v24 to test decoder			
000014FC	E766 7100 8F8B			845+	<b>VSTRS</b>	V22, V22, V23, V24, 1		is a sou	rce)	
00001502	B98D 0020		0000000	846+		R2, R0	extract psw			
00001506	5020 500C		000000C	847+	ST	R2, CCPSW	to save CC			
0000150A 00001510	E760 5040 080E 07FB		000014C0	848+ 849+	VST BR	V22, V105 R11	save v1 output			
00001510	U/FB			850+RE5	DC DC	OF	return xl16 expected result			
00001514				851+	DROP	R5	Allo expected result			
00001514	00000000 00000008			852	DC		0008 0000000000000000	V1		
0000151C	0000000 00000000									
00001524	F0F1F2F3 F4F5F6F7			853	DC	XL16' F0F1F2F3F4F5	F6F7 01020304AAFDFEFF'	v2		
0000152C	01020304 AAFDFEFF			054	D.C.	VI 101 010000040700	0700 0001000000000000101	0		
00001534 0000153C	01020304 05060708 090A0B0C 0D0E0F10			854	DC	XL16 010203040506	60708 090A0B0C0D0E0F10'	v3		
	00000000 00000004			855	DC	XI 16' 000000000000	0004 0000000000000000	<b>v</b> 4		
	0000000 00000000			000	ЪС	ALIO UUUUUUUUU	0000	V-1		
				856						
				857 *Word						
00001770				858		VSTRS, 2, 0, 2		full match	.1	
00001558 00001558		00001558		859+ 860+	DS USING	0FD * D5	base for test data and t	ost mouti	20	
00001558	000015B0	00001338		861+T6	DC	A(X6)	address of test routine	lest Touti	ie	
0000155C	0006			862+	DC	H' 6'	test number			
0000155E	00			863+	DC	X' 00'				
0000155F	02			864+	DC	HL1' 2'	m5 used			
00001560	00			865+	DC	HL1' 0'	m6 used			
00001561	02			866+	DC	HL1' 2'	CC			
00001562 00001564	OD 00000000 00000000			867+ 868+	DC DS	HL1' 13' 2F	CC failed mask extracted PSW after tes	et (bas CC)	1	
0000156C	FF			869+	DC DC	X' FF'	extracted FSW after test extracted CC, if test f			
0000156D	E5E2E3D9 E2404040			870+	DC	CL8' VSTRS'	instruction name	. u. i. cu		
00001578	000015FC			871+	DC	A(RE6+16)	address of v2 source			
0000157C	0000160C			872+	DC	A(RE6+32)	address of v3 source			
00001580	0000161C			873+	DC	A(RE6+48)	address of v4 source			
00001584	00000010			874+	DC	A(16)	result length			
00001588	000015EC			875+REA6 876+	DC DC	A(RE6)	result address			
00001590 00001598	00000000 00000000 0000000 00000000			870+ 877+V106	DS DS	FD XL16	gap V1 output			
00001030				01171100	טע	ALIU	vi oucput			

ASMA Ver.	0. 7. 0 zvector- e7	- 25- VSTRS					15 Apr 2025	12: 39: 24	Page	21
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000015A0 000015A8	00000000 00000000 0000000 00000000			878+	DS	FD	gap			
				879+*			8F			
000015B0 000015B0	E310 5020 0014		00000020	880+X6 881+	DS LGF	OF R1, V2ADDR	load v2 source			
000015B6	E761 0000 0806		00000020	882+	VL	v22, 0(R1)	use v22 to test decoder	•		
000015BC	E310 5024 0014		00000024	883+	LGF	R1, V3ADDR	load v3 source			
000015C2 000015C8	E771 0000 0806 E310 5028 0014		00000000 00000028	884+ 885+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source			
000015CE	E781 0000 0806		00000000	<b>886</b> +	VL	v24, 0(R1)	use v24 to test decoder			
000015D4 000015DA	E766 7200 8F8B B98D 0020			887+ 888+	VSTRS	V22, V22, V23, V24, 2, R2, R0	0 instruction (des	st is a sou	rce)	
000015DE	5020 500C		000000C	889+	ST	R2, CCPSW	to save CC			
000015E2	E760 5040 080E		00001598	890+	VST	V22, V106	save v1 output			
000015E8 000015EC	07FB			891+ 892+RE6	BR DC	R11 0F	return xl16 expected result			
000015EC				893+	DROP	<b>R5</b>	<del>-</del>			
000015EC 000015F4	00000000 00000008 00000000 00000000			894	DC	XL16' 00000000000000	0008 0000000000000000000000000000000000	V1		
000015FC	F0F1F2F3 F4F5F6F7	,		895	DC	XL16' F0F1F2F3F4F51	F6F7 0102030405AAAAFF'	<b>v2</b>		
00001604 0000160C	01020304 05AAAAFF 01020304 05060708			896	DC	VI 16! 0109090405060	0708 090A0B0C0D0E0F10'	v3		
00001600	090A0B0C 0D0E0F10			890	DC	AL10 0102030403000	7708 U9UAUBUCUDUEUFIU	VS		
0000161C	0000000 00000004			897	DC	XL16' 00000000000000	0004 0000000000000000000000	<b>v4</b>		
00001624	0000000 00000000			898						
				899 *Partial	Match	CC=3				
				900 *Byte 901	VDD D	VSTRS, 0, 0, 3		partial m	ntch	
00001630				902+	DS	OFD		par crar in	accii	
00001630	00001600	00001630		903+ 904+T7	USING		base for test data and		ne	
00001630 00001634	00001688 0007			904+17	DC DC	A(X7) H' 7'	address of test routine test number			
00001636	00			906+	DC	X' 00'				
00001637 00001638	00			907+ 908+	DC DC	HL1' 0' HL1' 0'	m5 used m6 used			
00001639	03			909+	DC	HL1' 3'	CC			
0000163A 0000163C	OE 00000000 00000000			910+ 911+	DC DS	HL1' 14' 2F	CC failed mask	est (bas CC	,	
00001636	FF			912+	DC DC	X' FF'	extracted PSW after to extracted CC, if test		,	
00001645	E5E2E3D9 E2404040			913+	DC	CL8' VSTRS'	instruction name			
00001650 00001654	000016D4 000016E4			914+ 915+	DC DC	A(RE7+16) A(RE7+32)	address of v2 source address of v3 source			
00001658	000016F4			916+	DC	A(RE7+48)	address of v4 source			
0000165C 00001660	00000010 000016C4			917+ 918+REA7	DC DC	A(16) A(RE7)	result length result address			
00001668	00001004	)		910+REA7 919+	DS DS	FD				
00001670	0000000 00000000			920+V107	DS	XL16	gap V1 output			
00001678 00001680	00000000 00000000 0000000 00000000			921+	DS	FD	gap			
				922+*			or			
00001688 00001688	E310 5020 0014		00000020	923+X7 924+	DS LGF	OF R1, V2ADDR	load v2 source			
0000168E	E761 0000 0806		00000020	924+ 925+	VL	v22, O(R1)	use v22 to test decoder			
00001694	E310 5024 0014		00000024	926+	LGF	R1, V3ADDR	load v3 source			
0000169A	E771 0000 0806		00000000	927+	VL	v23, 0(R1)	use v23 to test decoder	•		

DROP

978 +

0000179C

**R5** 

ASMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS					15 Apr 2025	12: 39: 24 l	Page	23
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
0000179C 000017A4	00000000 0000000A 00000000 00000000			979	DC	XL16' 00000000000000	000A 0000000000000000'	V1		
000017AC				980	DC	XL16' F0F1F2F3F4F5I	F6F7 AAFF010203040506'	v2		
000017BC	01020304 05060708			981	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	<b>v</b> 3		
000017C4 000017CC 000017D4				982	DC	XL16' 0000000000000	0008 00000000000000000	v4		
				983 984 *Word 985	VRR D	VSTRS, 2, 0, 3		partial mat	tch	
000017E0				986+	DS	OFD		par crar ma	cen	
000017E0		000017E0		987+	USING		base for test data and	test routine	e	
000017E0	00001838			988+T9	DC	A(X9)	address of test routine			
000017E4	0009			989+	DC		test number			
000017E6	00			<b>990</b> +	DC	X' 00'	_			
000017E7	02			991+	DC	HL1' 2'	m5 used			
000017E8	00			992+	DC	HL1' 0'	m6 used			
000017E9	03			993+	DC	HL1'3'	CC Coiled and			
000017EA 000017EC	0E 00000000 00000000			994+ 995+	DC DS	HL1' 14' 2F	CC failed mask extracted PSW after te	st (bas CC)		
000017EC	FF			996+	DC DC	X' FF'	extracted FSW after te extracted CC, if test			
000017F5	E5E2E3D9 E2404040			997+	DC	CL8' VSTRS'	instruction name	Tarreu		
00001710	00001884			998+	DC	A(RE9+16)	address of v2 source			
00001804	00001894			999+	DC	A(RE9+32)	address of v3 source			
00001808	000018A4			1000+	DC	A(RE9+48)	address of v4 source			
0000180C	0000010			1001+	DC	A(16)	result length			
00001810	00001874			1002+REA9	DC	A(RE9)	result address			
00001818	0000000 00000000			1003+	DS	FD	gap			
00001820	00000000 00000000			1004+V109	DS	XL16	Ĭ1 output			
00001828	00000000 00000000 0000000 00000000			1005.	DC	ED				
00001830				1005+ 1006+*	DS	FD	gap			
00001838				1000+ 1007+X9	DS	<b>0</b> F				
00001838	E310 5020 0014		00000020	1007+X3 1008+	LGF	R1, V2ADDR	load v2 source			
0000183E	E761 0000 0806			1009+	VL		use v22 to test decoder	•		
00001844	E310 5024 0014			1010+	ĹĠF	R1, V3ADDR	load v3 source			
0000184A	E771 0000 0806		0000000	1011+	VL		use v23 to test decoder	•		
00001850	E310 5028 0014		00000028	1012+	LGF	R1, V4ADDR	load v4 source			
00001856	E781 0000 0806		0000000	1013+	VL		use v24 to test decoder			
0000185C	E766 7200 8F8B			1014+		V22, V22, V23, V24, 2,		t is a source	ce)	
00001862	B98D 0020		0000000	1015+		R2, R0	extract psw			
00001866 0000186A	5020 500C E760 5040 080E		0000000C 00001820	1016+ 1017+	ST VST	R2, CCPSW	to save CC			
0000186A 00001870	07FB		00001020	1017+ 1018+	BR	V22, V109 R11	save v1 output return			
00001870	O'I D			1010+ 1019+RE9	DC DC		xl16 expected result			
00001874				1010+KE5 1020+	DROP	R5	and the competition of the control o			
00001874	0000000 00000008			1021	DC		0008 0000000000000000000000000000000000	V1		
0000187C	00000000 00000000									
00001884	F0F1F2F3 F4F5F6F7			1022	DC	XL16' F0F1F2F3F4F5I	F6F7 0102030405060708'	<b>v2</b>		
0000188C	01020304 05060708									
00001894	01020304 05060708			1023	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	$\mathbf{v3}$		
0000189C 000018A4	090A0B0C 0D0E0F10 00000000 0000000C			1024	DC	XL16' 0000000000000	000C 00000000000000000'	v4		
000018AC	0000000 00000000			1025						
				<del>-</del>						

		25- VSTRS						12: 39: 24 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
				1028 * case 1					
				1029 * 1030 *N0 Match					
				1030 * No Match 1031 * Byte	1 ZS=1	CC=U			
				1032 By CC	VRR D	VSTRS, 0, 2, 0	j	no match	
00018B8				1033+	DS _	OFD			
00018B8		000018B8		1034+	<b>USING</b>	•	base for test data and to	est routine	
00018B8	00001910			1035+T10	DC	A(X10)	address of test routine		
00018BC 00018BE	000A 00			1036+ 1037+	DC DC	H' 10' X' 00'	test number		
00018BF	00			1037+	DC	HL1' 0'	m5 used		
00018E0	02			1039+	DC	HL1' 2'	m6 used		
00018C1	00			1040+	DC	HL1' 0'	CC		
00018C2	07			1041+	DC	HL1' 7'	CC failed mask		
00018C4	0000000 00000000			1042+	DS	2F	extracted PSW after tes		
00018CC	FF			1043+	DC	X' FF'	extracted CC, if test f	ai l ed	
00018CD	E5E2E3D9 E2404040			1044+	DC	CL8' VSTRS'	instruction name		
00018D8 00018DC	0000195C 0000196C			1045+ 1046+	DC DC	A(RE10+16) A(RE10+32)	address of v2 source address of v3 source		
00018E0	0000190C 0000197C			1040+	DC	A(RE10+32) A(RE10+48)	address of v4 source		
00018E4	00000010			1048+	DC	A(16)	result length		
00018E8	0000194C			1049+REA10	DC	A(RE10)	result address		
00018F0	00000000 00000000			1050+	DS	FĎ	gap		
00018F8	0000000 00000000			1051+V1010	DS	XL16	Ĭ1 output		
0001900	0000000 00000000						-		
0001908	0000000 00000000			1052+	DS	FD	gap		
0001910				1053+* 1054+X10	DS	<b>0F</b>			
0001910	E310 5020 0014		00000020	1054+X10 1055+	LGF	R1, V2ADDR	load v2 source		
0001916	E761 0000 0806		00000020	1056+	VL	v22, O(R1)	use v22 to test decoder		
000191C	E310 5024 0014		00000024	1057+	ĹĠF	R1, V3ADDR	load v3 source		
0001922	E771 0000 0806			1058+	VL	v23, 0(R1)	use v23 to test decoder		
	E310 5028 0014		00000028		LGF	R1, V4ADDR	load v4 source		
000192E	E781 0000 0806		00000000	1060+	VL		use v24 to test decoder		
0001934	E766 7020 8F8B			1061+		V22, V22, V23, V24, 0,		is a source)	
000193A	B98D 0020		0000000	1062+		R2, R0	extract psw		
000193E 0001942	5020 500C E760 5040 080E		0000000C 000018F8	1063+ 1064+	ST VST	R2, CCPSW V22, V1010	to save CC save v1 output		
0001942	07FB		00001010	1065+	BR	R11	return		
0001010 000194C	<del>-</del>			1066+RE10	DC	0F	xl16 expected result		
000194C				1067+	DROP	<b>R5</b>	•		
000194C	0000000 00000010			1068	DC	XL16' 000000000000000	0010 0000000000000000000000	V1	
0001954	00000000 00000000			1000	D.C.	WI 401 0400000 40800	000 000 to Do Co Do To To To To		
000195C	01020304 05060708			1069	DC	XL16' U1U2U3U4U5U6(	0708 090A0B0C0D0E0F10'	v2	
)001964 )00196C				1070	DC	YI 16' ENE1E9E9E4EKI	F6F7 F8F9FAFBFCFDFEFF'	v3	
001960	F8F9FAFB FCFDFEFF			10/0	ъс	ALIU TUFIF&F3F4F3I	TOP JUAN DE CENTER	<b>V</b> J	
	00000000 00000008			1071	DC	XL16' 00000000000000	0008 000000000000000000000	v4	
				_ <b></b>				-	
				1072					
				1073 *Halfword				_	
0001000				1074		VSTRS, 1, 2, 0		no match	
0001990		00001000		1075+	DS	OFD	have Constant 1.	44 •	
0001990		00001990		1076+	<b>USING</b>		base for test data and to	est routine	
	000019E8			1077+T11	DC	A(X11)	address of test routine		

DC

CL8' VSTRS'

instruction name

1128 +

E5E2E3D9 E2404040

00001A7D

v24, 0(R1)

use v24 to test decoder

**VL** 

1229 +

00000000

00001C8E

E781 0000 0806

LOC	OD IECT CONE								
	OBJECT CODE	ADDR1	ADDR2	STMT					
	01020304 00000000 090A0B0C 0D0E0F10			1280	DC	XL16' 0102030400000	0000 090A0B0C0D0E0F10'	v2	
001DA4	F0F1F2F3 F4F5F6F7			1281	DC	XL16' F0F1F2F3F4F5F	F6F7 F8F9FAFBFCFDFEFF'	v3	
001DB4	F8F9FAFB FCFDFEFF 00000000 00000008			1282	DC	XL16' 00000000000000	0008 0000000000000000000000000000000000	<b>v4</b>	
001DBC	00000000 00000000			1283					
				1284 *Full Ma	tch Z	S=1 CC=2			
				1285 *Byte 1286	VRR_D	VSTRS, 0, 2, 2		full match	
001DC8				1287+	DS	OFD			
001DC8	00001E90	00001DC8		1288+	USING		base for test data and		
	00001E20 0010			1289+T16 1290+	DC DC	A(X16) H' 16'	address of test routine test number		
	00			1291+	DC	X' 00'	test number		
	00			1292+	DC	HL1' 0'	m5 used		
	02			1293+	DC	HL1' 2'	m6 used		
	02			1294+	DC	HL1' 2'	CC		
-	0D			1295+	DC	Ш1' 13'	CC failed mask	st (bas CC)	
	00000000 00000000 FF			1296+ 1297+	DS DC	2F X' FF'	extracted PSW after te extracted CC, if test		
	E5E2E3D9 E2404040			1297+ 1298+	DC	CL8' VSTRS'	instruction name	Tarreu	
	00001E6C			1299+	DC	A(RE16+16)	address of v2 source		
01DEC	00001E7C			1300+	DC	A(RE16+32)	address of v3 source		
	00001E8C			1301+	DC	A(RE16+48)	address of v4 source		
	0000010			1302+	DC	A(16)	result length		
	00001E5C 00000000 00000000			1303+REA16 1304+	DC DS	A(RE16) FD	result address		
	0000000 0000000			1304+ 1305+V1016	DS DS	XL16	gap V1 output		
	0000000 00000000			1000111010	20	ALIO	vi oucpue		
001E18	0000000 00000000			1306+ 1307+*	DS	FD	gap		
001E20				1308+X16	DS	OF			
	E310 5020 0014		00000020		LGF	R1, V2ADDR	load v2 source		
	E761 0000 0806 E310 5024 0014		00000000 0000024		VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
	E771 0000 0806		00000024		VL		use v23 to test decoder		
	E310 5028 0014		00000028	1313+	ĹĠF		load v4 source		
001E3E	E781 0000 0806		0000000	1314+	VL	v24, 0(R1)	use v24 to test decoder		
	E766 7020 8F8B			1315+	VSTRS	V22, V22, V23, V24, 0,		t is a source)	
	B98D 0020 5020 500C		000000C	1316+ 1317+	ST	R2, R0 R2, CCPSW	extract psw to save CC		
	E760 5040 080E		000000C	1318+	VST	V22, V1016	save v1 output		
	07FB		500011100	1319+	BR		return		
001E5C				1320+RE16	DC	0F	xl16 expected result		
001E5C	000000000000000000000000000000000000000			1321+	DROP	<b>R5</b>	-	***	
	00000000 00000008			1322	DC	XL16' 000000000000000	0008 00000000000000000	V1	
	00000000 00000000 F0F1F2F3 F4F5F6F7			1323	DC	YI 16' ENETESESEAEKI	F6F7 01020304AAFDFEFF'	v2	
	01020304 AAFDFEFF			1323	DC	ALIU TUTIF&F3F4F3I	TOP / UIU&USU4AAFDFEFF	٧	
001E7C	01020304 05060708			1324	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	$\mathbf{v3}$	
	090A0B0C 0D0E0F10 00000000 00000004			1325	DC	XL16' 00000000000000	0004 000000000000000000	<b>v4</b>	
	00000000 00000000			1326	20				

DC

HL1'2'

1378 +

00001F81

02

m6 used

return

SMA Ver.	0. 7. 0 zvector-e7-2	5- VSTRS				15 Apr	2025 12: 39: 24	Page	34
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
0002294 0002294				1531+RE21 1532+	DC DROP	0F xl 16 expected resul R5	t		
0002294 000229C	00000000 00000008 00000000 00000000			1533	DC	XL16' 000000000000000 00000000000000000000	0' V1		
00022A4	F0F1F2F3 F4F5F6F7			1534	DC	XL16' F0F1F2F3F4F5F6F7 010203040506070	8' v2		
	01020304 05060708 01020304 05060708 090A0B0C 0D0E0F10			1535	DC	XL16' 0102030405060708 090A0B0C0D0E0F1	0' v3		
00022C4 00022CC	00000000 0000000C 00000000 00000000			1536	DC	XL16' 00000000000000 000000000000000000000	0' v4		
0002200				1537					

TOC	OB IEGE CORE	ADDD4	ADDDC	CIDN FD					
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
				1539 *					
					- full	match tests: ZS=1	1 CC=2		
				1541 *	ch at	t beginning of vect	or		
				1542 Full Mai	cii. a	beginning of vect	.01		
				1544	VRR_D	VSTRS, 0, 2, 2		full match	
0022D8				1545+	DS	OFD			
0022D8		000022D8		1546+	USING		base for test data and	test routine	
0022D8	00002330			1547+T22	DC	A(X22)	address of test routine		
0022DC	0016			1548+	DC	H' 22'	test number		
0022DE 0022DF	00			1549+	DC	X' 00' HL1' 0'	m£ ugod		
0022DF 0022E0	02			1550+ 1551+	DC DC	HL1' 2'	m5 used m6 used		
0022E0	02			1552+	DC	HL1' 2'	CC mb used		
0022E2	OD			1553+	DC	HL1' 13'	CC failed mask		
0022E4	0000000 00000000			1554+	DS	2F	extracted PSW after te	st (has CC)	
0022EC	FF			1555+	DC	X' FF'	extracted CC, if test	fai l ed	
0022ED	E5E2E3D9 E2404040			1556+	DC	CL8' VSTRS'	instruction name		
0022F8	0000237C			1557+	DC	A(RE22+16)	address of v2 source		
0022FC	0000238C			1558+	DC	A(RE22+32)	address of v3 source		
002300	0000239C			1559+	DC	A(RE22+48)	address of v4 source		
002304	00000010			1560+	DC	A(16)	result length		
002308	0000236C			1561+REA22	DC	A(RE22)	result address		
002310 002318	00000000 00000000			1562+ 1563+V1022	DS DS	FD XL16	gap V1 output		
02320	00000000 00000000 0000000 00000000			1303+11022	אמ	ALIO	V1 output		
02328	0000000 0000000			1564+	DS	FD	gan		
002020	00000000 00000000			1565+*	DS	10	gap		
002330				1566+X22	DS	<b>OF</b>			
002330	E310 5020 0014		00000020	1567+	LGF	R1, V2ADDR	load v2 source		
002336	E761 0000 0806		00000000	<b>1568</b> +	VL	v22, 0(R1)	use v22 to test decoder		
00233C	E310 5024 0014		00000024	1569+	LGF	R1, V3ADDR	load v3 source		
002342	E771 0000 0806			1570+	VL	v23, 0(R1)	use v23 to test decoder		
	E310 5028 0014		00000028		LGF	R1, V4ADDR	load v4 source		
)0234E	E781 0000 0806		0000000		VL		use v24 to test decoder		
002354	E766 7020 8F8B			1573+		V22, V22, V23, V24, 0,		t is a source)	
)0235A )0235E	B98D 0020 5020 500C		000000C	1574+ 1575+	ST	R2, R0 R2, CCPSW	extract psw to save CC		
0235E	E760 5040 080E		00000000	1576+	VST	V22, V1022	save v1 output		
002368	07FB		00002310	1577+	BR	R11	return		
00236C	0.12			1578+RE22	DC	0F	xl16 expected result		
00236C				1579+	DROP	R5			
00236C	0000000 00000000			1580	DC		0000 0000000000000000000000000000000000	V1	
002374	0000000 00000000								
00237C	01020304 F4F5F6F7			1581	DC	XL16' 01020304F4F51	F6F7 01020304AAFDFEFF'	v2	
002384				4 7 0 0	D.C	WI 401 0400000000000000000000000000000000	NACO 00010202020202020		
0238C				1582	DC	XL16' U102030405060	0708 090A0B0C0D0E0F10'	v3	
002394	090A0B0C 0D0E0F10			1509	DC	VI 16! 000000000000	0004 0000000000000000000000000000000000	***	
00239C	00000000 00000004			1583	DC	YT10_00000000000000000000000000000000000	0004 00000000000000000	<b>v4</b>	
)023A4	00000000 00000000			1584					
				1585 *Halfword	1				
				1586		VSTRS, 1, 2, 2		full match	
0023B0				1587+	DS	OFD		I MI I I I I I I I I I I I I I I I I I	
0023B0		000023B0		1588+	USING		base for test data and	test routine	
	00002408			1589+T23	DC	A(X23)	address of test routine		

instruction name

v24, 0(R1)

use v24 to test decoder

**VL** 

1741 +

00000000

000026AE

E781 0000 0806

000027AC

WII VCI.	0. 7. 0 zvector- e7- 2	J- VSIRS					15 Apr 2025	12: 39: 24 I	Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
	F0F1F2F3 F4F5F6F7 F8F9FAFB 01020304			1792	DC	XL16' F0F1F2F3F4F5I	6F7 F8F9FAFB01020304'	v2	
0027C4	01020304 05060708			1793	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	v3	
027D4	090A0B0C 0D0E0F10 00000000 00000004			1794	DC	XL16' 00000000000000	0004 00000000000000000'	v4	
027DC	00000000 00000000			1795					
				1796 *Full Ma	atch: a	t middle of vector			
				1797 *Byte 1798	VRR D	VSTRS, 0, 2, 2		full match	
027E8				1799+	DS	OFD			
027E8 027E8	00002840	000027E8		1800+ 1801+T28	USING		base for test data and address of test routine		<b>.</b>
027E8 027EC	00002840 001C			1801+128 1802+	DC DC	A(X28) H' 28'	test number	<b>;</b>	
027EE	00			1803+	DC	X' 00'	cese number		
0027EF	00			1804+	DC	HL1' 0'	m5 used		
027F0	02			1805+	DC	HL1' 2'	m6 used CC		
027F1 027F2	02 0D			1806+ 1807+	DC DC	HL1' 2' HL1' 13'	CC failed mask		
027F4	00000000 00000000			1808+	DS	2F	extracted PSW after te	st (has CC)	
027FC	FF			1809+	DC	X' FF'	extracted CC, if test		
027FD	E5E2E3D9 E2404040			1810+	DC	CL8' VSTRS'	instruction name		
02808 0280C	0000288C 0000289C			1811+ 1812+	DC DC	A(RE28+16) A(RE28+32)	address of v2 source address of v3 source		
02810	0000289C 000028AC			1813+	DC DC	A(RE28+48)	address of v4 source		
02814	00000010			1814+	DC	A(16)	result length		
02818	0000287C			1815+REA28	DC	A(RE28)	result address		
02820	0000000 0000000			1816+	DS	FD XL16	gap V1 output		
02828 02830	00000000 00000000 0000000 00000000			1817+V1028	DS	XL10	VI output		
02838	0000000 00000000			1818+	DS	FD	gap		
				1819+*					
02840	E010 7000 0014		0000000	1820+X28	DS	OF	1 - 1 - 0		
	E310 5020 0014 E761 0000 0806		00000020 00000000		LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder	•	
0284C	E310 5024 0014		00000000	1823+	LGF	R1, V3ADDR	load v3 source		
02852	E771 0000 0806		0000000	1824+	VL	v23, 0(R1)	use v23 to test decoder	•	
02858	E310 5028 0014		00000028	1825+	LGF	R1, V4ADDR	load v4 source		
0285E 02864	E781 0000 0806 E766 7020 8F8B		0000000	1826+ 1827+	VL VSTDS	v24, 0(R1) V22, V22, V23, V24, 0,	use v24 to test decoder 2 instruction (des		20)
0286A	B98D 0020			1828+	EPSW	R2, R0	extract psw	ot 15 a Sourc	<i>,</i> e <i>)</i>
0286E	5020 500C		000000C	1829+	ST	R2, CCPSW	to save CC		
02872	E760 5040 080E		00002828	1830+	VST	V22, V1028	save v1 output		
02878	07FB			1831+	BR	R11	return		
0287C 0287C				1832+RE28 1833+	DC DROP	OF R5	xl16 expected result		
0287C	0000000 00000006			1834	DC		0006 00000000000000000'	V1	
02884	0000000 00000000								
00288C	F0F1F2F3 F4F50102			1835	DC	XL16' F0F1F2F3F4F50	102 0304FAFBFCFDFEFF'	v2	
002894 00289C	0304FAFB FCFDFEFF 01020304 05060708			1836	DC	XI 16' 0102030405060	0708 090A0B0C0D0E0F10'	<b>v</b> 3	
	090A0B0C 0D0E0F10			1000	ьс	ALIU UIUAUJU4UJUU(	7700 UJUAUDUCUDULUI 1U	¥ <del>U</del>	
028AC	0000000 00000004			1837	DC	XL16' 00000000000000	0004 0000000000000000000000000000000000	<b>v4</b>	
028B4	00000000 00000000			1838 1839 *Hal fwoi	rd				

ASMA Ver.	0. 7. 0 zvector-e?	7-25-VSTRS					15 Apr 2025	12: 39: 24 Pa	age 41
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
000028C0				1840 1841+	DS	VSTRS, 1, 2, 2 OFD		full match	
000028C0 000028C0 000028C4	00002918 001D	000028C0		1842+ 1843+T29 1844+	USI NG DC DC	*, R5 A(X29) H' 29'	base for test data and address of test routine test number		
000028C6 000028C7 000028C8	00 01 02			1845+ 1846+ 1847+	DC DC DC	X' 00' HL1' 1' HL1' 2'	m5 used m6 used		
000028C9 000028CA	02 0D			1848+ 1849+	DC DC	HL1' 2' HL1' 13'	CC CC failed mask	at (bas CC)	
000028CC 000028D4 000028D5	00000000 00000000 FF E5E2E3D9 E2404040			1850+ 1851+ 1852+	DS DC DC	2F X' FF' CL8' VSTRS'	extracted PSW after test extracted CC, if test instruction name		
000028E0 000028E4 000028E8	00002964 00002974 00002984			1853+ 1854+ 1855+	DC DC DC	A(RE29+16) A(RE29+32) A(RE29+48)	address of v2 source address of v3 source address of v4 source		
000028EC 000028F0 000028F8	00000010 00002954 00000000 00000000	)		1856+ 1857+REA29 1858+	DC DC DS	A(16) A(RE29) FD	result length result address gan		
00002900 00002908	00000000 00000000 0000000 00000000	) )		1859+V1029	DS	XL16 FD	gap V1 output		
00002910 00002918	00000000 00000000	,	000000	1860+ 1861+* 1862+X29	DS DS	<b>0F</b>	gap		
00002918 0000291E 00002924 0000292A 00002930	E310 5020 0014 E761 0000 0806 E310 5024 0014 E771 0000 0806 E310 5028 0014		00000020 00000000 00000024 00000000 00000028	1863+ 1864+ 1865+ 1866+ 1867+	LGF VL LGF VL LGF	R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR	load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source		
00002936 0000293C 00002942	E781 0000 0806 E766 7120 8F8B B98D 0020		00000000	1868+ 1869+ 1870+	VL VSTRS	v24, 0(R1) V22, V22, V23, V24, 1, R2, R0	use v24 to test decoder		e)
00002946 0000294A 00002950	5020 500C E760 5040 080E 07FB		0000000C 00002900	1871+ 1872+ 1873+	ST VST BR	R2, CCPSW V22, V1029 R11	to save CC save v1 output return		
00002954 00002954 00002954	00000000 00000000	3		1874+RE29 1875+ 1876	DC DROP DC	OF R5 XL16' 00000000000000	xl16 expected result	V1	
0000295C 00002964 0000296C	00000000 00000000 F0F1F2F3 F4F50102 0304FAFB FCFDFEFI	2		1877	DC	XL16' F0F1F2F3F4F50	0102 0304FAFBFCFDFEFF'	v2	
00002974 0000297C 00002984	01020304 05060708 090A0B0C 0D0E0F10 00000000 00000004	3 )		1878 1879	DC DC		0708 090A0B0C0D0E0F10' 0004 0000000000000000'	v3 v4	
00002384 0000298C	0000000 00000000			1880 1881 *Word	DU	ALIO 000000000000000000000000000000000000		V 1	
00002998 00002998		00002998		1882 1883+ 1884+	VRR_D DS USING	VSTRS, 2, 2, 2 OFD * R5	base for test data and	full match	
00002998 0000299C 0000299E	000029F0 001E 00	00000000		1885+T30 1886+ 1887+	DC DC DC	A(X30) H' 30' X' 00'	address of test routine test number		
0000299F 000029A0 000029A1	02 02 02			1888+ 1889+ 1890+	DC DC DC	HL1' 2' HL1' 2' HL1' 2'	m5 used m6 used CC		
				'	-		-		

							15 Apr 2025 12: 39: 24 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
0029A2	OD			1891+	DC	HL1' 13'	CC failed mask
029A4	0000000 00000000			1892+	DS	<b>2F</b>	extracted PSW after test (has CC)
029AC	FF			1893+	DC	X' FF'	extracted CC, if test failed
029AD	E5E2E3D9 E2404040			1894+	DC	CL8' VSTRS'	instruction name
029B8	00002A3C			1895+	DC	A(RE30+16)	address of v2 source
029BC	00002A4C			1896+	DC	A(RE30+32)	address of v3 source
029C0	00002A5C			1897+	DC	A(RE30+48)	address of v4 source
029C4	00000010			1898+	DC	A(16)	result length
029C8	00002A2C			1899+REA30	DC	A(RE30)	result address
029D0	00000000 00000000			1900+	DS	FD XL16	gap V1 output
029D8 029E0	00000000 00000000 0000000 00000000			1901+V1030	DS	AL10	vi output
029E8	0000000 0000000			1902+	DS	FD	dan
ULJEO	0000000 0000000			1902+	טע	ГD	gap
029F0				1904+X30	DS	0F	
029F0	E310 5020 0014		00000020	1905+	LGF	R1, V2ADDR	load v2 source
029F6	E761 0000 0806		00000020	1906+	VL	v22, O(R1)	use v22 to test decoder
029FC	E310 5024 0014		00000024	1907+	LGF	R1, V3ADDR	load v3 source
02A02	E771 0000 0806		00000000	1908+	VL	v23, 0(R1)	use v23 to test decoder
02A08	E310 5028 0014		00000028	1909+	LGF	R1, V4ADDR	load v4 source
02A0E	E781 0000 0806		00000000	1910+	VL	v24, 0(R1)	use v24 to test decoder
02A14	E766 7220 8F8B			1911+	<b>VSTRS</b>	V22, V22, V23, V24, 2,	2 instruction (dest is a source)
02A1A	B98D 0020			1912+	<b>EPSW</b>	R2, R0	extract psw
02A1E	5020 500C		000000C	1913+	ST	R2, CCPSW	to save CC
02A22	E760 5040 080E		000029D8	1914+	VST	V22, V1030	save v1 output
02A28	07FB			1915+	BR	R11	return
02A2C				1916+RE30	DC	0F	xl16 expected result
02A2C	00000000 00000004			1917+	DROP	R5	2004 0000000000000000000000000000000000
02A2C	00000000 00000004			1918	DC	XL16, 000000000000000	0004 0000000000000000 V1
02A34	00000000 00000000 FORTERED 01000004			1010	DC.	VI 101 E0E1E9E901090	0004 E4E5E4EBECEBEEEE0
02A3C	F0F1F2F3 01020304			1919	DC	ALIO FUFIFZF3U1UZU	0304 F4F5FAFBFCFDFEFF' v2
02A44	F4F5FAFB FCFDFEFF 01020304 05060708			1920	DC	VI 16! 0102020405060	0708 090A0B0C0D0E0F10' v3
02A4C 02A54				1920	DC	AL10 0102030403000	J706 U9UAUDUCUDUEUFIU VS
02A5C				1921	DC	XI 16' 0000000000000	0004 000000000000000000000' v4
	0000000 0000004			1361	DC	AL10 00000000000000000000000000000000000	0004 00000000000000000 V4
U ZIIU I				1922			
					ntch: at	t beginning of vect	tor (and at end of vector)
				1924 *Byte			(
				1925	VRR_D	<b>VSTRS</b> , 0, 2, 2	full match
02A70				1926+	DS	OFD	
02A70		00002A70		1927+	USING		base for test data and test routine
02A70	00002AC8			1928+T31	DC	A(X31)	address of test routine
02A74	001F			1929+	DC	H' 31'	test number
02A76	00			1930+	DC	X' 00'	
02A77	00			1931+	DC	HL1' 0'	m5 used
02A78	02 02			1932+ 1933+	DC	HL1' 2' HL1' 2'	m6 used CC
02A79 02A7A	02 0D			1933+ 1934+	DC DC	HL1' 2' HL1' 13'	CC failed mask
02A7A 02A7C	00000000 00000000			1934+ 1935+	DC DS	2F	extracted PSW after test (has CC)
02A7C 02A84	FF			1936+	DC DC	X' FF'	extracted rsw after test (has cc) extracted CC, if test failed
02A85	E5E2E3D9 E2404040			1937+	DC DC	CL8' VSTRS'	instruction name
02A90	00002B14			1938+	DC	A(RE31+16)	address of v2 source
	00002B14			1939+	DC	A(RE31+32)	address of v3 source
02A94							
002A94 002A98	00002B34			1940+	DC	A(RE31+48)	address of v4 source

ASMA Vor	0. 7. 0 zvector- e7- 2	5_ VSTRS					15 Apr 2025	19.39.94	Page	43
ASIM VCI.	U. I. U ZVECTOI EI Z	JO VIIII					10 Apr 2020	12.00.24	rage	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00002AA0	00002B04			1942+REA31	DC	A(RE31)	result address			
00002AA8	0000000 00000000			1943+	DS	FD	gap			
00002AB0	0000000 00000000			1944+V1031	DS	XL16	gap V1 output			
00002AB8	0000000 00000000						•			
00002AC0	0000000 00000000			1945+	DS	FD	gap			
				1946+*			0.1			
00002AC8				1947+X31	DS	<b>OF</b>				
00002AC8	E310 5020 0014		0000020	1948+	LGF	R1, V2ADDR	load v2 source			
00002ACE	E761 0000 0806		00000000	1949+	VL	v22, 0(R1)	use v22 to test decoder			
00002AD4	E310 5024 0014		00000024	1950+	LGF	R1, V3ADDR	load v3 source			
00002ADA	E771 0000 0806		00000000	1951+	VL	v23, 0(R1)	use v23 to test decoder	•		
00002AE0	E310 5028 0014		00000028	1952+	LGF	R1, V4ADDR	load v4 source			
00002AE6	E781 0000 0806		00000000	1953+	VL	v24, 0(R1)	use v24 to test decoder			
00002AEC	E766 7020 8F8B			1954+	<b>VSTRS</b>	V22, V22, V23, V24, 0,	2 instruction (des	t is a sou	ırce)	
00002AF2	B98D 0020			1955+	<b>EPSW</b>	R2, R0	extract psw			
00002AF6	5020 500C		000000C	1956+	ST	R2, CCPSW	to save CC			
00002AFA	E760 5040 080E		00002AB0	1957+	<b>VST</b>	V22, V1031	save v1 output			
00002B00	07FB			1958+	BR	R11	return			
00002B04				1959+RE31	DC	<b>OF</b>	xl16 expected result			
00002B04				1960+	DROP	<b>R5</b>	<del>-</del>			
00002B04	00000000 00000000			1961	DC	XL16' 00000000000000	0000 0000000000000000000000000000000000	<b>V1</b>		
00002B0C	0000000 00000000									
00002B14	01020304 F4F5F6F7			1962	DC	XL16' 01020304F4F51	F6F7 AAFDFEFF01020304'	v2		
00002B1C	<b>AAFDFEFF 01020304</b>									
00002B24	01020304 05060708			1963	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	v3		
00002B2C	090A0B0C 0D0E0F10			1001	<b>D</b> .C	TVT 4.01.0000000000000000000000000000000000		_		
00002B34	00000000 00000004			1964	DC	XL16, 000000000000000	0004 00000000000000000	<b>v4</b>		
00002B3C	00000000 00000000			1005						
				1965 1966 *Hal fwor	.d					
				1967		VSTRS, 1, 2, 2		full mate	h	
00002B48				1968+	DS	0FD		Tull liacc	<b>.11</b>	
00002B48		00002B48		1969+	USING		base for test data and	tost routi	no	
00002B48	00002BA0	00002D40		1909+ 1970+T32	DC	A(X32)	address of test routine		пе	
00002B4C	00002BA0 0020			1970+132 1971+	DC	H' 32'	test number			
00002B4E	0020			1972+	DC	X' 00'	test number			
00002B4E	01			1973+	DC	HL1' 1'	m5 used			
00002B41	02			1974+	DC	HL1' 2'	m6 used			
00002B51	02			1975+	DC	HL1' 2'	CC			
00002B51	OD			1976+	DC	HL1' 13'	CC failed mask			
00002B54	00000000 00000000			1977+	DS	2F	extracted PSW after te	st (has CO	<b>(</b> )	
00002B5C	FF			1978+	DC	X' FF'	extracted CC, if test			
00002B5D	E5E2E3D9 E2404040			1979+	DC	CL8' VSTRS'	instruction name			
00002B68	00002BEC			1980+	DC	A(RE32+16)	address of v2 source			
00002B6C	00002BFC			1981+	DC	A(RE32+32)	address of v3 source			
00002B70	00002C0C			1982+	DC	A(RE32+48)	address of v4 source			
00002B74	0000010			1983+	DC	A(16)	result length			
00002B78	00002BDC			1984+REA32	DC	A(RE32)	result address			
00002B80	0000000 00000000			1985+	DS	FD	gap			
00002B88	0000000 00000000			1986+V1032	DS	XL16	gap V1 output			
00002B90	00000000 00000000									
00002B98	0000000 00000000			1987+	DS	FD	gap			
				1988+*						
00002BA0				1989+X32	DS	<b>0F</b>				
00002BA0	E310 5020 0014		00000020	1990+	LGF	R1, V2ADDR	load v2 source			
00002BA6	E761 0000 0806		00000000	1991+	VL	v22, 0(R1)	use v22 to test decoder			

ASMA Ver.	0.7.0 zvector-e7-2	5- VSTRS					15 Apr 2025	12: 39: 24	Page	44
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00002BAC 00002BB2 00002BB8	E310 5024 0014 E771 0000 0806 E310 5028 0014		00000024 00000000 00000028	1992+ 1993+	LGF VL LGF	R1, V3ADDR v23, O(R1) R1, V4ADDR	load v3 source use v23 to test decoder load v4 source			
00002BBE 00002BC4 00002BCA	E781 0000 0806 E766 7120 8F8B B98D 0020		00000028	1994+ 1995+ 1996+ 1997+	VL VSTRS		use v24 to test decoder 2 instruction (dest	is a sou	rce)	
00002BCE 00002BD2	5020 500C E760 5040 080E		0000000C 00002B88	1998+ 1999+	ST VST	R2, CCPSW V22, V1032	extract psw to save CC save v1 output			
00002BD8 00002BDC 00002BDC	07FB			2000+ 2001+RE32 2002+	BR DC DROP	OF R5	return xl16 expected result	¥14		
00002BDC 00002BE4 00002BEC	00000000 00000000 00000000 00000000 01020304 F4F5F6F7			2003 2004	DC DC		0000 00000000000000000' F6F7 AAFDFEFF01020304'	V1 v2		
00002BF4 00002BFC	AAFDFEFF 01020304 01020304 05060708			2005	DC			v3		
00002C04 00002C0C 00002C14	090A0B0C 0D0E0F10 00000000 00000004 00000000 00000000			2006	DC	XL16' 00000000000000	0004 00000000000000000'	v4		
				2007 2008 *Word						
00002C20				2009 2010+	VRR_D DS	VSTRS, 2, 2, 2 0FD		full mate	h	
00002C20 00002C20 00002C24	00002C78 0021	00002C20		2011+ 2012+T33 2013+	USING DC DC		base for test data and taddress of test routine test number	test routi	ne	
00002C26 00002C27 00002C28	00 02 02			2014+ 2015+ 2016+	DC DC DC	X' 00' HL1' 2' HL1' 2'	m5 used m6 used			
00002C29 00002C2A 00002C2C	02 0D 00000000 00000000			2017+ 2018+ 2019+	DC DC DS	HL1' 2' HL1' 13' 2F	CC CC failed mask extracted PSW after tes	st (has CC	)	
00002C34 00002C35 00002C40	FF E5E2E3D9 E2404040 00002CC4			2020+ 2021+ 2022+	DC DC DC	X' FF' CL8' VSTRS' A(RE33+16)	extracted CC, if test finstruction name address of v2 source	fai l ed		
00002C44 00002C48 00002C4C	00002CD4 00002CE4 00000010			2023+ 2024+ 2025+	DC DC DC	A(RE33+32) A(RE33+48)	address of v3 source address of v4 source result length			
00002C50 00002C58 00002C60	00002CB4 00000000 00000000 00000000 00000000			2026+REA33 2027+ 2028+V1033	DC DS DS	A(RE33) FD XL16	result address gap V1 output			
00002C68 00002C70	00000000 00000000			2029+ 2030+*	DS	FD	gap			
00002C78 00002C78 00002C7E	E761 0000 0806		00000020 00000000	2031+X33 2032+ 2033+	DS LGF VL	v22, 0(R1)	load v2 source use v22 to test decoder			
00002C84 00002C8A 00002C90	E310 5024 0014 E771 0000 0806 E310 5028 0014		00000024 00000000 00000028	2034+ 2035+ 2036+	LGF VL LGF	R1, V3ADDR v23, O(R1) R1, V4ADDR	load v3 source use v23 to test decoder load v4 source			
00002C96 00002C9C 00002CA2	E781 0000 0806 E766 7220 8F8B B98D 0020		00000000	2037+ 2038+ 2039+			use v24 to test decoder	is a sou	rce)	
00002CA6 00002CAA 00002CB0	5020 500C E760 5040 080E		0000000C 00002C60	2040+ 2041+ 2042+	ST VST BR	R2, CCPSW V22, V1033	to save CC save v1 output return			

ASMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS					15 Apr 2025	12: 39: 24 P	age 45
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00002CB4 00002CB4				2043+RE33 2044+		<b>R5</b>	xl16 expected result		
00002CB4 00002CBC	00000000 00000000 0000000 00000000			2045	DC	XL16' 00000000000000	000 00000000000000000	V1	
00002CC4 00002CCC	01020304 F4F5F6F7 AAFDFEFF 01020304			2046	DC	XL16' 01020304F4F5F	6F7 AAFDFEFF01020304'	v2	
00002CD4	01020304 05060708 090A0B0C 0D0E0F10			2047	DC	XL16' 0102030405060	708 090A0B0C0D0E0F10'	v3	
00002CE4 00002CEC	00000000 00000004 00000000 00000000			2048	DC	XL16' 0000000000000	004 00000000000000000	<b>v4</b>	
				2049 2050 *Full N	Match: at	beginning of vect	or (and partial at end	of vector)	
				2051 *Byte 2052		VSTRS, 0, 2, 2	` 1	full match	
00002CF8				2053+	DS	OFD			
00002CF8 00002CF8	00002D50	00002CF8		2054+ 2055+T34	USI NG DC		base for test data and address of test routine		
00002CFC	0022			2056+	DC	H'34'	test number	•	
00002CFE 00002CFF	00 00			2057+ 2058+	DC DC	X' 00' HL1' 0'	m5 used		
00002D00	02			2059+	DC	HL1' 2'	m6 used		
00002D01 00002D02	02 0D			2060+ 2061+	DC DC	HL1' 2' HL1' 13'	CC CC failed mask		
00002D04	0000000 0000000			2062+	DS	2F	extracted PSW after te		
00002D0C 00002D0D	FF E5E2E3D9 E2404040			2063+ 2064+	DC DC	X' FF' CL8' VSTRS'	extracted CC, if test instruction name	rarred	
00002D18 00002D1C	00002D9C 00002DAC			2065+ 2066+	DC DC		address of v2 source address of v3 source		
00002D1C 00002D20	00002DAC 00002DBC			2067+	DC DC		address of v3 source		
00002D24 00002D28	00000010 00002D8C			2068+ 2069+REA34	DC DC		result length result address		
00002D30	0000000 00000000			2070+	DS				
00002D38 00002D40	$\begin{array}{cccc} 00000000 & 00000000 \\ 00000000 & 00000000$			2071+V1034	DS	XL16	gap V1 output		
00002D48	00000000 00000000			2072+	DS	FD	gap		
00002D50				2073+* 2074+X34	DS	<b>0F</b>			
00002D50	E310 5020 0014		00000020	2075+	LGF	R1, V2ADDR	load v2 source		
00002D56 00002D5C	E761 0000 0806 E310 5024 0014		00000000 0000024	2076+ 2077+		, , ,	use v22 to test decoder load v3 source	•	
00002D62 00002D68	E771 0000 0806 E310 5028 0014		00000000 00000028	2078+ 2079+	VL LGF		use v23 to test decoder load v4 source	•	
00002D6E	E781 0000 0806		00000028	2080+	VL	v24, 0(R1)	use v24 to test decoder	•	
00002D74 00002D7A	E766 7020 8F8B B98D 0020			2081+ 2082+	VSTRS EPSW	V22, V22, V23, V24, 0,		t is a source	e)
00002D7E	5020 500C		000000C	2083+	ST	R2, CCPSW	extract psw to save CC		
00002D82 00002D88	E760 5040 080E 07FB		00002D38	2084+ 2085+	VST BR	V22, V1034 R11	save v1 output return		
00002D8C 00002D8C				2086+RE34	DC		xl16 expected result		
00002D8C	00000000 00000000			2087+ 2088	DROP DC		000 00000000000000000	V1	
00002D94 00002D9C	00000000 00000000 01020304 F4F5F6F7			2089	DC	XL16' 01020304F4F5F	6F7 AAFDFEFFBB010203'	v2	
00002DA4	AAFDFEFF BB010203 01020304 05060708 090A0B0C 0D0E0F10			2090	DC		708 090A0B0C0D0E0F10'	v3	

ASMA Ver.	0. 7. 0 zvector- e7- 2	5- VSTRS					15 Apr 2025	12: 39: 24	Page	46
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00002DBC 00002DC4	00000000 00000004 00000000 00000000				DC	XL16' 0000000000000	0004 00000000000000000	v4		
				2092 2093 *Hal fword	l					
				2094	$VRR\_D$	VSTRS, 1, 2, 2		full match	ı	
00002DD0		00000000			DS	OFD	have Compared data and	<b>. . .</b>		
00002DD0 00002DD0	00002E28	00002DD0		2096+ 2097+T35	USI NG DC	^, R5 A(X35)	base for test data and address of test routine		ie	
00002DD4	0023				DC		test number			
00002DD6	00			2099+	DC	X' 00'				
00002DD7	01				DC	HL1' 1'	m5 used			
00002DD8 00002DD9	02 02				DC DC	HL1'2' HL1'2'	m6 used CC			
00002DDA	02 0D				DC DC	HL1' 13'	CC failed mask			
00002DDC	00000000 00000000				DS	2F	extracted PSW after te	st (has CC)		
00002DE4	FF			2105+	DC	X' FF'	extracted CC, if test	fai l ed		
00002DE5	E5E2E3D9 E2404040				DC	CL8' VSTRS'	instruction name			
00002DF0 00002DF4	00002E74 00002E84				DC DC	A(RE35+16) A(RE35+32)	address of v2 source address of v3 source			
00002DF4	00002E94				DC	A(RE35+48)	address of v4 source			
00002DFC	0000010			2110+	DC	A(16)	result length			
00002E00	00002E64				DC	A(RE35)	result address			
00002E08	0000000 0000000				DS DS	FD XL16	gap V1 output			
00002E10 00002E18	00000000 00000000 0000000 00000000			2113+V1035	DЗ	YF10	V1 output			
00002E20	0000000 00000000			2114+	DS	FD	gap			
				2115+*						
00002E28	E210 5020 0014		0000000		DS	OF	1 1 0			
00002E28 00002E2E	E310 5020 0014 E761 0000 0806		00000020 00000000	2117+ 2118+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
00002E2E	E310 5024 0014			2119+	LGF	R1, V3ADDR	load v3 source			
00002E3A	E771 0000 0806		00000000	2120+	VL	v23, 0(R1)	use v23 to test decoder			
			00000028		LGF		load v4 source			
00002E46 00002E4C	E781 0000 0806 E766 7120 8F8B		00000000	2122+ 2123+	VL VSTPS	v24, 0(R1) V22, V22, V23, V24, 1,	use v24 to test decoder 2 instruction (des		rca)	
00002E4C	B98D 0020			2124+		R2, R0	extract psw	t is a sour	Cej	
00002E56	5020 500C			2125+	ST	R2, CCPSW	to save CC			
00002E5A	E760 5040 080E		00002E10	2126+	VST	V22, V1035	save v1 output			
00002E60 00002E64	07FB				BR DC		return xl16 expected result			
00002E64					DROP	R5	ATTO EXPECTED TESUIT			
00002E64	00000000 00000000				DC		0000 000000000000000000000	V1		
00002E6C	00000000 00000000			0404	D.C.	W 4010400000				
00002E74	01020304 F4F5F6F7 AAFDFEFF BBBB0102			2131	DC	XL16' 01020304F4F5I	F6F7 AAFDFEFFBBBB0102'	v2		
				2132	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10'	v3		
00002E8C				~10~	20	0100000100000	Journal of the second of	••		
00002E94	0000000 00000004			2133	DC	XL16' 000000000000000	0004 00000000000000000	<b>v4</b>		
00002E9C	00000000 00000000			9194						
				2134 2135 *Word						
				2136 Word	VRR D	VSTRS, 2, 2, 2		full match	1	
00002EA8				2137+	DS _	OFD	-			
00002EA8	00000000	00002EA8			USING		base for test data and	test routin	ie	
00002EA8 00002EAC	00002F00 0024				DC DC	A(X36) H' 36'	address of test routine test number			
OUUULEAU	UU&I			WITUT	DC	11 50	CCSC HUMDCI			

LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
	OBSECT CODE	ADDIVI	ADDIV.					
				2178 *			length from ZS: ZS=1 CC=	 -9
				2180 *	- 1 u1 i	· · · · · · · · · · · · · · · · · · ·		-& 
					tch: at	t beginning of vect	tor	
				2182 *Byte				
MOTON				2183		VSTRS, 0, 2, 2		full match
002F80 002F80		00002F80		2184+ 2185+	DS USING	0FD * D5	base for test data and	tost routino
002F80	00002FD8	00002160		2186+T37	DC	A(X37)	address of test routine	test Toutine
002F84	0025			2187+	DC	H' 37'	test number	
002F86	00			2188+	DC	X' 00'		
002F87	00			2189+	DC	HL1' 0'	m5 used	
002F88	02			2190+	DC	HL1' 2'	m6 used	
002F89 002F8A	02 0D			2191+ 2192+	DC DC	HL1' 2' HL1' 13'	CC CC failed mask	
002F8C	00000000 00000000			2192+ 2193+	DS DS	2F	extracted PSW after tes	st (has CC)
002F94	FF			2194+	DC DC	X' FF'	extracted CC, if test	failed
002F95	E5E2E3D9 E2404040			2195+	DC	CL8' VSTRS'	instruction name	
002FA0	00003024			2196+	DC	A(RE37+16)	address of v2 source	
002FA4	00003034			2197+	DC	A(RE37+32)	address of v3 source	
002FA8	00003044			2198+	DC DC	A(RE37+48)	address of v4 source	
002FAC 002FB0	00000010 00003014			2199+ 2200+REA37	DC DC	A(16)	result length result address	
002FB8	0000000 00000000			2201+	DS	A(RE37) FD		
002FC0	0000000 0000000			2202+V1037	DS DS	XL16	gap V1 output	
002FC8	0000000 00000000						Suspus	
002FD0	0000000 00000000			2203+	DS	FD	gap	
				2204+*			<u> </u>	
002FD8	F010 F000 0014		0000000	2205+X37	DS	OF	1 1 0	
002FD8	E310 5020 0014		00000020	2206+ 2207+	LGF	R1, V2ADDR	load v2 source	
002FDE 002FE4	E761 0000 0806 E310 5024 0014		00000000 0000024	2207+ 2208+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source	
002FEA	E771 0000 0806		00000024	2209+	VL	v23, 0(R1)	use v23 to test decoder	
	E310 5028 0014		00000028		ĹĠF	R1, V4ADDR	load v4 source	
002FF6	E781 0000 0806		0000000		VL	v24, 0(R1)	use v24 to test decoder	
002FFC	E766 7020 8F8B			2212+		V22, V22, V23, V24, 0,		t is a source)
003002	B98D 0020		0000000	2213+		R2, R0	extract psw	
003006	5020 500C		000000C 00002FC0	2214+	ST		to save CC	
00300A 003010	E760 5040 080E 07FB		UUUUZFCU	2215+ 2216+	VST BR	V22, V1037 R11	save v1 output return	
003014	OTTB			2217+RE37	DC	OF	xl16 expected result	
003014				2218+	DROP	R5		
003014	0000000 00000000			2219	DC	XL16' 00000000000000	0000 0000000000000000000000000000000000	V1
00301C	00000000 00000000			0000	D.C.	W 4010400000	TOTAL 0400000111	
003024	01020304 F4F5F6F7			2220	DC	XL16' 01020304F4F5]	F6F7 01020304AAFDFEFF'	v2
00302C 003034	01020304 AAFDFEFF 01020300 05060700			2221	DC	VI 16' 0109090005060	0700 090A0B0C0D0E0F10'	v3
03034 0303C	090A0B0C 0D0E0F10			&&& I	DC	VETO 010%020002000	JAGO USUAUBUCUJUEUF 10	VJ
003044	00000000 00000004			2222	DC	XL16' 00000000000000	0004 00000000000000000	v4
	0000000 00000000							•
				2223				
				2224 *Halfword		TIOMPO 4 6 -		
000000				2225		VSTRS, 1, 2, 2		full match
003058 003058		00003058		2226+ 2227+	DS USING	0FD * D5	base for test data and	tost poutins
		THE THE TAX		4441+	U.DI NIT	, R.J	Dase for lest data and	est routine

	0. 7. 0 zvector- e7- 2						15 Apr 2025 12: 39: 24 Page 49
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
0000305C	0026			2229+	DC	H' 38'	test number
0000305E 0000305F	00 01			2230+ 2231+	DC DC	X' 00' HL1' 1'	m5 used
00003031	02			2232+	DC	HL1' 2'	m6 used
00003061	02			2233+	DC	HL1' 2'	CC
00003062	OD			2234+	DC	<b>Ш1' 13'</b>	CC failed mask
00003064 0000306C	00000000 00000000 FF			2235+ 2236+	DS DC	2F X' FF'	extracted PSW after test (has CC) extracted CC, if test failed
0000306C	E5E2E3D9 E2404040			2237+	DC	CL8' VSTRS'	instruction name
00003078	000030FC			2238+	DC	A(RE38+16)	address of v2 source
0000307C	0000310C			2239+	DC	A(RE38+32)	address of v3 source
00003080	0000311C			2240+	DC	A(RE38+48)	address of v4 source
00003084 00003088	00000010 000030EC			2241+ 2242+REA38	DC DC	A(16) A(RE38)	result length result address
00003088	00000000 00000000			2243+	DS	FD	
00003098	0000000 0000000			2244+V1038	DS	XL16	gap V1 output
000030A0	00000000 00000000						•
000030A8	00000000 00000000			2245+	DS	FD	gap
000030В0				2246+* 2247+X38	DS	0F	
000030B0	E310 5020 0014		00000020	2248+	LGF	R1, V2ADDR	load v2 source
000030B6	E761 0000 0806		0000000	2249+	VL	v22, 0(R1)	use v22 to test decoder
000030BC	E310 5024 0014		00000024	2250+	LGF	R1, V3ADDR	load v3 source
000030C2	E771 0000 0806		00000000	2251+	VL LCE	v23, 0(R1)	use v23 to test decoder
000030C8 000030CE	E310 5028 0014 E781 0000 0806		00000028 00000000	2252+ 2253+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder
000030EL	E766 7120 8F8B		0000000	2254+		V24, V(R1) V22, V22, V23, V24, 1	
000030DA	B98D 0020			2255+	<b>EPSW</b>	R2, R0	extract psw
000030DE	5020 500C		000000C	2256+	ST	R2, CCPSW	to save CC
000030E2 000030E8	E760 5040 080E 07FB		00003098	2257+ 2258+	VST BR	V22, V1038 R11	save v1 output return
000030E8	OTTB			2259+RE38	DC	OF	xl16 expected result
000030EC				2260+	DROP	R5	10 0p00000 100 <b>u</b> 10
000030EC	00000000 00000000			2261	DC	XL16' 0000000000000	00000 0000000000000000 V1
000030F4	00000000 00000000			0000	DC.	VI 101 01000004E4E6	EECE7 01000004AAEDEEEE!0
000030FC 00003104	01020304 F4F5F6F7 01020304 AAFDFEFF			2262	DC	XL10 01020304F4F3	5F6F7 01020304AAFDFEFF' v2
	01020000 05060000			2263	DC	XL16' 010200000506	60000 090A0B0C0D0E0F10' v3
00003114	O9OAOBOC ODOEOF10						
0000311C	00000000 00000004			2264	DC	XL16' 0000000000000	00004 0000000000000000' v4
00003124	0000000 00000000			2265			
				2266 *Word			
				2267	VRR_D	VSTRS, 2, 2, 2	full match
00003130				2268+	DS	OFD	
00003130	00002100	00003130		2269+	USING		base for test data and test routine
00003130 00003134	00003188 0027			2270+T39 2271+	DC DC	A(X39) H' 39'	address of test routine test number
00003134	0027			2272+	DC	X' 00'	
00003137	02			2273+	DC	HL1' 2'	m5 used
00003138	02			2274+	DC	HL1' 2'	m6 used
00003139 0000313A	02 0D			2275+ 2276+	DC DC	HL1' 2' HL1' 13'	CC CC failed mask
0000313A 0000313C	00000000 00000000			2277+	DS	ны 13 2F	extracted PSW after test (has CC)
00003144	FF			2278+	DC	X' FF'	extracted CC, if test failed
00003145	E5E2E3D9 E2404040			2279+	DC	CL8' VSTRS'	instruction name

A	SMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS					15 Apr 2025	12: 39: 24	Page	50
	LOC	OD IECT CODE	A DDD 1	A DDD 9	СТМГ			•		J	
	LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
	00003150	000031D4			2280+	DC	A(RE39+16)	address of v2 source			
	00003154	000031E4			2281+	DC	A(RE39+32)	address of v3 source			
	00003158	000031F4			2282+	DC	A(RE39+48)	address of v4 source			
	0000315C	00000010			2283+	DC	A(16)	result length			
	00003160	000031C4			2284+REA39	DC	A(RE39)	result address			
	00003168	0000000 00000000			2285+ 2286+V1039	DS DS	FD XL16	gap V1 output			
	00003170 00003178	00000000 00000000 0000000 00000000			2200+11039	אמ	ALIO	vi output			
	00003178	0000000 0000000			2287+	DS	FD	gan			
(	0003100	0000000 00000000			2288+*	DO	10	gap			
(	00003188				2289+X39	DS	<b>0F</b>				
	00003188	E310 5020 0014		00000020	2290+		R1, V2ADDR	load v2 source			
(	0000318E	E761 0000 0806		0000000	2291+	VL	v22, 0(R1)	use v22 to test decoder			
	00003194	E310 5024 0014		00000024	2292+	LGF	R1, V3ADDR	load v3 source			
	0000319A	E771 0000 0806		0000000	2293+	VL	v23, 0(R1)	use v23 to test decoder			
	000031A0	E310 5028 0014		00000028	2294+		R1, V4ADDR	load v4 source			
	000031A6	E781 0000 0806		0000000	2295+	VL	v24, 0(R1)	use v24 to test decoder	•		
	000031AC	E766 7220 8F8B			2296+	KDCM NOTKO	V22, V22, V23, V24, 2,		is a sour	ce)	
	000031B2 000031B6	B98D 0020 5020 500C		000000C	2297+ 2298+	EPSW ST	R2, CCPSW	extract psw to save CC			
	00031BA	E760 5040 080E		00000000	2299+		V22, V1039	save v1 output			
	00031DA	07FB		00003170	2300+	BR	R11	return			
	000031C4	0112			2301+RE39	DC	0F	xl16 expected result			
	000031C4				2302+		<b>R5</b>				
	000031C4	0000000 00000000			2303	DC		0000 0000000000000000000000000000000000	V1		
	000031CC	0000000 00000000									
	000031D4	01020304 F4F5F6F7			2304	DC	XL16' 01020304F4F5I	F6F7 0102030405AAAAFF'	v2		
	000031DC	01020304 05AAAAFF			0005	D.C.	W 401 04 0000 4000	2000 2000000000000000000000000000000000			
	000031E4	01020304 00000000			2305	DC	XL16 0102030400000	0000 000000000D0E0F10'	v3		
	000031EC 000031F4	00000000 0D0E0F10 0000000 00000004			2306	DC	VI 16' 0000000000000	0004 00000000000000000	v4		
	00031FC	0000000 0000004			2300	ЪС	ALIO 000000000000000000000000000000000000	0004 0000000000000000000000000000000000	V-1		
	,0000110				2307						
						tch: at	t end of vector				
					2309 *Byte						
					2310	VRR_D	VSTRS, 0, 2, 2		full match	ì	
	00003208				2311+	DS	OFD				
	0003208	00002960	00003208		2312+	USING		base for test data and t	est routir	ie	
	0003208	00003260			2313+T40	DC DC	A(X40)	address of test routine			
	0000320C 0000320E	0028 00			2314+ 2315+	DC DC	H' 40' X' 00'	test number			
	000320E	00			2316+	DC	HL1'0'	m5 used			
	0003210	02			2317+	DC	HL1' 2'	m6 used			
	00003211	02			2318+	DC	HL1' 2'	CC			
(	00003212	OD			2319+	DC	HL1' 13'	CC failed mask			
(	00003214	00000000 00000000			2320+	DS	2F	extracted PSW after tes			
	0000321C	FF			2321+	DC	X' FF'	extracted CC, if test f	ai l ed		
	000321D	E5E2E3D9 E2404040			2322+	DC	CL8' VSTRS'	instruction name			
	0003228	000032AC			2323+	DC DC	A(RE40+16)	address of v2 source			
	0000322C 00003230	000032BC 000032CC			2324+ 2325+	DC DC	A(RE40+32) A(RE40+48)	address of v3 source address of v4 source			
	0003234	00003200			2325+ 2326+	DC DC	A(RE4U+48) A(16)	result length			
	0003234	0000010 0000329C			2327+REA40	DC	A(RE40)	result address			
	00003240	0000000 00000000			2328+	DS					
	00003248	0000000 00000000			2329+V1040	DS	XL16	gap V1 output			
	00003250	0000000 0000000						•			

ASMA Ver.	0. 7. 0 zvector- e7-2	25-VSTRS					15 Apr 2025	12: 39: 24	Page	51
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00003258	00000000 00000000			2330+ 2331+*	DS	FD	gap			
00003260	E210 5020 0014		0000000	2332+X40	DS	OF	land vo source			
00003260 00003266	E310 5020 0014 E761 0000 0806		00000020 00000000	2333+ 2334+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
0000326C	E310 5024 0014		0000000	2335+	LGF	R1, V3ADDR	load v3 source			
00003272	E771 0000 0806		00000000	2336+	VL	v23, 0(R1)	use v23 to test decoder			
00003278	E310 5028 0014		00000028	2337+	LGF	R1, V4ADDR	load v4 source			
0000327E	E781 0000 0806		00000000	2338+	VL	v24, 0(R1)	use v24 to test decoder		`	
00003284 0000328A	E766 7020 8F8B B98D 0020			2339+ 2340+	VSTRS EPSW	V22, V22, V23, V24, 0, R2, R0		t is a sour	rce)	
0000328E	5020 500C		000000C	2341+	ST	R2, CCPSW	extract psw to save CC			
00003292	E760 5040 080E		00003248	2342+	VST	V22, V1040	save v1 output			
00003298	07FB			2343+	BR	R11	return			
0000329C				2344+RE40	DC	0F	xl16 expected result			
0000329C 0000329C	0000000 0000000C			2345+ 2346	DROP DC	R5	000C 0000000000000000'	V1		
0000329C	0000000 0000000			2340	DC	YF10 0000000000000		VI		
000032AC	F0F1F2F3 F4F5F6F7			2347	DC	XL16' F0F1F2F3F4F5	F6F7 F8F9FAFB01020304'	$\mathbf{v2}$		
000032B4	F8F9FAFB 01020304									
000032BC	01020300 05060700			2348	DC	XL16' 010203000506	0700 090A0B0C0D0E0F10'	v3		
000032C4 000032CC	090A0B0C 0D0E0F10			9940	DC	VI 16! 0000000000000	0004 0000000000000000000000000000000000	A		
00032CC	00000000 00000004 0000000 00000000			2349	DC	YF10 0000000000000	0004 00000000000000000	v4		
-				2350 2351 *Hal fwor		VCTDC 1 0 0		full match		
000032E0				2352 2353+	VKK_D DS	VSTRS, 1, 2, 2 OFD		Tull match	1	
000032E0		000032E0		2354+	USING		base for test data and	test routir	ıe	
000032E0	00003338			2355+T41	DC	A(X41)	address of test routine			
000032E4	0029			2356+	DC	H' 41'	test number			
000032E6 000032E7	00 01			2357+ 2358+	DC DC	X' 00' HL1' 1'	m5 used			
00032E8	02			2359+	DC	HL1' 2'	m6 used			
000032E9	02			2360+	DC	HL1' 2'	CC			
000032EA	OD			2361+	DC	HL1' 13'	CC failed mask	. (1		
000032EC 000032F4	00000000 00000000 FF			2362+ 2363+	DS DC	2F X' FF'	extracted PSW after te			
00032F4	E5E2E3D9 E2404040			2364+	DC DC	CL8' VSTRS'	extracted CC, if test instruction name	lalleu		
00003300	00003384			2365+	DC	A(RE41+16)	address of v2 source			
00003304	00003394			2366+	DC	A(RE41+32)	address of v3 source			
00003308	000033A4			2367+	DC	A(RE41+48)	address of v4 source			
0000330C 00003310	00000010 00003374			2368+ 2369+REA41	DC DC	A(16) A(RE41)	result length result address			
00003310	00000000 00000000			2370+	DS	FD	gap			
00003320	00000000 00000000			2371+V1041	DS	XL16	V1 output			
00003328	0000000 00000000						•			
00003330	0000000 00000000			2372+ 2373+* 2374+X41	DS DS	FD OF	gap			
0003338	E310 5020 0014		00000020	2375+	LGF	R1, V2ADDR	load v2 source			
0000333E	E761 0000 0806		0000000	2376+	VL	v22, 0(R1)	use v22 to test decoder			
00003344	E310 5024 0014		00000024	2377+	LGF	R1, V3ADDR	load v3 source			
0000334A	E771 0000 0806		00000000		VL LGF	v23, 0(R1)	use v23 to test decoder			
00003350 00003356	E310 5028 0014 E781 0000 0806		00000028 00000000		LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder			
0000000	T101 0000 0000		0000000	≈JUUT	A T	VAT, U(NI)	use var to test decoder			

ASMA Ver.	0. 7. 0 zvector- e7- 2	25-VSTRS					15 Apr 2025	12: 39: 24 Pa	ge 53
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
0000345C	F0F1F2F3 F4F5F6F7 F8F9FAFB 01020304			2431	DC	XL16' F0F1F2F3F4F5F	F6F7 F8F9FAFB01020304'	v2	
00003464 0000346C	01020304 00000000			2432	DC	XL16' 0102030400000	0000 000000000D0E0F10'	v3	
00003474 0000347C	00000000 0D0E0F10 00000000 00000004			2433	DC	XL16' 00000000000000	0004 00000000000000000'	$\mathbf{v4}$	
00003484	0000000 00000000			2434					
					tch: at	t middle of vector			
				2436 *Byte	TADD D	LICTURE O O O		C 11 4 1	
00003490				2437 2438+	VKK_D DS	VSTRS, 0, 2, 2 OFD		full match	
00003490		00003490		2439+	USI NG		base for test data and	tost routing	
00003490	000034E8	00003430		2440+T43	DC	A(X43)	address of test routine		
00003494	002B			2441+	DC	H' 43'	test number		
00003496	00			2442+	DC	X' 00'			
00003497	00			2443+	DC	HL1' 0'	m5 used		
00003498	02			2444+	DC	HL1' 2'	m6 used		
00003499	02 0D			2445+	DC	HL1' 2'	CC Caillad anala		
0000349A 0000349C	OD 00000000 00000000			2446+ 2447+	DC	HL1' 13' 2F	CC failed mask	at (bas CC)	
0000349C 000034A4	FF			2447+	DS DC	X' FF'	extracted PSW after te extracted CC, if test		
000034A4	E5E2E3D9 E2404040			2449+	DC DC	CL8' VSTRS'	instruction name	1 al 1 cu	
000034B0	00003534			2450+	DC	A(RE43+16)	address of v2 source		
000034B4	00003544			2451+	DC	A(RE43+32)	address of v3 source		
000034B8	00003554			2452+	DC	A(RE43+48)	address of v4 source		
000034BC	0000010			2453+	DC		result length		
000034C0	00003524			2454+REA43	DC	A(RE43)	result address		
000034C8	00000000 00000000			2455+	DS	FD	gap V1 output		
000034D0 000034D8	00000000 00000000 0000000 00000000			2456+V1043	DS	XL16	vi output		
000034E0	0000000 0000000			2457+	DS	FD	gap		
000034E8				2458+* 2459+X43	DS	<b>OF</b>			
000034E8 000034E8	E310 5020 0014		00000020		LGF	R1, V2ADDR	load v2 source		
000034EE	E761 0000 0806		00000000	2461+	VL		use v22 to test decoder	•	
000034F4	E310 5024 0014		00000024	2462+	LGF	R1, V3ADDR	load v3 source		
000034FA	E771 0000 0806		00000000	2463+	VL		use v23 to test decoder	•	
00003500	E310 5028 0014		00000028	2464+	LGF	R1, V4ADDR	load v4 source		
00003506	E781 0000 0806		0000000	2465+	VL		use v24 to test decoder		
0000350C	E766 7020 8F8B			2466+ 2467+		V22, V22, V23, V24, 0,	•	st is a source	<i>:</i> )
00003512 00003516	B98D 0020 5020 500C		000000C	2467+ 2468+	ST	R2, R0 R2, CCPSW	extract psw to save CC		
00003516 0000351A	E760 5040 080E		000000C 000034D0	2469+	VST	V22, V1043	save v1 output		
0000351A 00003520	07FB		30000 ID0	2470+	BR		return		
00003524				2471+RE43	DC		xl16 expected result		
00003524				2472+	DROP	<b>R</b> 5	<del>-</del>		
00003524	00000000 00000006			2473	DC	XL16' 00000000000000	0006 0000000000000000000000000000000000	V1	
0000352C	00000000 00000000			0.477.4	D.C.	VI 401 DOD4DOD4ESC	1400 000 4E4 EBEGEBBEE	0	
00003534	F0F1F2F3 F4F50102			2474	DC	ALIG FUFIFZF3F4F50	0102 0304FAFBFCFDFEFF'	v2	
0000353C 00003544	0304FAFB FCFDFEFF 01020300 05060700			2475	DC	XL16' 0102030005060	0700 090A0B0C0D0E0F10'	v3	
0000354C 00003554	090A0B0C 0D0E0F10 00000000 00000004			2476	DC	XL16' 00000000000000	0004 00000000000000000'	$\mathbf{v4}$	
0000355C	00000000 00000000								
				2477 2478 *Hal fwor	d				

HL1'2'

HL1'2'

HL1'2'

m5 used

m6 used

DC

DC

DC

2527+

2528+

2529 +

00003647

00003648

00003649

02

02

ASSM Ver.   0.7. 0	ASMA Ver	0. 7. 0 zvector- e7- 2	25- VSTRS					15 Apr 2025	12 · 39 · 24	Page	56
00003748   00003740   00000000   00000000   2582   18E446   DC   A(RE46)   result address   gap   00000000   00000000   00000000   000000	ASIM VCI.	o. r. o zvectoi er z	JO VOIRS					10 Apr 2020	12.00.24	rage	30
00003750 00000000 000000000	LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00003750 00000000 000000000											
00003776   00000000 00000000   00000000   000000							A(RE46)	result address			
00003776   00000000   00000000   00000000   000000								gap			
00003776   00000000   00000000   00000000   000000					2583+V1046	DS	XL16	V1 output			
2585,								<del>-</del>			
10003776	00003768	0000000 00000000				DS	FD	gap			
00003776   1310 5020 0014   00000020   2587+   LGF   RI, V2ADRR   load v2 source											
00003776						DS					
0000377C   1310 5024 0014   0000024   2589+   LGF   R.I. y3A,DRR   load v3 source											
0000378E   F771 0000 0806									•		
0000378  First   0000 0806   00000000   2592+ VL   VSTRS   VSZR   VSZR											
0000378E   F781 0000 0806   00000000   2592+   VIL   VZ,									•		
00003794   R766 7020 R8B						LGF					
00003784   988B 0020   0000000   00000000   00000000   000000				00000000			v24, 0(R1)				
0000378E   5020 500C   0000000C   2595+   ST   R2   CCFSW   to sa've CC						VSTRS	V22, V22, V23, V24, 0,		t is a sou	rce)	
000037A2   C760 5040 080E   0000378   2596+   VST   VST   VST   VSZ   V1046   save v1 output   000037AC   000037AC   00000000 0000000   00000000   0000000							R2, RO				
000037AB   000037AC   0000000   00000000   2599+						ST					
000037AC   000037AC   2598+E46				00003758							
000037AC   00000000   00000000   26900   DC   XL16' 000000000000000000000000000000000000		O7FB				BR	R11				
000037AC   0000000								xII6 expected result			
000037B4   00000000   00000000   00000000   000000									***		
000037BC   0102304 F4F5F6F7   01020304   0700037CC   01020300   05060700   05060700   090000000000000000000000000000000					2600	DC	XL16, 000000000000000	0000 0000000000000000000000000000000000	VI		
O00037C4   ARPFEFF 01020304   O5060700   O					0001	D.C	WI 101 0100000 4F 4FF	70F%	0		
000037CC					2601	DC	XL16 01020304F4F51	66F7 AAFDFEFF01020304	v2		
000037P4   00000000   00000000   00000000   000000					0000	D.C.	VI 101 010000000000000000000000000000000	2200 00040B0C0B0E0E101	0		
O00037PL   O0000000   O00000000					2602	DC	XL16 0102030005060	1/00 090AOBOCODOEOF10	V3		
000037F4   00000000 00000000   26028+   00003814   00003814   00003814   00003814   00003814   00003814   00003814   00003814   00003814   00003814   00003814   00003814   00003814   00003884   000003814   00003884   000000000   00000000   00000000   000000					9609	DC	VI 16! 0000000000000	0004 0000000000000000000000000000000000	***		
1000037F0					2003	DC	ALIO UUUUUUUUUUUU	0004 0000000000000000000000000000000000	V4		
2605 * Hal fword   2606	000037E4	0000000 0000000			2604						
1000037F0						d					
000037F0							VSTRS. 1. 2. 2		full mate	h	
000037F0 000037F0 000037F0 000037F4 000037F6 00 000037F7 01 000037F7 01 000037F9 02 000037F9 02 000037F9 02 000037F9 02 000037F0 02 000038F0 00000000 0000000 0000000 0000000 00000	000037F0								I di I	/ <b>==</b>	
000037F0         00003848         2609-T47         DC         A(X47)         address of test routine           000037F6         000         2611+         DC         X' 00'         test number           000037F7         01         2612+         DC         HL1' 1'         m5 used           000037F8         02         2613+         DC         HL1' 2'         m6 used           000037F9         02         2614+         DC         HL1' 12'         CC           000037F0         00         2615+         DC         HL1' 12'         CC           000037F0         00         2616+         DS         2F         extracted PSW after test (has CC)           000037F0         00000000         2616+         DS         2F         extracted PSW after test (has CC)           00003805         FF         2617+         DC         X'FF'         extracted CC, if test failed           00003810         00003894         2619+         DC         A(RE47+16)         address of v2 source           00003812         0000384         2620+         DC         A(RE47+32)         address of v3 source           00003820         00003884         2623+REA47         DC         A(RE47)         result address			000037F0					base for test data and	test routi	ne	
000037F4         002F         2610+         DC         H'47'         test number           000037F6         00         2611+         DC         W.00'           000037F7         01         2612+         DC         HL1'1'         m5 used           000037F8         02         2613+         DC         HL1'2'         CC           000037F0         00         2615+         DC         HL1'13'         CC failed mask           000037F0         00000000         2616+         DS         2F         extracted PSW after test (has CC)           00003804         FF         2617+         DC         X'FF'         extracted CC, if test failed           00003810         00003894         2619+         DC         A(RE47+16)         address of v2 source           00003818         0000384         2620+         DC         A(RE47+32)         address of v4 source           00003820         00003884         2621+         DC         A(RE47)         result length           00003830         0000000         2624+         DS         FD         gap           00003840         0000000         2625+V1047         DS         FD         gap           00003848         E310 5020 0014		00003848	00000.10			DC	A(X47)				
000037F6 00 000037F7 01 2612+ DC HL1'1' m5 used 000037F8 02 2613+ DC HL1'2' m6 used 000037F9 02 2614+ DC HL1'2' CC 000037FA 0D CC failed mask 000037FC 00000000 0000000 2616+ DS 2F extracted PSW after test (has CC) 00003804 FF 2617+ DC X'FF' extracted CC, if test failed 00003810 00003894 00003894 2619+ DC A(RE47+16) address of v2 source 00003810 00003884 00003884 2620+ DC A(RE47+32) address of v3 source 00003810 00003884 00003884 2621+ DC A(RE47+48) address of v4 source 00003810 00003884 000003884 000003884 000003884 000003884 000003884 000003884 000003884 000003884 000003884 00000000 2624+ DS FD gap 00003830 0000000 0000000 0000000 0000000 000000											
000037F7 01         2612+         DC         HL1'1'         m5 used           000037F8 02         2613+         DC         HL1'2'         m6 used           000037F0 02         2614+         DC         HL1'13'         CC failed mask           000037F0 0000000 0000000 0000000 2616+         DS         2F         extracted PSW after test (has CC)           0003804 FF         2617+         DC         X'FF'         extracted CC, if test failed           00003810 0003884 00003814 0000384 0000384 0000384 00003814 00003814 00003814 00003814 00003814 00003814 00003814 00003814 00003814 00003816 00000000 0000000 00000000 00003810 000003810 000003810 00000000 00000000 00000000 00000000 0000											
000037F8 02       2613+       DC       HL1'2'       m6 used         000037FA 0D 000037FA 0D 0000000 00000000 2615+       DC HL1'13'       CC failed mask         000037FC 00000000 0000000 00000000 2616+       DS 2F       extracted PSW after test (has CC)         00003804 FF 00003804 FF 00003805 00003804 00003894 00003810 00003894 00003814 00003814 00003814 00003814 00003814 00003814 00003814 00003814 00003814 00003816 000003816 000003816 000003816 000003816 000003816 000003816 000003816 000003816 000003810 0000000 00000000 00000000 00000000 0000							HL1' 1'	m5 used			
000037F9 02 0000007F0 0D0 0000000 00000000 2616+ DS 2F EDD 000037FC 00000000 00000000 00000000 2616+ DS 2F EDD 00003804 FF							HL1' 2'				
000037FA         0D         2615+         DC         HL1'13'         CC failed mask           000037FC         00000000 00000000         2616+         DS         2F         extracted PSW after test (has CC)           00003804         FF         2617+         DC         X' FF'         extracted CC, if test failed           00003810         00003894         2618+         DC         CL8' VSTRS'         instruction name           00003814         00003894         2620+         DC         A(RE47+16)         address of v2 source           00003812         00003884         2620+         DC         A(RE47+48)         address of v4 source           00003810         00000810         2622+         DC         A(16)         result length           00003820         00003884         2623+REA47         DC         A(RE47)         result address           00003830         00000000         2624+         DS         FD         gap           00003830         00000000         2620+         DS         FD         gap           00003840         00000000         2626+         DS         FD         gap           00003840         00000000         2626+         DS         FD         gap <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>HL1' 2'</td><td></td><td></td><td></td><td></td></t<>							HL1' 2'				
000037FC         00000000         2616+         DS         2F         extracted PSW after test (has CC)           00003804         FF         2617+         DC         X' FF'         extracted CC, if test failed           00003810         00003894         2619+         DC         A(RE47+16)         address of v2 source           00003814         00003894         2620+         DC         A(RE47+32)         address of v3 source           00003818         00003884         2621+         DC         A(RE47+48)         address of v4 source           00003820         000003884         2622+         DC         A(RE47)         result length           00003830         0000000         0000000         2624+         DS         FD         gap           00003838         0000000         00000000         2625+V1047         DS         XL16         V1 output           00003838         0000000         00000000         2626+         DS         FD         gap           00003840         00000000         2626+         DS         FD         gap           00003848         E310 5020 0014         0000002         2629+         LGF         R1, V2ADDR         load v2 source							HL1' 13'	CC failed mask			
00003804         FF         2617+         DC         X' FF'         extracted CC, if test failed           00003805         E5E2E3D9         E2404040         2618+         DC         CL8' VSTRS'         instruction name           00003810         00003894         2619+         DC         A(RE47+16)         address of v2 source           00003818         00003884         2620+         DC         A(RE47+32)         address of v3 source           00003810         00000010         2621+         DC         A(16)         result length           00003820         00003884         2623+REA47         DC         A(RE47)         result address           00003830         00000000         2624+         DS         FD         gap           00003840         00000000         2625+V1047         DS         FD         gap           00003848         2628+X47         DS         OF         OF           00003848         E310         5020         0014         00000000         2629+         LGF         R1, V2ADDR         load v2 source	000037FC	0000000 00000000			2616+	DS	<b>2F</b>		st (has CC	(1)	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		FF				DC		extracted CC, if test			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$											
$\begin{array}{cccccccccccccccccccccccccccccccccccc$											
$\begin{array}{cccccccccccccccccccccccccccccccccccc$											
$\begin{array}{cccccccccccccccccccccccccccccccccccc$											
$\begin{array}{cccccccccccccccccccccccccccccccccccc$											
00003830       00000000       00000000       2625+V1047       DS       XL16       V1 output         00003838       00000000       00000000       2626+       DS       FD       gap         00003848       2627+*       2628+X47       DS       OF         00003848       E310 5020 0014       00000020       2629+       LGF       R1, V2ADDR       load v2 source											
00003838								gap			
00003840 00000000 00000000 2626+ DS FD gap 00003848 00003848 E310 5020 0014 00000020 2629+ LGF R1, V2ADDR load v2 source					2625+V1047	DS	XL16	VI output			
2627+* 00003848 00003848 E310 5020 0014 0000020 2629+					0000	D.C.	TID.				
00003848	00003840	0000000 00000000				DS	FU	gap			
00003848 E310 5020 0014 00000020 2629+ LGF R1, V2ADDR load v2 source	00000040					DC	OF.				
		E010 7000 0014		0000000				1 10			
UUUUSO4E E/DI UUUU UOUD UUUUUUU ZOSU+ VL VZZ, U(KI) USE VZZ TO TEST decoder											
	UUUU384E	E/61 0000 0806		00000000	203U+	VL	VZZ, U(K1)	use vzz to test decoder			

ASMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS					15 Apr 2025	12: 39: 24	Page 57
TOC	OD IECT CODE	ADDD 1	ADDDO	CTM			•		C
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
00003854	E310 5024 0014		00000024	2631+	LGF	R1, V3ADDR	load v3 source		
0000385A	E771 0000 0806		00000000	2632+	VL	v23, 0(R1)	use v23 to test decoder		
00003860	E310 5028 0014		00000028	2633+	LGF	R1, V4ADDR	load v4 source		
00003866	E781 0000 0806		00000000	2634+	VL	v24, 0(R1)	use v24 to test decoder		
0000386C	E766 7120 8F8B			2635+		V22, V22, V23, V24, 1,		t is a sou	rce)
00003872	B98D 0020		0000000	2636+	EPSW	R2, R0	extract psw		
00003876 0000387A	5020 500C E760 5040 080E		000000C 00003830	2637+ 2638+	ST VST	R2, CCPSW V22, V1047	to save CC		
0000387A 00003880	07FB		00003830	2639+	BR	R11	save v1 output return		
00003884	OTTD			2640+RE47	DC DC	OF	xl16 expected result		
00003884				2641+	DROP	R5	Allo expected result		
00003884	0000000 00000000			2642	DC		0000 0000000000000000000000000000000000	V1	
0000388C	0000000 0000000								
00003894	01020304 F4F5F6F7			2643	DC	XL16' 01020304F4F5I	F6F7 AAFDFEFF01020304'	v2	
0000389C	<b>AAFDFEFF 01020304</b>							_	
000038A4	01020000 05060000			2644	DC	XL16' 0102000005060	0000 090A0B0C0D0E0F10'	v3	
000038AC	090A0B0C 0D0E0F10			0045	D.C.	VI 101 0000000000000	2004 00000000000000000	4	
000038B4	00000000 00000004			2645	DC	XL16, 000000000000000	0004 000000000000000000000	<b>v4</b>	
000038BC	0000000 00000000			2646					
				2647 *Word					
				2648	VRR D	VSTRS, 2, 2, 2		full match	h
000038C8				2649+	DS DS	OFD		1411 1121001	
000038C8		000038C8		2650+	USING		base for test data and	test routi	ne
000038C8	00003920			2651+T48	DC	A(X48)	address of test routine		
000038CC	0030			2652+	DC	H' 48'	test number		
000038CE	00			2653+	DC	X' 00'			
000038CF	02			2654+	DC	HL1' 2'	m5 used		
000038D0 000038D1	02 02			2655+ 2656+	DC DC	HL1'2' HL1'2'	m6 used CC		
000038D2	02 0D			2657+	DC DC	HL1' 13'	CC failed mask		
000038D4	00000000 00000000			2658+	DS	2F	extracted PSW after te	st (has CC)	)
000038DC	FF			2659+	DC	X' FF'	extracted CC, if test		,
000038DD	E5E2E3D9 E2404040			2660+	DC	CL8' VSTRS'	instruction name		
000038E8	0000396C			2661+	DC	A(RE48+16)	address of v2 source		
000038EC	0000397C			2662+	DC	A(RE48+32)	address of v3 source		
000038F0	0000398C			2663+	DC	A(RE48+48)	address of v4 source		
000038F4	00000010			2664+	DC	A(16)	result length		
000038F8 00003900	0000395C 0000000 00000000			2665+REA48 2666+	DC DS	A(RE48) FD	result address		
00003900	0000000 00000000			2667+V1048	DS DS	XL16	gap V1 output		
00003300	0000000 0000000			~007111010	<b>D</b> .5		11 oucput		
00003918	0000000 0000000			2668+	DS	FD	gap		
				2669+*					
00003920				2670+X48	DS	0F			
00003920	E310 5020 0014		00000020	2671+	LGF	R1, V2ADDR	load v2 source		
00003926	E761 0000 0806		00000000	2672+	VL	v22, 0(R1)	use v22 to test decoder		
0000392C	E310 5024 0014		00000024	2673+	LGF	R1, V3ADDR	load v3 source		
00003932 00003938	E771 0000 0806 E310 5028 0014		00000000 00000028	2674+ 2675+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source		
0000393E	E781 0000 0806		00000028	2676+	VL	v24, O(R1)	use v24 to test decoder		
00003931	E766 7220 8F8B		3000000	2677+		V24, U(N1) V22, V22, V23, V24, 2,			rce)
0000394A	B98D 0020			2678+		R2, R0	extract psw	- 10 a 50u	,
0000394E	5020 500C		000000C	2679+	ST	R2, CCPSW	to save CC		
00003952	E760 5040 080E		00003908	2680+	VST	V22, V1048	save v1 output		
00003958	07FB			2681+	BR	R11	return		

00000350	ASMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS					15 Apr 2025	12: 39: 24 Paş	ge 58
0000395C   0000000   00000000   00000000   000000	LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00000394	0000395C				2683+	DROP	<b>R</b> 5	•		
	0000395C 00003964				2684	DC	XL16' 00000000000000	0000 0000000000000000000000000000000000	V1	
00003984 00000000 00000000 00000000	0000396C				2685	DC	XL16' 01020304F4F5F	GF7 AAFDFEFF01020304'	v2	
	0000397C 00003984	01020304 00000000 00000000 0D0E0F10				DC	XL16' 0102030400000	0000 000000000D0E0F10'	v3	
Second						DC	XL16' 0000000000000	0004 000000000000000000	v4	
00003940					2689 *Full l	Match: at	beginning of vect	or (and partial at end	of vector)	
00003940						VRR D	VSTRS. 0. 2. 2		full match	
00003940   000039F8   2694-T49   DC   K/49   test number			00000010		2692+	DS	OFD	h C		
00003946 00	000039A0	000039F8	000039AU		2694+T49	DC	A(X49)	address of test routine		
000039A7   00	000039A4							test number		
000039A9A   00000000	000039A7	00			2697+	DC	HL1' 0'			
0000398AC   00000000   00000000   00000000   2708+   DC   X'FF'   extracted PSW after test (has CC)   00003985   E5E2E3D9   E2404040   2703+   DC   CLB'VSTRS'   instruction name   000039C0   00003344   2705+   DC   A(E499+16)   address of v2 source   000039C0   00003364   2705+   DC   A(E499+32)   address of v3 source   000039C0   00003044   2706+   DC   A(E499+32)   address of v3 source   000039C0   000003064   2706+   DC   A(E499+32)   address of v3 source   000039C0   000003064   2706+   DC   A(E499+32)   address of v3 source   000039C0   000003064   2706+   DC   A(E499+32)   address of v3 source   000039C0   00000304   2706+   DC   A(E499+32)   address of v3 source   000039C0   00000304   2706+   DC   A(E499+32)   address of v3 source   000039C0   00000000   2706+   DC   A(E499+32)   address of v3 source   000039C0   00000000   2706+   DC   A(E499+32)   address of v3 source   000039C0   00000000   2706+   DC   A(E499+32)   address of v3 source   000039C0   00000000   00000000   00000000   000000	000039A8 000039A9									
000039B4 FF	000039AA								st (bas CC)	
0000398C0         00003A44         2704+         DC         A(RE49+16)         address of v2 source           000039C1         00003A54         2705+         DC         A(RE49+48)         address of v3 source           000039C0         000003D0         2707+         DC         A(RE49+48)         address of v4 source           000039D0         000003A24         2708+REA49         DC         A(RE49)         result length           000039D0         0000000         2709+         DS         FD         gap           000039E0         00000000         2710+V1049         DS         FD         gap           000039F0         00000000         2711+         DS         FD         gap           000039F0         00000000         2714+         LGF         R1, V2ADDR         load v2 source           000039F0         2713+X49         DS         OF         V22, CR1         use v22 to test decoder           000039F0         2710+V1049         DS         FD         V22, CR1         use v22 to test decoder           000039F0         2710+V1049         DS         OF         V22, CR1         use v22 to test decoder           00003404         2310 5020         0014         0000002         2714+         L	000039B4	FF			2702+	DC	X' FF'	extracted CC, if test		
00003964         00003864         2705+         DC         A(RE49-32)         address of v3 source           000039C0         00000406         2707+         DC         A(16)         result length           000039D0         00003A34         2708+REA49         DC         A(RE49+48)         result address           000039B0         0000000         00000000         2709+         DS         FD         gap           000039E0         00000000         00000000         2710+V1049         DS         XL16         V1 output           000039F0         00000000         00000000         2711+         DS         FD         gap           00039F8         00000000         2711+         DS         FD         gap           00039F8         2712+*         DS         FD         gap           00039F8         2710-V1049         DS         FD         gap           00039F8         2710-V1049         DS         FD         gap           00039F8         2710-V1049         DS         FD         gap           000039F8         2710-V1049         DS         FD         gap           000039F8         2710-V1049         DS         FD         DS         DS	000039B5									
000039CC         00000010         2707+         DC         A(16)         result length           000039D8         0000000         0000000         2709+         DS         FD         gap           000039E0         00000000         00000000         2710+V1049         DS         XL16         VI output           000039E0         00000000         00000000         2711+         DS         FD         gap           000039E8         2712+**         V         V         V         V         V           000039F8         E310         5020         0014         00000000         2715+         VL         V22, 0(R1)         use v22 to test decoder           00003404         E310         5024         0014         00000000         2715+         VL         v22, 0(R1)         use v22 to test decoder           00003A10         E310         5024         0014         00000000         2717+         VL         v23, 0(R1)         use v23 to test decoder           00003A10         E310         5028         0014         00000342         2718+         LGF         R1, V4ADDR         load v3 source           00003A10         E310         5028         0014         00000000         2719+         VL	000039C4									
O00039E0   O000000   O000000   O000000   O000000   O000000   O0000000   O00000000	000039CC	0000010			2707+	DC	A(16)	result length		
000039F8										
000039F8					2710+V1049	DS	XL16	V1 output		
000039F8						DS	FD	gap		
000039F8 E310 5020 0014 00000000 2714+ LGF R1, V2ADDR load v2 source 000039FE E761 0000 806 00000000 2715+ VL v22, 0(R1) use v22 to test decoder 00003A04 E310 5024 0014 00000000 2716+ LGF R1, V3ADDR load v3 source 00003A05 E771 0000 0806 00000000 2717+ VL v23, 0(R1) use v23 to test decoder 00003A10 E310 5028 0014 00000000 2718+ LGF R1, V4ADDR load v4 source 00003A16 E781 0000 0806 00000000 2719+ VL v24, 0(R1) use v24 to test decoder 00003A16 E781 0000 8868 00000000 2719+ VL v24, 0(R1) use v24 to test decoder 00003A1C E766 7020 8F8B 2720+ VSTRS V22, V22, V23, V24, 0, 2 instruction (dest is a source) 00003A22 B98D 0020 2721+ EPSW R2, R0 extract psw 00003A24 E760 5040 080E 000039E0 2723+ VST V22, V1049 save v1 output 00003A30 07FB 2724+ BR R11 return 00003A34 000003A34 00000000 00000000 00000000 0000000000	000039F8					DS	<b>OF</b>			
00003A04         E310         5024         0014         0000024         2716+         LGF         R1, V3ADDR         load v3 source           00003A0A         E771         0000         0806         00000000         2717+         VL         v23, 0(R1)         use v23 to test decoder           00003A10         E310         5028         0014         0000000         2718+         LGF         R1, V4ADDR         load v4 source           00003A10         E781         0000         0806         00000000         2719+         VL         v24, 0(R1)         use v24 to test decoder           00003A10         E766         7020         8F8B         2720+         VSTRS         V22, V23, V24, 0, 2         instruction (dest is a source)           00003A22         B98D         0020         2721+         EPSW         R2, R0         extract psw           00003A24         E760         5040         080E         000039E0         2723+         VST         V22, V1049         save v1 output           00003A34         07FB         2724+         BR         R11         return           0003A34         00000000         00000000         2727         DC         XL16'000000000000000000000000000000000000	000039F8					LGF				
00003A10         E310         5028         0014         00000028         2718+         LGF         R1, V4ÅDDR         load v4 source           00003A16         E781         0000         0806         00000000         2719+         VL         v24, 0(R1)         use v24 to test decoder           00003A10         E766         7020         8F8B         2720+         VSTRS         V22, V23, V24, 0, 2         instruction (dest is a source)           00003A22         B98D         0020         2721+         EPSW         R2, R0         extract psw           00003A24         E760         5040         080E         0000380         2723+         VST         V22, V1049         save v1 output           00003A34         07FB         2724+         BR         R11         return           00003A34         000003A34         00000000         00000000         2727-         DC         XL16'000000000000000000000000000000000000	00003A04	E310 5024 0014		0000024	2716+	LGF	R1, V3ADDR	load v3 source		
00003A16         E781         0000         0806         00000000         2719+         VL         v24, 0(R1)         use v24 to test decoder           00003A1C         E766         7020         8F8B         2720+         VSTRS         V22, V22, V23, V24, 0, 2         instruction (dest is a source)           00003A22         B98D         0020         2721+         EPSW         R2, R0         extract psw           00003A26         5020         500C         0000000         2722+         ST         R2, CCPSW         to save CC           00003A34         07FB         2724+         BR         R11         return           00003A34         000003A34         00000000         00000000         00000000         00000000           00003A34         00000000         00000000         2727         DC         XL16'000000000000000000000000000000000000	00003A0A 00003A10									
00003A22         B98D 0020         2721+         EPSW R2, R0         extract psw           00003A26         5020 500C         0000000C         2722+         ST R2, CCPSW         to save CC           00003A30         07FB         2724+         BR R11         return           00003A34         2725+RE49         DC OF         xl 16 expected result           00003A34         0000000         0000000         2727         DC XL16' 000000000000000000000000000000000000	00003A16	E781 0000 0806			2719+	VL	v24, 0(R1)	use v24 to test decoder		
00003A2A       E760 5040 080E       000039E0       2723+       VST       V22, V1049       save v1 output         00003A30       07FB       2724+       BR       R11       return         00003A34       2725+RE49       DC       0F       x116 expected result         00003A34       00000000       00000000       2727       DC       XL16' 000000000000000000000000000000000000	00003A22	B98D 0020			2721+	<b>EPSW</b>	R2, R0	extract psw	t is a source,	,
00003A30       07FB       2724+       BR       R11       return         00003A34       2725+RE49       DC       0F       xl 16 expected result         00003A34       00000000       00000000       2727       DC       XL16' 000000000000000000000000000000000000	00003A26 00003A2A									
00003A34       2726+       DROP       R5         00003A34       00000000       00000000       V1         00003A3C       00000000       00000000       V2         00003A4C       01020304       F4F5F6F7       2728       DC       XL16' 01020304F4F5F6F7       AAFDFEFFBB010203'       v2         00003A4C       AAFDFEFFBB010203       BB010203       DC       XL16' 0102030005060700       090A0B0C0D0E0F10'       v3	00003A30				2724+	BR	R11	return		
00003A3C       00000000       00000000         00003A44       01020304       F4F5F6F7       2728       DC       XL16' 01020304F4F5F6F7       AAFDFEFFBB010203'       v2         00003A4C       AAFDFEFFBB010203       BB010203       DC       XL16' 0102030005060700       090A0B0C0D0E0F10'       v3	00003A34	0000000 0000000			2726+	DROP	<b>R5</b>	-	***	
00003A44       01020304       F4F5F6F7       AFDFEFFBB010203'       v2         00003A4C       AAFDFEFF       BB010203       BB010203       DC       XL16' 010203005060700       090A0B0C0D0E0F10'       v3	00003A34 00003A3C				2727	DC	XL16' 00000000000000	000 000000000000000000	V1	
00003A54 01020300 05060700 2729 DC XL16' 0102030005060700 090A0B0C0D0E0F10' v3	00003A44	01020304 F4F5F6F7			2728	DC	XL16' 01020304F4F5F	6F7 AAFDFEFFBB010203'	v2	
	00003A54	01020300 05060700			2729	DC	XL16' 0102030005060	0700 090A0B0C0D0E0F10'	v3	

							15 Apr 2025	•	ge 5
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
0003A64 0003A6C	00000000 00000 00000000 00000			2730	DC	XL16' 0000000000000	0004 00000000000000000	<b>v4</b>	
				2731 2732 *Halfword	1				
				2733		VSTRS, 1, 2, 2		full match	
0003A78				2734+	DS	OFD			
003A78		00003A78		2735+	<b>USING</b>	*, <b>R5</b>	base for test data and	test routine	
003A78	00003AD0			2736+T50	DC	A(X50)	address of test routine		
003A7C	0032			2737+	DC	Н' 50'	test number		
003A7E	00			2738+	DC	X' 00'			
003A7F	01			2739+	DC	HL1' 1'	m5 used		
003A80	02			2740+	DC	HL1' 2'	m6 used		
003A81	02			2741+	DC	HL1'2'	CC		
003A82	OD			2742+	DC	HL1' 13'	CC failed mask	. (1	
003A84	00000000 00000	000		2743+	DS	2F	extracted PSW after te		
003A8C	FF	0.40		2744+	DC	X' FF'	extracted CC, if test	talled	
003A8D	E5E2E3D9 E2404	:U4U		2745+	DC	CL8' VSTRS'	instruction name		
003A98	00003B1C			2746+	DC	A(RE50+16)	address of v2 source		
003A9C	00003B2C			2747+	DC	A(RE50+32)	address of v3 source		
003AA0	00003B3C			2748+	DC	A(RE50+48)	address of v4 source		
003AA4	00000010			2749+	DC DC	A(16)	result length		
003AA8	00003B0C	000		2750+REA50	DC	A(RE50)	result address		
003AB0	00000000 00000			2751+	DS	FD VI 16	gap V1 output		
003AB8	00000000 00000			2752+V1050	DS	XL16	vi output		
003AC0 003AC8	00000000 00000 0000000 00000			2753+	DS	FD	con		
UUSACO		000		2754+*	אמ	ГИ	gap		
003AD0				2755+X50	DS	<b>0</b> F			
003AD0	E310 5020 0014		00000020	2756+	LGF	R1, V2ADDR	load v2 source		
003AD6	E761 0000 0806		00000020	2757+	VL	v22, 0(R1)	use v22 to test decoder		
003ADC	E310 5024 0014		00000000	2758+	LGF	R1, V3ADDR	load v3 source		
003AE2	E771 0000 0806		00000024	2759+	VL	v23, 0(R1)	use v23 to test decoder		
003AE8	E310 5028 0014		00000028	2760+	LGF	R1, V4ADDR	load v4 source		
			00000000		VL		use v24 to test decoder	•	
003AF4	E766 7120 8F8B		0000000	2762+		V22, V22, V23, V24, 1,	2 instruction (des		)
003AFA	B98D 0020			2763+	EPSW	R2, R0	extract psw	e is a source,	
003AFE	5020 500C		000000C	2764+	ST	R2, CCPSW	to save CC		
003B02	E760 5040 080E		00003AB8	2765+	VST	V22, V1050	save v1 output		
003B08	07FB			2766+	BR	R11	return		
003B0C				2767+RE50	DC	<b>OF</b>	xl16 expected result		
003B0C				2768+	DROP	<b>R5</b>	-		
003B0C	00000000 00000			2769	DC	XL16' 00000000000000	0000 0000000000000000000000	V1	
003B14	00000000 00000								
003B1C	01020304 F4F5F			2770	DC	XL16' 01020304F4F5	F6F7 AAFDFEFFBBBB0102'	v2	
003B24	AAFDFEFF BBBBO			0==4	D.C.	TT 401 0400000000			
003B2C	01020000 05060			2771	DC	XL16' 0102000005060	0000 090A0B0C0D0E0F10'	<b>v</b> 3	
003B34	O9OAOBOC ODOEO			0770	D.C	WI 401 0000000000000000000000000000000000	0004 0000000000000000000000000000000000		
003B3C	00000000 00000			2772	DC	XL16' 00000000000000	0004 000000000000000000	<b>v4</b>	
003B44	00000000 00000	000		0770					
				2773					
				2774 *Word	MDD P	VCTDC 0 0 0		C-11 / 1	
MANARA				2775		VSTRS, 2, 2, 2		full match	
				2776+	DS	OFD			
0003B50		OCCOOREO							
0003B50	00002740	00003B50		2777+	USING		base for test data and		
	00003BA8 0033	00003B50		2777+ 2778+T51 2779+	DC DC	^, R5 A(X51) H' 51'	address of test routine test number		

BR

DC

DC

DC

DC

DC

**DROP** 

**R11** 

0F

**R5** 

return

XL16' 000000000000000 000000000000000000'

XL16' 0102030405060708 AAFDFEFF01020304'

XL16' 010203040000000 000000000D0E0F10'

xl16 expected result

V1

v2

 $\mathbf{v3}$ 

v4

2808+

2810+

2811

2812

2813

2814

2815

2809+RE51

00003BE0

00003BE4

00003BE4

00003BE4

00003BEC 00003BF4

00003BFC 00003C04

00003C0C

00003C14

07FB

00003C1C 00000000 00000000

0000000 00000000

0000000 00000000

01020304 05060708

**AAFDFEFF 01020304** 

01020304 00000000

							-		Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
				2817 *						
				2818 * case 4 2819 *	- full	l match; V2 str le	ngth from ZS: ZS=1 CC=2			
					tch: at	t beginning of vect	tor			
				<b>2821</b> *Byte						
0003C28				2822 2823+	VRR_D DS	VSTRS, 0, 2, 2 OFD		full match	1	
003C28		00003C28		2824+	USI NG		base for test data and	test routij	1e	
003C28	00003C80	0000000		2825+T52	DC	A(X52)	address of test routine			
0003C2C	0034			2826+	DC	H' 52'	test number			
0003C2E 0003C2F	00			2827+ 2828+	DC	X' 00' HL1' 0'	m£ ugod			
003C2F	00			2829+	DC DC	HL1'2'	m5 used m6 used			
0003C31	02			2830+	DC	HL1' 2'	CC			
0003C32	OD			2831+	DC	HL1' 13'	CC failed mask			
0003C34	00000000 00000000			2832+	DS	2F	extracted PSW after tes	st (has CC)		
0003C3C 0003C3D	FF E5E2E3D9 E2404040			2833+ 2834+	DC DC	X' FF' CL8' VSTRS'	extracted CC, if test is instruction name	railed		
003C3B	00003CCC			2835+	DC	A(RE52+16)	address of v2 source			
0003C4C	00003CDC			2836+	DC	A(RE52+32)	address of v3 source			
0003C50	00003CEC			2837+	DC	A(RE52+48)	address of v4 source			
0003C54	00000010			2838+	DC	A(16)	result length			
0003C58 0003C60	00003CBC 00000000 00000000			2839+REA52 2840+	DC DS	A(RE52) FD	result address			
003C68	0000000 0000000			2841+V1052	DS DS	XL16	gap V1 output			
0003C70	0000000 00000000			2011/11002			5			
0003C78	00000000 00000000			2842+	DS	FD	gap			
າດດາວຕອດ				2843+* 2844+X52	DC	OF				
0003C80 0003C80	E310 5020 0014		00000020	2845+	DS LGF	OF R1, V2ADDR	load v2 source			
0003C86	E761 0000 0806		00000000	2846+	VL	v22, 0(R1)	use v22 to test decoder			
0003C8C	E310 5024 0014		00000024	2847+	LGF	R1, V3ADDR	load v3 source			
	E771 0000 0806		0000000		VL	v23, 0(R1)	use v23 to test decoder			
0003C98	E310 5028 0014 E781 0000 0806		00000028 00000000	2849+ 2850+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder			
0003C9E	E766 7020 8F8B		0000000	2851+		V24, U(N1) V22, V22, V23, V24, 0,		t is a som	rce)	
0003CAA	B98D 0020			2852+		R2, R0	extract psw	o is a sour		
0003CAE	5020 500C		000000C	2853+	ST	R2, CCPSW	to save CC			
0003CB2	E760 5040 080E		00003C68	2854+	VST	V22, V1052	save v1 output			
0003CB8 0003CBC	07FB			2855+ 2856+RE52	BR DC	R11 0F	return xl16 expected result			
0003CBC				2857+		R5	Allo expected result			
0003CBC	0000000 00000000			2858	DC	XL16' 00000000000000	0000 00000000000000000	V1		
0003CC4	00000000 00000000 01000004 E4EEECE7			9950	DC	VI 101 0100000 4E 4E*	ECET OCCOOCALAPPETE	0		
0003CCC 0003CD4	01020304 F4F5F6F7 00020304 AAFDFEFF			2859	DC	AL10 U1UZU3U4F4F5	F6F7 00020304AAFDFEFF'	v2		
	01020304 AAFDFEFF 01020300 05060700			2860	DC	XL16' 0102030005060	0700 090A0B0C0D0E0F10'	v3		
0003CE4	O9OAOBOC ODOEOF10									
	00000000 00000004			2861	DC	XL16' 0000000000000	0004 00000000000000000	<b>v4</b>		
0003CF4	0000000 00000000			2862						
				2863 *Halfword	d					
				2864		VSTRS, 1, 2, 2		full match	ı	
0003D00				2865+	DS	OFD				
0003D00	00002050	00003D00		2866+	USING		base for test data and	test routi	1e	
0003D00	00003D58			2867+T53	DC	A(X53)	address of test routine			

ASMA Ver.	0. 7. 0 zvector- e7- 2	5- VSTRS					15 Apr 2025 12: 39: 24 Page 62
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
00003D04	0035			2868+	DC	Н' 53'	test number
00003D06	00			2869+	DC	X' 00'	
00003D07	01			2870+	DC	HL1' 1'	m5 used
00003D08	02			2871+	DC	HL1' 2'	m6 used
00003D09	02			2872+	DC	HL1' 2'	CC
00003D0A	OD			2873+	DC	HL1' 13'	CC failed mask
00003D0C	00000000 00000000			2874+	DS	2F	extracted PSW after test (has CC)
00003D14	FF			2875+	DC	X' FF'	extracted CC, if test failed
00003D14	E5E2E3D9 E2404040			2876+	DC	CL8' VSTRS'	instruction name
00003D20	00003DA4			2877+	DC	A(RE53+16)	address of v2 source
00003D24	00003DB4			2878+	DC	A(RE53+32)	address of v3 source
00003D24	00003DC4			2879+	DC	A(RE53+48)	address of v4 source
00003D26	00000010			2880+	DC	A(16)	result length
00003D2C	0000010 00003D94			2881+REA53	DC	A(RE53)	result address
00003D30	0000000 00000000			2882+	DS	FD	
00003D38	0000000 0000000			2883+V1053	DS DS	XL16	gap V1 output
				2003+11033	אמ	ALIO	vi output
00003D48	0000000 0000000			9004.	nc	ED	or an
00003D50	00000000 00000000			2884+	DS	FD	gap
00000050				2885+*	DC	OF	
00003D58	E010 7000 0014		0000000	2886+X53	DS	OF	1 - 1 - 0
00003D58	E310 5020 0014		00000020	2887+	LGF	R1, V2ADDR	load v2 source
00003D5E	E761 0000 0806		0000000	2888+	VL	v22, 0(R1)	use v22 to test decoder
00003D64	E310 5024 0014		00000024	2889+	LGF	R1, V3ADDR	load v3 source
00003D6A	E771 0000 0806		0000000	2890+	VL	v23, 0(R1)	use v23 to test decoder
00003D70	E310 5028 0014		00000028	2891+	LGF	R1, V4ADDR	load v4 source
00003D76	E781 0000 0806		0000000	2892+	VL	v24, 0(R1)	use v24 to test decoder
00003D7C	E766 7120 8F8B			2893+		V22, V22, V23, V24, 1,	
00003D82	B98D 0020		0000000	2894+		R2, R0	extract psw
00003D86	5020 500C		000000C	2895+	ST	R2, CCPSW	to save CC
00003D8A	E760 5040 080E		00003D40	2896+	VST	V22, V1053	save v1 output
00003D90	07FB			2897+	BR	R11	return
00003D94				2898+RE53	DC	0F	xl16 expected result
00003D94	000000000000000000000000000000000000000			2899+	DROP	R5	0000 000000000000 VI
00003D94	00000000 00000000			2900	DC	XL16, 00000000000000	0000 0000000000000000' V1
00003D9C	00000000 00000000			0004	D.C	TT 401 0400000 4T 4TF	
00003DA4	01020304 F4F5F6F7			2901	DC	XL16' 01020304F4F5	F6F7 00000304AAFDFEFF' v2
00003DAC	00000304 AAFDFEFF				~~		
00003DB4	01020000 05060000			2902	DC	XL16' 0102000005060	0000 090A0B0C0D0E0F10' v3
00003DBC	090A0B0C 0D0E0F10			2222	D.C.	TT 401 000000000000000000000000000000000	0004 00000000000000
00003DC4	00000000 00000004			2903	DC	XL16' 00000000000000	0004 0000000000000000' v4
00003DCC	00000000 00000000						
				2904			
				2905 *Word	-	Vicino a a a a	
000000				2906		VSTRS, 2, 2, 2	full match
00003DD8				2907+	DS	OFD	
00003DD8		00003DD8		2908+	USING		base for test data and test routine
00003DD8	00003E30			2909+T54	DC	A(X54)	address of test routine
00003DDC	0036			2910+	DC	H' 54'	test number
00003DDE	00			2911+	DC	X' 00'	
00003DDF	02			2912+	DC	HL1' 2'	m5 used
00003DE0	02			2913+	DC	HL1'2'	m6 used
00003DE1	02			2914+	DC	HL1' 2'	CC
00003DE2	OD			2915+	DC	HL1' 13'	CC failed mask
00003DE4	0000000 00000000			2916+	DS	2F	extracted PSW after test (has CC)
00003DEC	FF			2917+	DC	X' FF'	extracted CC, if test failed
00003DED	E5E2E3D9 E2404040			2918+	DC	CL8' VSTRS'	instruction name

ASMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS					15 Apr 2025 12: 39: 24 Page 63
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
		IDDIVI	IDDIC				
00003DF8	00003E7C			2919+	DC	A(RE54+16)	address of v2 source
00003DFC 00003E00	00003E8C 00003E9C			2920+ 2921+	DC DC	A(RE54+32) A(RE54+48)	address of v3 source address of v4 source
00003E00	00003230			2922+	DC DC	A(16)	result length
00003E08	00003E6C			2923+REA54	DC	A(RE54)	result address
00003E10	0000000 00000000			2924+	DS	FD	
00003E18	00000000 00000000			2925+V1054	DS	XL16	gap V1 output
00003E20	00000000 00000000			0000	<b>D</b> .C		
00003E28	00000000 00000000			2926+ 2927+*	DS	FD	gap
00003E30				2928+X54	DS	<b>0</b> F	
00003E30	E310 5020 0014		00000020	2929+	LGF	R1, V2ADDR	load v2 source
00003E36	E761 0000 0806		00000000	2930+	VL	v22, 0(R1)	use v22 to test decoder
00003E3C	E310 5024 0014		00000024	2931+	LGF	R1, V3ADDR	load v3 source
00003E42	E771 0000 0806		00000000	2932+	VL	v23, 0(R1)	use v23 to test decoder
00003E48	E310 5028 0014		00000028	2933+	LGF	R1, V4ADDR	load v4 source
00003E4E 00003E54	E781 0000 0806 E766 7220 8F8B		0000000	2934+ 2935+	VL	v24, 0(R1) V22, V22, V23, V24, 2,	use v24 to test decoder 2 instruction (dest is a source)
00003E5A	B98D 0020			2936+	EPSW	R2, R0	extract psw
00003E5E	5020 500C		000000C	2937+	ST	R2, CCPSW	to save CC
00003E62	E760 5040 080E		00003E18	2938+	VST	V22, V1054	save v1 output
00003E68	07FB			2939+	BR	R11	return
00003E6C				2940+RE54	DC	0F	xl16 expected result
00003E6C 00003E6C	0000000 00000000			2941+ 2942	DROP DC	R5	0000 00000000000000000 V1
00003E0C	0000000 0000000			2942	DC	XL16 000000000000000000000000000000000000	0000 000000000000000
00003E7C	01020304 F4F5F6F7			2943	DC	XL16' 01020304F4F51	F6F7 000000005AAAAFF' v2
00003E84	0000000 05AAAAFF				-		
00003E8C	01020304 00000000			2944	DC	XL16' 0102030400000	0000 000000000D0E0F10' v3
00003E94	00000000 0D0E0F10			0045	DC	VI 101 0000000000000	2004 0000000000000000000000000000000000
00003E9C 00003EA4	00000000 00000004 0000000 00000000			2945	DC	YF10, 00000000000000	0004 0000000000000000' v4
OOOODLIII	0000000 0000000			2946			
					tch: at	t middle of vector	
				2948 *Byte	T/DD D	NOTED C. O. O.	
OOOOSEDO				2949	VKK_D	VSTRS, 0, 2, 2	full match
00003EB0 00003EB0		00003EB0		2950+ 2951+	DS USING	OFD * P5	base for test data and test routine
00003EB0	00003F08	OOOOCEDO		2952+T55	DC	A(X55)	address of test routine
00003EB4	0037			2953+	DC	H' 55'	test number
00003EB6	00			2954+	DC	X' 00'	
00003EB7	00			2955+	DC	HL1' 0'	m5 used
00003EB8	02			2956+ 2057+	DC DC	HL1' 2'	m6 used CC
00003EB9 00003EBA	02 0D			2957+ 2958+	DC DC	HL1' 2' HL1' 13'	CC failed mask
00003EBA	00000000 00000000			2959+	DS DS	2F	extracted PSW after test (has CC)
00003EC4	FF			<b>2960</b> +	DC	X' FF'	extracted CC, if test failed
00003EC5	E5E2E3D9 E2404040			2961+	DC	CL8' VSTRS'	instruction name
00003ED0	00003F54			2962+	DC	A(RE55+16)	address of v2 source
00003ED4	00003F64			2963+	DC	A(RE55+32)	address of v3 source
00003ED8 00003EDC	00003F74 00000010			2964+ 2965+	DC DC	A(RE55+48) A(16)	address of v4 source result length
00003EDC	0000010 00003F44			2966+REA55	DC DC	A(RE55)	result address
00003EE8	00000000 00000000			2967+	DS	FD	
00003EF0	00000000 00000000			2968+V1055	DS	XL16	gap V1 output
00003EF8	00000000 00000000						

T 0 G	OD TEST 60		4 D D D C	CITIL TO			10 Apr 2020	12: 39: 24 Pa	O
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
003F00	0000000 000000	000		2969+ 2970+*	DS	FD	gap		
003F08	T040 F000 0044		0000000	2971+X55	DS	OF	1 1 0		
003F08	E310 5020 0014		00000020	2972+	LGF	R1, V2ADDR	load v2 source		
003F0E	E761 0000 0806		0000000	2973+	VL	v22, 0(R1)	use v22 to test decoder		
003F14	E310 5024 0014		00000024	2974+	LGF	R1, V3ADDR	load v3 source		
003F1A	E771 0000 0806		0000000	2975+	VL	v23, 0(R1)	use v23 to test decoder		
003F20	E310 5028 0014		00000028	2976+	LGF	R1, V4ADDR	load v4 source		
003F26	E781 0000 0806		0000000	2977+ 2978+	VL	v24, 0(R1)	use v24 to test decoder	t <b>:</b> a a aaumaa	۵)
003F2C 003F32	E766 7020 8F8B B98D 0020			2978+ 2979+	EPSW	V22, V22, V23, V24, O R2, R0		t is a source	e)
003F36	5020 500C		000000C	2980+	ST	R2, CCPSW	extract psw to save CC		
003F3A	E760 5040 080E		000000C 00003EF0	2981+	VST	V22, V1055			
003F3A 003F40	07FB		OOOOSEFO	2982+	BR	R11	save v1 output return		
003F44	OTTB			2983+RE55	DC	OF	xl 16 expected result		
003F44 003F44				2984+	DROP	R5	ALLO CAPCCCCU TESUIT		
003F44	0000000 000000	006		2985	DC		0006 0000000000000000'	V1	
003F4C	0000000 000000			<b>3000</b>	20			· -	
003F54	F0F1F2F3 F4F501			2986	DC	XL16' F0F1F2F3F4F5	0102 0300FAFBFCFDFEFF'	v2	
003F5C	0300FAFB FCFDFF							,	
003F64	01020300 050607			2987	DC	XL16' 010203000506	0700 090A0B0C0D0E0F10'	v3	
003F6C	O9OAOBOC ODOEOH								
003F74	0000000 000000	004		2988	DC	XL16' 0000000000000	0004 0000000000000000'	$\mathbf{v4}$	
003F7C	00000000 000000	000							
				2989	_				
				2990 *Hal fwo:		NOTE A O		0.11	
				2991	V/DD II	VCTDC 1 9 9		till motoh	
ологоо						VSTRS, 1, 2, 2		full match	
		00000000		2992+	DS	OFD	have for that data and t		
003F88	00002EE0	00003F88		2992+ 2993+	DS USING	OFD *, R5	base for test data and t		
003F88 003F88	00003FE0	00003F88		2992+ 2993+ 2994+T56	DS USING DC	OFD *, R5 A(X56)	address of test routine		
003F88 003F88 003F8C	0038	00003F88		2992+ 2993+ 2994+T56 2995+	DS USING DC DC	OFD *, R5 A(X56) H' 56'			
0003F88 0003F88 0003F8C 0003F8E	0038 00	00003F88		2992+ 2993+ 2994+T56 2995+ 2996+	DS USING DC DC DC	OFD *, R5 A(X56) H' 56' X' 00'	address of test routine test number		
003F88 003F88 003F8C 003F8E 003F8F	0038 00 01	00003F88		2992+ 2993+ 2994+T56 2995+ 2996+ 2997+	DS USING DC DC DC DC	OFD *, R5 A(X56) H' 56' X' 00' HL1' 1'	address of test routine test number m5 used		
003F88 003F88 003F8C 003F8E 003F8F	0038 00 01 02	00003F88		2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+	DS USING DC DC DC DC DC DC	OFD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2'	address of test routine test number m5 used m6 used		
003F88 003F88 003F8C 003F8E 003F8F 003F90	0038 00 01 02 02	00003F88		2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+	DS USING DC DC DC DC DC DC DC	OFD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2'	address of test routine test number  m5 used m6 used CC		
003F88 003F88 003F8C 003F8E 003F8F 003F90 003F91 003F92	0038 00 01 02 02 0D			2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+	DS USING DC DC DC DC DC DC DC DC DC	OFD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13'	address of test routine test number  m5 used m6 used CC CC failed mask	test routine	
003F88 003F8C 003F8C 003F8E 003F90 003F91 003F92 003F94	0038 00 01 02 02			2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+	DS USING DC DC DC DC DC DC DC DC DC	OFD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F	address of test routine test number  m5 used m6 used CC CC failed mask extracted PSW after test	test routine	
003F88 003F8C 003F8C 003F8E 003F90 003F91 003F92 003F94 003F9C	0038 00 01 02 02 0D 00000000 000000	000		2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+	DS USING DC DC DC DC DC DC DC DC DC	OFD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF'	address of test routine test number  m5 used m6 used CC CC failed mask	test routine	
003F88 003F8C 003F8E 003F8F 003F90 003F91 003F92 003F94 003F9C	0038 00 01 02 02 02 0D 00000000 000000 FF E5E2E3D9 E24040	000		2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+	DS USING DC	OFD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS'	address of test routine test number  m5 used m6 used CC CC failed mask extracted PSW after test extracted CC, if test if	test routine	
003F88 003F8C 003F8C 003F8E 003F90 003F91 003F92 003F94 003F9C 003F9D	0038 00 01 02 02 00 00000000 000000 FF	000		2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+ 3003+	DS USING DC	OFD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF'	address of test routine test number  m5 used m6 used CC CC failed mask extracted PSW after test extracted CC, if test if instruction name	test routine	
003F88 003F8C 003F8E 003F8F 003F90 003F91 003F92 003F94 003F9C 003F9D 003FA8	0038 00 01 02 02 0D 00000000 000000 FF E5E2E3D9 E24040 0000402C	000		2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+ 3003+ 3004+	DS USING DC	OFD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE56+16)	address of test routine test number  m5 used m6 used CC CC failed mask extracted PSW after test extracted CC, if test fi instruction name address of v2 source	test routine	
003F88 003F8C 003F8C 003F8F 003F90 003F91 003F92 003F94 003F9C 003F9D 003FAC 003FB0 003FB0	0038 00 01 02 02 0D 00000000 000000 FF E5E2E3D9 E24040 0000402C 0000403C	000		2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+ 3003+ 3004+ 3005+ 3006+ 3007+	DS USING DC	0FD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE56+16) A(RE56+32) A(RE56+48) A(16)	address of test routine test number  m5 used m6 used CC CC failed mask extracted PSW after test extracted CC, if test fi instruction name address of v2 source address of v3 source address of v4 source result length	test routine	
003F88 003F8C 003F8C 003F8E 003F90 003F91 003F92 003F94 003F9C 003F9D 003FAC 003FB0 003FB0	0038 00 01 02 02 0D 00000000 000000 FF E5E2E3D9 E24040 0000402C 0000403C 0000404C 00000010 0000401C	000 040		2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+ 3003+ 3004+ 3005+ 3006+ 3007+ 3008+REA56	DS USING DC	OFD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE56+16) A(RE56+32) A(RE56+48)	address of test routine test number  m5 used m6 used CC CC failed mask extracted PSW after test extracted CC, if test fi instruction name address of v2 source address of v3 source address of v4 source	test routine	
003F88 003F8C 003F8C 003F8E 003F90 003F91 003F92 003F94 003F9C 003F9D 003FA8 003FAC 003FB0 003FB8	0038 00 01 02 02 0D 00000000 0000000 FF E5E2E3D9 E24040 0000402C 0000403C 0000404C 00000010 0000401C 00000000 000000	000 040 000		2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+ 3003+ 3004+ 3005+ 3006+ 3007+ 3008+REA56 3009+	DS USING DC	0FD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE56+16) A(RE56+32) A(RE56+48) A(16) A(RE56) FD	address of test routine test number  m5 used m6 used CC CC failed mask extracted PSW after test extracted CC, if test fi instruction name address of v2 source address of v3 source address of v4 source result length result address gap	test routine	
003F88 003F8C 003F8E 003F8F 003F90 003F91 003F92 003F94 003F9C 003F9D 003FAC 003FB0 003FB0 003FB4 003FB8 003FC0 003FC0	0038 00 01 02 02 0D 00000000 0000000000000000000000000	000 040 000 000		2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+ 3003+ 3004+ 3005+ 3006+ 3007+ 3008+REA56	DS USING DC	0FD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE56+16) A(RE56+32) A(RE56+48) A(16) A(RE56)	address of test routine test number  m5 used m6 used CC CC failed mask extracted PSW after test extracted CC, if test fi instruction name address of v2 source address of v3 source address of v4 source result length result address	test routine	
003F88 003F8C 003F8E 003F8E 003F90 003F91 003F92 003F94 003F9C 003F9D 003FAS 003FAC 003FB0 003FB4 003FB8 003FC0 003FC8 003FD0	0038 00 01 02 02 0D 00000000 000000 FF E5E2E3D9 E24040 0000402C 0000403C 0000404C 00000010 0000401C 00000000 0000000 00000000 0000000 00000000	000 040 000 000 000		2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+ 3003+ 3004+ 3005+ 3006+ 3007+ 3008+REA56 3009+ 3010+V1056	DS USING DC	0FD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE56+16) A(RE56+32) A(RE56+48) A(16) A(RE56) FD XL16	address of test routine test number  m5 used m6 used CC CC failed mask extracted PSW after test extracted CC, if test fi instruction name address of v2 source address of v3 source address of v4 source result length result address gap	test routine	
003F88 003F8C 003F8E 003F8E 003F90 003F91 003F92 003F94 003F9C 003F9D 003FAS 003FAC 003FB0 003FB4 003FB8 003FC0 003FC8 003FD0	0038 00 01 02 02 0D 00000000 0000000000000000000000000	000 040 000 000 000		2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+ 3003+ 3004+ 3005+ 3006+ 3007+ 3008+REA56 3009+ 3010+V1056	DS USING DC	0FD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE56+16) A(RE56+32) A(RE56+48) A(16) A(RE56) FD	address of test routine test number  m5 used m6 used CC CC failed mask extracted PSW after test extracted CC, if test fi instruction name address of v2 source address of v3 source address of v4 source result length result address gap	test routine	
003F88 003F8C 003F8E 003F8E 003F90 003F91 003F92 003F94 003F9C 003F9D 003FAC 003FB0 003FB4 003FB8 003FC0 003FC0 003FD0	0038 00 01 02 02 0D 00000000 000000 FF E5E2E3D9 E24040 0000402C 0000403C 0000404C 00000010 0000401C 00000000 0000000 00000000 0000000 00000000	000 040 000 000 000		2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+ 3003+ 3004+ 3005+ 3006+ 3007+ 3008+REA56 3009+ 3010+V1056	DS USING DC	OFD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE56+16) A(RE56+32) A(RE56+48) A(16) A(RE56) FD XL16  FD	address of test routine test number  mb used mb used CC CC failed mask extracted PSW after test extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output	test routine	
003F88 003F8C 003F8E 003F8E 003F9D 003F91 003F92 003F9C 003F9D 003FAC 003FBO 003FBA 003FBO 003FBA 003FBO 003FBB 003FCO 003FCO 003FDO 003FDO	0038 00 01 02 02 0D 00000000 000000 FF E5E2E3D9 E24040 0000403C 0000403C 0000404C 00000010 0000401C 00000000 000000 00000000 000000 00000000	000 040 000 000 000		2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+ 3003+ 3004+ 3005+ 3006+ 3007+ 3008+REA56 3009+ 3010+V1056	DS USING DC	OFD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE56+16) A(RE56+32) A(RE56+48) A(16) A(RE56) FD XL16  FD OF	address of test routine test number  m5 used m6 used CC CC failed mask extracted PSW after test extracted CC, if test is instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output	test routine	
003F88 003F8C 003F8E 003F8E 003F9D 003F91 003F92 003F94 003F9C 003F9D 003FAC 003FB0 003FB4 003FB8 003FC0 003FC0 003FD0 003FD8	0038 00 01 02 02 0D 00000000 0000000 FF E5E2E3D9 E24040 0000402C 0000403C 0000401C 0000000 000000 0000000 000000 0000000 000000 0000000 000000	000 040 000 000 000	00000020	2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+ 3003+ 3006+ 3007+ 3008+REA56 3009+ 3010+V1056	DS USING DC	OFD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE56+16) A(RE56+32) A(RE56+48) A(16) A(RE56) FD XL16  FD  OF R1, V2ADDR	address of test routine test number  m5 used m6 used CC CC failed mask extracted PSW after test extracted CC, if test fi instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap load v2 source	test routine	
003F88 003F8E 003F8E 003F8E 003F9D 003F91 003F92 003F94 003F9C 003F9D 003FAB 003FAC 003FB0 003FB8 003FC0 003FC0 003FC8 003FD0 003FE0 003FE0 003FE0	0038 00 01 02 02 0D 00000000 0000000 FF E5E2E3D9 E24040 0000402C 0000403C 0000404C 00000010 0000401C 00000000 000000 00000000 000000 00000000	000 040 000 000 000	0000000	2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+ 3003+ 3006+ 3007+ 3008+REA56 3009+ 3010+V1056 3011+ 3012+* 3013+X56 3014+ 3015+	DS USING DC	0FD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE56+16) A(RE56+32) A(RE56+48) A(16) A(RE56) FD XL16  FD  0F R1, V2ADDR v22, 0(R1)	address of test routine test number  mb used mb used CC CC failed mask extracted PSW after test extracted CC, if test fi instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap  load v2 source use v22 to test decoder	test routine	
003F88 003F8C 003F8C 003F8E 003F90 003F91 003F92 003F94 003F9C 003F9D 003FAC 003FB0 003FB0 003FB8 003FC0 003FB8 003FC0 003FB8 003FC0 003FB8	0038 00 01 02 02 0D 00000000 000000 FF E5E2E3D9 E24040 0000402C 0000403C 0000404C 00000010 0000401C 00000000 000000 00000000 000000 00000000	000 040 000 000 000	$00000000 \\ 00000024$	2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+ 3003+ 3004+ 3005+ 3006+ 3007+ 3008+REA56 3009+ 3010+V1056 3011+ 3012+* 3013+X56 3014+ 3015+ 3016+	DS USING DC	0FD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE56+16) A(RE56+32) A(RE56+48) A(16) A(RE56) FD XL16  FD  0F R1, V2ADDR v22, 0(R1) R1, V3ADDR	address of test routine test number  mb used mb used CC CC failed mask extracted PSW after test extracted CC, if test fi instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap  load v2 source use v22 to test decoder load v3 source	test routine	
0003F88 0003F88 0003F8C 0003F8E 0003F90 0003F91 0003F92 0003F94 0003F9C 0003F9D 0003FAC 0003FB0 0003FB0 0003FB0 0003FB0 0003FB0 0003FB0 0003FB0 0003FB0 0003FB0 0003FB0 0003FB0	0038 00 01 02 02 0D 00000000 000000 FF E5E2E3D9 E24040 0000402C 0000403C 0000401C 0000000 000000 0000000 000000 0000000 000000 0000000 000000 0000000 000000 E310 5020 0014 E761 0000 0806 E310 5024 0014 E771 0000 0806	000 040 000 000 000	00000000 00000024 00000000	2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+ 3003+ 3004+ 3005+ 3006+ 3007+ 3008+REA56 3009+ 3010+V1056 3011+ 3012+* 3013+X56 3014+ 3015+ 3016+ 3017+	DS USING DC	0FD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE56+16) A(RE56+32) A(RE56+48) A(16) A(RE56) FD XL16  FD  0F R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	address of test routine test number  mb used mb used CC CC failed mask extracted PSW after test extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output  gap  load v2 source use v22 to test decoder load v3 source use v23 to test decoder	test routine	
003F88 003F8E 003F8E 003F8E 003F9D 003F91 003F92 003F94 003F9C 003F9D 003FAS 003FAC 003FB0 003FB8 003FC0 003FC8 003FD0 003FD0 003FE0 003FE0 003FE0	0038 00 01 02 02 0D 00000000 000000 FF E5E2E3D9 E24040 0000402C 0000403C 0000404C 00000010 0000401C 00000000 000000 00000000 000000 00000000	000 040 000 000 000	$00000000 \\ 00000024$	2992+ 2993+ 2994+T56 2995+ 2996+ 2997+ 2998+ 2999+ 3000+ 3001+ 3002+ 3003+ 3004+ 3005+ 3006+ 3007+ 3008+REA56 3009+ 3010+V1056 3011+ 3012+* 3013+X56 3014+ 3015+ 3016+ 3017+ 3018+	DS USING DC	0FD *, R5 A(X56) H' 56' X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE56+16) A(RE56+32) A(RE56+48) A(16) A(RE56) FD XL16  FD  0F R1, V2ADDR v22, 0(R1) R1, V3ADDR	address of test routine test number  mb used mb used CC CC failed mask extracted PSW after test extracted CC, if test fi instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap  load v2 source use v22 to test decoder load v3 source	test routine	

ASMA Ver.	0. 7. 0 zv	ector- e7- 25	5- VSTRS					15 Apr 20	25 12: 39: 24	Page 65
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT					
00004004 0000400A	E766 7120 B98D 0020			0000000	3020+ 3021+	<b>EPSW</b>	V22, V22, V23, V24, 1, R2, R0	extract psw	est is a sou	rce)
0000400E 00004012 00004018	5020 500C E760 5040 07FB			0000000C 00003FC8	3022+ 3023+ 3024+	ST VST BR	R2, CCPSW V22, V1056 R11	to save CC save v1 output return		
0000401C 0000401C 0000401C	0000000	00000006			3025+RE56 3026+ 3027	DC DROP DC	OF R5 XL16' 00000000000000	xl16 expected result 0006 000000000000000000000000000000000	V1	
00004024 0000402C 00004034	00000000 F0F1F2F3 0000FAFB	F4F50102			3028	DC	XL16' F0F1F2F3F4F50	102 0000FAFBFCFDFEFF'	v2	
	01020000 090A0B0C 0000000	05060000 0D0E0F10			3029 3030	DC DC		0000 090A0B0C0D0E0F10'	v3 v4	
00004044	0000000				3031	DO	ALIO OUUUUUUUUU		VI	
00004060			00004000		3032 *Word 3033 3034+	DS	VSTRS, 2, 2, 2 OFD		full match	
00004060 00004060 00004064	000040B8 0039		00004060		3035+ 3036+T57 3037+	USING DC DC	A(X57) H' 57'	base for test data an address of test routi test number		ne
00004066 00004067 00004068	00 02 02				3038+ 3039+ 3040+	DC DC DC	X' 00' HL1' 2' HL1' 2'	m5 used m6 used		
00004069 0000406A 0000406C	02 0D 00000000	00000000			3041+ 3042+ 3043+	DC DC DS	HL1' 2' HL1' 13' 2F	CC CC failed mask extracted PSW after		)
00004074 00004075 00004080	FF E5E2E3D9 00004104	E2404040			3044+ 3045+ 3046+	DC DC DC	X' FF' CL8' VSTRS' A(RE57+16)	extracted CC, if tes instruction name address of v2 source	t failed	
00004084 00004088 0000408C	00004114 00004124 00000010				3047+ 3048+ 3049+	DC DC DC	A(RE57+32) A(RE57+48) A(16)	address of v3 source address of v4 source result length		
00004090 00004098 000040A0	000040F4 00000000 00000000				3050+REA57 3051+ 3052+V1057	DC DS DS	A(RE57) FD XL16	result address gap V1 output		
000040A8 000040B0	00000000	00000000			3053+	DS	FD	gap		
000040B8 000040B8	E310 5020			00000020	3054+* 3055+X57 3056+	DS LGF	OF R1, V2ADDR	load v2 source		
000040BE 000040C4 000040CA	E761 0000 E310 5024 E771 0000	0014		00000000 00000024 00000000	3057+ 3058+ 3059+	VL LGF VL	v22, 0(R1) R1, V3ADDR v23, 0(R1)	use v22 to test decod load v3 source use v23 to test decod		
000040D0 000040D6 000040DC	E310 5028 E781 0000 E766 7220	0806		00000028 00000000	3060+ 3061+ 3062+	LGF VL VSTRS	R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 2,	load v4 source use v24 to test decod 2 instruction (d		rce)
000040E2 000040E6 000040EA	B98D 0020 5020 500C E760 5040			0000000C 000040A0	3063+ 3064+ 3065+		R2, R0 R2, CCPSW V22, V1057	extract psw to save CC save v1 output		
000040F0 000040F4 000040F4	07FB	<del>-</del>			3066+ 3067+RE57 3068+	BR DC	R11 OF R5	return xl16 expected result		
000040F4 000040FC	00000000				3069	DC		0004 0000000000000000000000000000000000	V1	

ASMA Ver.	0. 7. 0 zvector- e7- 2	5- VSTRS					15 Apr 202	5 12: 39: 24 Page	e 66
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			_	_	
		ADDKI	ADDIC∠						
00004104	F0F1F2F3 01020304			3070	DC	XL16' F0F1F2F301020	0304 00000000FCFDFEFF'	<b>v2</b>	
0000410C 00004114	00000000 FCFDFEFF 01020304 00000000			3071	DC	XL16' 0102030400000	0000 000000000D0E0F10'	v3	
0000411C	0000000								
00004124	00000000 00000004			3072	DC	XL16' 000000000000000	0004 00000000000000000	<b>v4</b>	
0000412C	0000000 00000000			3073					
				3074 *Full Ma	tch: a	t beginning of vect	tor (and at end of vector	or)	
				3075 *Byte 3076	VDD D	VSTRS, 0, 2, 2		full match	
00004138				3077+	DS	OFD		Turr matti	
00004138	00004400	00004138		3078+	USING		base for test data and		
00004138 0000413C	00004190 003A			3079+T58 3080+	DC DC	A(X58) H' 58'	address of test routing test number	e	
0000413E	00			3081+	DC	X' 00'	test number		
0000413F	00			3082+	DC	HL1' 0'	m5 used		
00004140 00004141	02 02			3083+ 3084+	DC DC	HL1' 2' HL1' 2'	m6 used		
00004142	OD			3085+	DC	HL1' 13'	CC failed mask		
00004144	00000000 00000000			3086+	DS	2F	extracted PSW after to		
0000414C 0000414D	FF E5E2E3D9 E2404040			3087+ 3088+	DC DC	X' FF' CL8' VSTRS'	extracted CC, if test instruction name	ralled	
00004158	000041DC			3089+	DC	A(RE58+16)	address of v2 source		
0000415C	000041EC			3090+	DC	A(RE58+32)	address of v3 source		
00004160 00004164	000041FC 00000010			3091+ 3092+	DC DC	A(RE58+48) A(16)	address of v4 source result length		
00004168	000041CC			3093+REA58	DC	A(RE58)	result address		
00004170 00004178	00000000 00000000 0000000 00000000			3094+ 3095+V1058	DS DS	FD XL16	gap V1 output		
00004178	0000000 0000000			3033+11036	טט	ALIU	vi oucpuc		
00004188	00000000 00000000			3096+ 3097+*	DS	FD	gap		
00004190	E010 5000 0014		00000000	3098+X58	DS	OF	1 4 0		
00004190 00004196	E310 5020 0014 E761 0000 0806		00000020 00000000		LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder	r	
0000419C	E310 5024 0014		00000024	3101+	LGF	R1, V3ADDR	load v3 source		
000041A2 000041A8	E771 0000 0806 E310 5028 0014		00000000 0000028	3102+ 3103+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source	r	
000041AB	E781 0000 0806		00000000	3104+	VL	v24, 0(R1)	use v24 to test decode	r	
000041B4 000041BA	E766 7020 8F8B B98D 0020			3105+ 3106+		V22, V22, V23, V24, 0,	•	st is a source)	
000041BA 000041BE	5020 500C		000000C	3107+	ST	R2, R0 R2, CCPSW	extract psw to save CC		
000041C2	E760 5040 080E		00004178	3108+	VST	V22, V1058	save v1 output		
000041C8 000041CC	07FB			3109+ 3110+RE58	BR DC	R11 0F	return		
000041CC 000041CC				3111+ 3111+	DROP	R5	xl16 expected result		
000041CC	00000000 00000000			3112	DC		0000 0000000000000000000000000000000000	V1	
000041D4 000041DC 000041E4	00000000 00000000 01020304 F4F5F6F7 00FDFEFF 01020304			3113	DC	XL16' 01020304F4F5F	F6F7 00FDFEFF01020304'	v2	
000041E4 000041EC 000041F4	01020300 05060700 090A0B0C 0D0E0F10			3114	DC	XL16' 0102030005060	0700 090A0B0C0D0E0F10'	<b>v</b> 3	
000041FC 00004204	00000000 00000004 00000000 00000000			3115	DC	XL16' 00000000000000	0004 0000000000000000000000000000000000	v4	
UUUIAUI				3116 3117 *Halfwor	d				

ASMA Ver.	0. 7. 0 zvector- e7-	25-VSTRS					15 Apr 2025	12: 39: 24 Pag	ge 67
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				3118	VRR D	VSTRS, 1, 2, 2		full match	
00004210				3119+	DS	OFD			
00004210		00004210		3120+	<b>USI NG</b>		base for test data and		
00004210	00004268			3121+T59	DC	A(X59)	address of test routine		
00004214	003B			3122+	DC	H' 59'	test number		
00004216	00			3123+	DC	X' 00'	~ 1		
00004217	01			3124+	DC	HL1' 1' HL1' 2'	m5 used		
00004218 00004219	02 02			3125+ 3126+	DC DC	HL1' 2'	m6 used CC		
00004213 0000421A	0D			3127+	DC	HL1' 13'	CC failed mask		
0000421A	00000000 00000000			3128+	DS	2F	extracted PSW after te	st (has CC)	
00004224	FF			3129+	DC	X' FF'	extracted CC, if test		
00004225	E5E2E3D9 E2404040			3130+	DC	CL8' VSTRS'	instruction name		
00004230	000042B4			3131+	DC	A(RE59+16)	address of v2 source		
00004234	000042C4			3132+	DC	A(RE59+32)	address of v3 source		
00004238	000042D4			3133+	DC	A(RE59+48)	address of v4 source		
0000423C	00000010			3134+	DC	A(16)	result length		
00004240	000042A4			3135+REA59	DC	A(RE59)	result address		
00004248	00000000 00000000			3136+	DS	FD VI 16	gap V1 output		
00004250 00004258	00000000 00000000 0000000 00000000			3137+V1059	DS	XL16	vi output		
00004238	0000000 0000000			3138+	DS	FD	dan		
00004200	0000000 0000000			3139+*	טט	I·D	gap		
00004268				3140+X59	DS	0F			
00004268	E310 5020 0014		00000020	3141+	LGF	R1, V2ADDR	load v2 source		
0000426E	E761 0000 0806		00000000	3142+	VL	v22, 0(R1)	use v22 to test decoder		
00004274	E310 5024 0014		00000024	3143+	LGF	R1, V3ADDR	load v3 source		
0000427A	E771 0000 0806		00000000	3144+	VL	v23, 0(R1)	use v23 to test decoder		
00004280	E310 5028 0014		00000028	3145+	LGF	R1, V4ADDR	load v4 source		
00004286	E781 0000 0806		00000000	3146+	VL	v24, 0(R1)	use v24 to test decoder		
0000428C 00004292	E766 7120 8F8B B98D 0020			3147+ 3148+	VS1RS EPSW	V22, V22, V23, V24, 1, R2, R0		t is a source,	,
00004292	5020 500C		000000C	3149+	ST	R2, CCPSW	extract psw to save CC		
00004290 0000429A	E760 5040 080E		00000000	3149+ 3150+	VST	V22, V1059	save v1 output		
000042A0	07FB		00001200	3151+	BR	R11	return		
000042A4	0.12			3152+RE59	DC	0F	xl16 expected result		
000042A4				3153+	DROP	R5	r		
000042A4	0000000 00000000			3154	DC	XL16' 0000000000000	0000 0000000000000000000000000000000000	V1	
000042AC	00000000 00000000								
000042B4	01020304 F4F5F6F7			3155	DC	XL16' 01020304F4F5	F6F7 0000FEFF01020304'	v2	
000042BC	0000FEFF 01020304			0150	D.C	VI 101 01000000000000	DOOD DOOLOBOCODOFOELO!	9	
000042C4	01020000 05060000 090A0B0C 0D0E0F10			3156	DC	VIIO_01050000000000000000000000000000000000	0000 090A0B0C0D0E0F10'	<b>v</b> 3	
	00000000 00000004			3157	DC	XI 16' 000000000000	0004 00000000000000000	<b>v4</b>	
	0000000 0000004			3137	DC	AL10 00000000000000000000000000000000000	0004 0000000000000000000000000000000000	V4	
COUTADO				3158 3159 *Word					
				3160	VRR_D	VSTRS, 2, 2, 2		full match	
000042E8				3161+	DS	OFD			
000042E8	00001010	000042E8		3162+	USING		base for test data and		
000042E8	00004340			3163+T60	DC	A(X60)	address of test routine		
000042EC	003C			3164+	DC	H' 60'	test number		
000042EE	00			3165+	DC	Х' 00'	m£ wasd		
000042EF 000042F0	02 02			3166+ 3167+	DC DC	HL1' 2' HL1' 2'	m5 used m6 used		
000042F0 000042F1				3168+	DC DC	HL1' 2'	CC mb used		
JUUJIMII				01001	20	TILL W			

ASMA Ver.	0. 7. 0 zvector- e7-2	25-VSTRS					15 Apr 2025 12: 39: 24 Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
000042F2	OD			3169+	DC	HL1' 13'	CC failed mask	
00042F4	0000000 0000000			3170+	DS	2F	extracted PSW after test (has CC)	
00042FC	FF			3171+	DC	X' FF'	extracted CC, if test failed	
00042FD	E5E2E3D9 E2404040			3172+	DC	CL8' VSTRS'	instruction name	
0004308 000430C	0000438C 0000439C			3173+ 3174+	DC DC	A(RE60+16) A(RE60+32)	address of v2 source address of v3 source	
0004300	0000433C			3175+	DC	A(RE60+32) A(RE60+48)	address of v4 source	
0004314	00000010			3176+	DC	A(16)	result length	
0004318	0000437C			3177+REA60	DC	A(RE60)	result address	
0004320	00000000 00000000			3178+	DS	FD	gap V1 output	
0004328	00000000 00000000			3179+V1060	DS	XL16	V1 output	
0004330 0004338	0000000 0000000 0000000 00000000			3180+	DS	FD	gan	
JUU4336	0000000 0000000			3181+*	טט	r <i>u</i>	gap	
0004340				3182+X60	DS	0F		
0004340	E310 5020 0014		0000020	3183+	LGF	R1, V2ADDR	load v2 source	
004346	E761 0000 0806		00000000	3184+	VL	v22, 0(R1)	use v22 to test decoder	
00434C	E310 5024 0014		00000024	3185+	LGF	R1, V3ADDR	load v3 source	
004352 004358	E771 0000 0806 E310 5028 0014		00000000 00000028	3186+ 3187+	VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source	
00435E	E781 0000 0806		00000028	3188+	VL	v24, O(R1)	use v24 to test decoder	
004364	E766 7220 8F8B		0000000	3189+		V24, U(N1) V22, V22, V23, V24, 2,	2 instruction (dest is a source)	
00436A	B98D 0020			3190+	<b>EPSW</b>	R2, R0	extract psw	
00436E	5020 500C		000000C	3191+	ST	R2, CCPSW	to save CC	
004372	E760 5040 080E		00004328	3192+	VST	V22, V1060	save v1 output	
004378	07FB			3193+	BR	R11	return	
00437C 00437C				3194+RE60 3195+	DC DROP	OF R5	xl16 expected result	
00437C	00000000 00000000			3196	DKOP DC		0000 00000000000000000 V1	
004384	0000000 00000000			0100	<b>D</b> C	ALIO OCCOORDOO	770	
00438C	01020304 F4F5F6F7			3197	DC	XL16' 01020304F4F51	F6F7 000000001020304' v2	
004394	00000000 01020304							
00439C	01020304 00000000			3198	DC	XL16' 0102030400000	0000 000000000D0E0F10' v3	
0043A4 0043AC	00000000 0D0E0F10			2100	DC	VI 16! 0000000000000	2004 0000000000000000000000000000000000	
0043AC 0043B4	0000000 00000004 0000000 00000000			3199	DC	XL16 00000000000000	0004 000000000000000' v4	
UUTUDT	00000000 00000000			3200				
					tch: a	t beginning of vect	tor (and partial at end of vector)	
				3202 *Byte			-	
004000				3203		VSTRS, 0, 2, 2	full match	
0043C0 0043C0		000043C0		3204+ 3205+	DS USING	<b>OFD</b> * <b>D5</b>	base for test data and test routine	
0043C0 0043C0	00004418	00004300		3206+T61	DC	A(X61)	address of test routine	
0043C4	003D			3207+	DC	H' 61'	test number	
0043C6	00			3208+	DC	X' 00'		
0043C7	00			3209+	DC	HL1' 0'	m5 used	
0043C8	02			3210+	DC	HL1' 2'	m6 used	
0043C9 0043CA	02 0D			3211+ 3212+	DC DC	HL1' 2' HL1' 13'	CC CC failed mask	
0043CA	00000000 00000000			3212+ 3213+	DS DS	2F	extracted PSW after test (has CC)	
0043CC 0043D4	FF			3214+	DC	X' FF'	extracted CC, if test failed	
0043D5	E5E2E3D9 E2404040			3215+	DC	CL8' VSTRS'	instruction name	
0043E0	00004464			3216+	DC	A(RE61+16)	address of v2 source	
0043E4	00004474			3217+	DC	A(RE61+32)	address of v3 source	
0043E8	00004484			3218+ 3219+	DC DC	A(RE61+48)	address of v4 source	
0043EC	0000010			J&13+	DС	A(16)	result length	

DOUGLEST CODE   ADDRI   ADDR	ASMA Ver.	0.7.0 zvector-e7-2	25-VSTRS					15 Apr 2025 12: 39: 24 Page	69
00000438 0000000 00000000 00000000	LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00000410   00000000 00000000   00000000   000000	000043F0	00004454			3220+REA61	DC	A(RE61)	result address	
00004400   00000000   00000000   00000000	000043F8	0000000 00000000			3221+	DS		gap	
00004410   00000000 000000000     3224	00004400	0000000 00000000			3222+V1061	DS	XL16	V1 output	
								•	
00004418   Si10 5020 0014   00000020   3228+	00004410	0000000 00000000				DS	FD	gap	
00004418 E310 5020 00144 00000000 32274 V.T. v22, 0(R1) use v22 to test decoder 00004424 E310 5024 0014 00000024 32284 U.G. F R1, V2ADDR 1 oad v3 source decoder 10004436 E310 5028 0014 00000000 32274 V.T. v22, 0(R1) use v22 to test decoder 10004436 E731 0000 0806 0000000 32234 V.T. v24, 0(R1) use v22 to test decoder 10004436 E731 0000 0806 0000000 32234 V.T. v24, 0(R1) use v22 to test decoder 10004436 E731 0000 0806 0000000 32234 V.T. v24, 0(R1) use v24 to test decoder 10004442 B8D 0020 3233 E734 V.T. v24, 0(R1) use v24 to test decoder 10004442 B8D 0020 00004442 B8D 0020 00000000 32234 BR V.T. v24, 0(R1) use v24 to test decoder 10004442 B8D 0020 00004442 BRD 0020 00000000 32234 BR V.T. v24, 0(R1) use v24 to test decoder 10004450 O7FB 00004454 00004545 00000454 0000454 0000455 0000455 00000000									
0000444E F761 0000 0806		T040 F000 0044						1 1 0	
00004442   \$310 5024 0014   \$0000002 3229+ V.									
00004428 F771 0000 0806 00000000 3229- VI. v2.3 (/RI) use v23 to test decoder 00004436 F781 0000 0806 00000000 32291- VI. v2.4 (/RI) use v24 to test decoder 00004436 F781 0000 0806 000000000000000000000000000									
00004430									
00004436   F781 0000 0806   00000000   3231+									
00004445   F766 7020 8F8B   3232+ VSTRS   V22, V22, V23, V24, 0, 2   instruction (dest is a source)   00004446   5020 500C									
00004442				0000000					
00004446   5020 500C   00000000   3234   ST   R2, CCPSW   to save CC						<b>EPSW</b>			
0000444A   07FB   07F				000000C				to save CC	
00004454   000000									
00004454   0000000									
00004454   0000000 00000000   00000000 00000000	00004454				3237+RE61			xl16 expected result	
0000445C 00000000 00000000 00000000 00000000 0000								•	
00004464 0102304 F4F5F6F7 0240 DC					3239	DC	XL16' 00000000000000	0000 00000000000000000 V1	
00004446					22.42	<b>D</b> .C	TT 401 0400000 4T 4TT		
00004474					3240	DC	XL16' 01020304F4F5F	66F7 OOFDFEFFBB010203' v2	
00004447C   090A0BC   0000000   00000000   00000000   000000					2041	DC	VI 16! 0109090005060	0700 00040B0C0D0E0E10!9	
0000448C   0000000   0000000   0000000   0000000					3241	DC	XL16 0102030003060	J/UU U9UAUBUCUDUEUFIU VS	
0000448C   00000000 00000000   3243   3244 * Halfword   3244 * Halfword   3245   VRR_D   VSTRS, 1, 2, 2   Full match   00004498   000004498   000004498   000004498   000004498   000004498   000004498   000004498   00000440   00000000					3242	DC	XI 16' 0000000000000	0004 0000000000000000000000000000000000	
19					Ow Tw	ЪС	ALIO UUUUUUUUUU	7001 0000000000000000000000000000000000	
S244 * Halfword   3245	00001100				3243				
00004498					3244 *Halfwor				
00004498								full match	
00004498         000044F0         3248+T62         DC         A(X62)         address of test routine           0000449E         00         3249+         DC         H' 62'         test number           0000449F         01         3250+         DC         X' 00'         m6 used           000044A0         02         3251+         DC         HL1' 2'         CC           000044A1         02         3253+         DC         HL1' 13'         CC failed mask           000044A4         00         3254+         DC         HL1' 13'         CC failed mask           000044A4         0000000         0000000         3255+         DS         2F         extracted PSW after test (has CC)           000044A2         FF         3256+         DC         X' FF'         extracted CC, if test failed           000044B3         0000453C         3258+         DC         A(RE62+16)         address of v2 source           000044C0         0000455C         3259+         DC         A(RE62+48)         address of v3 source           000044C4         0000040         3261+         DC         A(RE62+48)         address of v4 source           000044B0         00000450         3261+         DC         A(RE62)									
0000449C         003E         3249+         DC         H'62'         test number           0000449F         00         3250+         DC         X'00'           0000449F         01         3251+         DC         HL1'1'         m6 used           000044A0         02         3253+         DC         HL1'2'         CC           000044A2         0D         3254+         DC         HL1'13'         CC failed mask           000044A4         0000000         0000000         3255+         DS         2F         extracted PSW after test (has CC)           000044AD         E5E2B3D9         E2404040         3257+         DC         CL8'VSTRS'         instruction name           000044B0         0000453C         3258+         DC         A(RE62+16)         address of v2 source           000044C0         000045C         3260+         DC         A(RE62+48)         address of v3 source           000044C0         000045C         3260+         DC         A(RE62)         result length           000044B0         000045C         3263+         DS         FD         gap           000044B0         0000000         0000000         3265+         DS         FD         gap      <		00004470	00004498						
0000449F         00         3250+         DC         X' 00'           0000449F         01         3251+         DC         HL1'1'         m5 used           000044A0         02         3252+         DC         HL1'2'         CC           000044A1         02         3253+         DC         HL1'2'         CC           000044A2         0D         3254+         DC         HL1'13'         CC failed mask           000044A4         0000000         0000000         3255+         DS         2F         extracted PSW after test (has CC)           000044A0         FF         3256+         DC         X' FF'         extracted CC, if test failed           000044B8         0000453C         3258+         DC         A(RE62+16)         address of v2 source           000044C0         000045C         3259+         DC         A(RE62+32)         address of v3 source           000044C1         0000045C         3260+         DC         A(RE62+48)         address of v3 source           000044C2         000044D0         00000000         3261+         DC         A(RE62)         result length           000044D0         0000000         3263+         DS         FD         gap									
0000449F         01         3251+         DC         HL1'1'         m5 used           000044A0         02         3252+         DC         HL1'2'         m6 used           000044A1         02         3253+         DC         HL1'2'         CC           000044A2         0D         3254+         DC         HL1'13'         CC failed mask           000044A2         0D         3255+         DS         2F         extracted PSW after test (has CC)           000044A2         CFF         3256+         DC         X'FF'         extracted PSW after test (has CC)           000044A0         E5E2E3D9         E2404040         3257+         DC         CL8'VSTRS'         instruction name           000044B8         0000452C         3258+         DC         A(RE62+16)         address of v2 source           000044C0         0000452C         3260+         DC         A(RE62+32)         address of v4 source           000044C1         00000450         3261+         DC         A(RE62)         result length           000044C2         00000450         3262+REA62         DC         A(RE62)         result address           000044B0         0000000         0000000         3265+         DS         FD<								test number	
000044A0         02         3252+         DC         HL1'2'         CC           000044A1         02         3253+         DC         HL1'2'         CC           000044A2         0D         3254+         DC         HL1'13'         CC failed mask           000044A4         0000000         0000000         3255+         DS         2F         extracted PSW after test (has CC)           000044AC         FF         3256+         DC         X'FF'         extracted CC, if test failed           000044BC         0000453C         3257+         DC         CL8' VSTRS'         instruction name           000044BC         000045C         3259+         DC         A(RE62+16)         address of v2 source           000044C0         000045C         3260+         DC         A(RE62+48)         address of v3 source           000044C8         000045C         3261+         DC         A(RE62)         result length           000044C8         000045C         3262+REA62         DC         A(RE62)         result address           000044C0         0000000         3263+         DS         FD         gap           000044E0         0000000         0000000         0000000         0000000         0000000 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>m5 usad</td> <td></td>								m5 usad	
000044A1         02         3253+         DC         HL1'2'         CC           000044A2         0D         3254+         DC         HL1'13'         CC failed mask           000044A2         00000000         00000000         3255+         DS         2F         extracted PSW after test (has CC)           000044AC         FF         3256+         DC         X' FF'         extracted CC, if test failed           000044B         0000453C         3258+         DC         A(RE62+16)         address of v2 source           000044B0         000045C         3259+         DC         A(RE62+32)         address of v3 source           000044C0         000045C         3260+         DC         A(RE62+48)         address of v4 source           000044C0         000045C         3261+         DC         A(RE62)         result length           000044C0         0000045C         3262+REA62         DC         A(RE62)         result address           000044C0         0000045C         3262+REA62         DC         A(RE62)         result address           000044B0         0000000         0000000         3263+         DS         FD         gap           000044E0         0000000         0000000         0000		02							
000044A2         0D         3254+         DC         HL1'13'         CC failed mask           000044A4         00000000         00000000         3255+         DS         2F         extracted PSW after test (has CC)           000044AC         FF         3256+         DC         X' FF'         extracted CC, if test failed           000044B0         0000453C         3258+         DC         A(RE62+16)         address of v2 source           000044BC         0000454C         3259+         DC         A(RE62+32)         address of v3 source           000044C0         0000455C         3260+         DC         A(RE62+48)         address of v4 source           000044C8         0000452C         3261+         DC         A(RE62)         result length           000044D0         0000000         0000000         3263+         DS         FD         gap           000044E0         0000000         0000000         3264+V1062         DS         XL16         V1 output           000044F0         0000000         3265+         DS         FD         gap           000044F0         000004F0         0000000         3265+         DS         FD         gap		02							
000044A4         00000000         00000000         3255+         DS         2F         extracted PSW after test (has CC)           000044AC         FF         3256+         DC         X' FF'         extracted CC, if test failed           000044B0         0000433C         3258+         DC         CL8' VSTRS'         instruction name           000044BC         0000452C         3259+         DC         A(RE62+16)         address of v2 source           000044C0         0000455C         3260+         DC         A(RE62+48)         address of v4 source           000044C4         000004D         3261+         DC         A(16)         result length           000044D0         0000000         0000000         3263+         DS         FD         gap           000044B0         0000000         0000000         3264+V1062         DS         XL16         V1 output           000044E0         0000000         0000000         3265+         DS         FD         gap           000044F0         000044F0         2367+X62         DS         0F         1oad v2 source		OD							
000044AC         FF         3256+         DC         X' FF'         extracted CC, if test failed           000044AB         E5E2E3D9         E2404040         3257+         DC         CL8' VSTRS'         instruction name           000044B8         0000453C         3258+         DC         A(RE62+16)         address of v2 source           000044C0         000045C         3259+         DC         A(RE62+32)         address of v3 source           000044C4         0000010         3260+         DC         A(RE62+48)         address of v4 source           000044C8         0000452C         3261+         DC         A(RE62)         result length           000044D0         00000000         00000000         3263+         DS         FD         gap           000044E0         00000000         00000000         3264+V1062         DS         XL16         V1 output           000044E0         00000000         00000000         3265+         DS         FD         gap           000044F0         3267+X62         DS         OF         1 oad v2 source							<b>2F</b>		
000044B8       0000453C       3258+       DC       A(RE62+16)       address of v2 source         000044BC       000045C       3259+       DC       A(RE62+32)       address of v3 source         000044C4       0000010       3260+       DC       A(RE62+48)       address of v4 source         000044C8       00000452C       3261+       DC       A(RE62)       result length         000044D0       0000000       0000000       3263+       DS       FD       gap         000044B0       0000000       0000000       3264+V1062       DS       XL16       V1 output         000044E0       00000000       0000000       3265+       DS       FD       gap         000044F0       000044F0       3267+X62       DS       0F         000044F0       E310 5020 0014       00000020       3268+       LGF       R1, V2ADDR       load v2 source								extracted CC, if test failed	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$									
$\begin{array}{cccccccccccccccccccccccccccccccccccc$									
000044C4       00000010       3261+       DC       A(16)       result length         000044C8       0000452C       3262+REA62       DC       A(RE62)       result address         000044D0       0000000       0000000       3263+       DS       FD       gap         000044E0       0000000       0000000       0000000       V1 output         000044E8       0000000       0000000       3265+       DS       FD       gap         000044F0       3267+X62       DS       0F         000044F0       E310       5020       0014       00000020       3268+       LGF       R1, V2ADDR       load v2 source									
000044C8       0000452C       3262+REA62       DC       A(RE62)       result address         000044D0       00000000       00000000       3263+       DS       FD       gap         000044D0       00000000       00000000       00000000       V1 output         000044E0       00000000       00000000       0000000       gap         000044F0       3266+*       00000000       0000000       00000000       0000000       0000000       0000000       0000000       0000000       0000000       0000000       0000000       0000000       0000000       0000000       0000000       0000000       0000000       0000000       0000000       0000000       000000000       00000000       00000000       00000000       00000000       00000000       00000000       00000000       000000000       00000000       00000000       00000000       00000000       00000000       00000000       00000000       000000000       00000000       00000000       00000000       00000000       000000000       000000000       00000000       00000000       00000000       00000000       00000000       00000000       00000000       00000000       00000000       00000000       000000000       00000000000       0000000000       0000000000       00									
$\begin{array}{cccccccccccccccccccccccccccccccccccc$								result address	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$									
$\begin{array}{cccccccccccccccccccccccccccccccccccc$								V1 output	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$						23		Jacket	
3266+* 000044F0					3265+	DS	FD	gap	
000044F0 E310 5020 0014 00000020 3268+ LGF R1, V2ADDR load v2 source									
000044F6 E761 0000 0806 00000000 3269+ VL v22, 0(R1) use v22 to test decoder									
	000044F6	E761 0000 0806		00000000	3269+	VL	v22, U(R1)	use v22 to test decoder	

ASMA Ver.	0.7.0 zvector-e7-2	25-VSTRS					15 Apr 2025	12: 39: 24	Page	70
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
000044FC 00004502 00004508	E310 5024 0014 E771 0000 0806 E310 5028 0014		00000024 00000000 00000028	3270+ 3271+ 3272+	LGF VL LGF	R1, V3ADDR v23, O(R1) R1, V4ADDR	load v3 source use v23 to test decoder load v4 source			
0000450E 00004514 0000451A	E781 0000 0806 E766 7120 8F8B B98D 0020		00000028	3273+ 3274+ 3275+	VL VSTRS		use v24 to test decoder	is a sourc	ce)	
0000451E 00004522 00004528	5020 500C E760 5040 080E 07FB		0000000C 000044D8	3276+ 3277+ 3278+	ST VST BR	R2, CCPSW V22, V1062	to save CC save v1 output return			
0000452C 0000452C 0000452C	00000000 00000000			3279+RE62 3280+ 3281	DC DROP DC	OF R5	xl16 expected result	V1		
00004534 0000453C	00000000 00000000 01020304 F4F5F6F7			3282	DC			v2		
00004544 0000454C 00004554	01020000 05060000 090A0B0C 0D0E0F10			3283	DC	XL16' 0102000005060	0000 090A0B0C0D0E0F10'	<b>v</b> 3		
0000455C 00004564	00000000 00000004 00000000 00000000			3284 3285	DC	XL16' 00000000000000	0004 00000000000000000	v4		
00004570				3286 *Word 3287 3288+	VRR_D DS	VSTRS, 2, 2, 2 0FD		full match		
00004570 00004570 00004574	000045C8 003F	00004570		3289+ 3290+T63 3291+	USING DC DC	*, <b>R</b> 5 <b>A</b> ( <b>X</b> 63)	base for test data and t address of test routine test number	est routine	9	
00004576 00004577 00004578	00 02 02			3292+ 3293+ 3294+	DC DC DC	X' 00' HL1' 2' HL1' 2'	m5 used m6 used			
00004579 0000457A 0000457C	02 0D 00000000 00000000			3295+ 3296+ 3297+	DC DC DS	HL1' 2' HL1' 13' 2F	CC CC failed mask extracted PSW after tes			
00004590	E5E2E3D9 E2404040 00004614			3298+ 3299+ 3300+	DC DC DC	X' FF' CL8' VSTRS' A(RE63+16)	extracted CC, if test finstruction name address of v2 source	`ailed		
00004594 00004598 0000459C	00004624 00004634 00000010			3301+ 3302+ 3303+	DC DC DC	A(RE63+32) A(RE63+48) A(16)	address of v3 source address of v4 source result length			
000045A0 000045A8 000045B0	00004604 00000000 00000000 00000000 00000000			3304+REA63 3305+ 3306+V1063	DC DS DS	A(RE63) FD XL16	result address gap V1 output			
000045B8 000045C0	00000000 00000000			3307+ 3308+*	DS	FD	gap			
000045C8 000045C8 000045CE	E310 5020 0014 E761 0000 0806		00000020 00000000	3309+X63 3310+ 3311+	DS LGF VL		load v2 source use v22 to test decoder			
000045D4 000045DA 000045E0	E310 5024 0014 E771 0000 0806 E310 5028 0014		0000000 0000028	3312+ 3313+ 3314+	LGF VL LGF	R1, V4ADDR	load v3 source use v23 to test decoder load v4 source			
000045E6 000045EC 000045F2	E781 0000 0806 E766 7220 8F8B B98D 0020		0000000	3315+ 3316+ 3317+	<b>EPSW</b>	V22, V22, V23, V24, 2, R2, R0	extract psw	is a sourc	ce)	
000045F6 000045FA 00004600	5020 500C E760 5040 080E 07FB		0000000C 000045B0	3318+ 3319+ 3320+	ST VST BR	R2, CCPSW V22, V1063 R11	to save CC save v1 output return			

SWA ver.	0. 7. 0 zvector- e7- 2	5- VS1KS					15 Apr 2025	12: 39: 24	Page 7
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
0004604 0004604				3321+RE63 3322+	DC DROP	0F xl 16	6 expected result		
0004604	0000000 0000000			3323	DC	XL16' 000000000000000000	000000000000000000	V1	
000460C 0004614	00000000 00000000 01020304 05060708			3324	DC	XL16' 0102030405060708	000000001020304'	v2	
000461C 0004624	00000000 01020304 01020304 00000000			3325	DC	XL16' 0102030400000000	000000000D0E0F10'	<b>v</b> 3	
000462C 0004634	00000000 0D0E0F10 00000000 00000008			3326	DC	XL16' 00000000000000008	000000000000000000	<b>v4</b>	
000463C	0000000 00000000			3327					

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				3329 *			<u>-</u>	
					- zer	o length - full m	atch tests: ZS=1 CC=2	
				3331 *	tch: z	ero length in V4		
				3333 *Byte	tcii. Z	ero rengun in v4		
				3334	VRR D	VSTRS, 0, 2, 2		full match
004648				3335+	DS	OFD		
004648		00004648		3336+	USING	•	base for test data and	test routine
004648	000046A0			3337+T64	DC	A(X64)	address of test routine	
00464C	0040			3338+	DC	H' 64'	test number	
00464E 00464F	00			3339+ 3340+	DC DC	X' 00' HL1' 0'	m5 used	
00464F 004650	02			3341+	DC DC	HL1' 2'	m6 used	
004651	02			3342+	DC	HL1' 2'	CC	
004652	OD			3343+	DC	HL1' 13'	CC failed mask	
004654	0000000 00000000			3344+	DS	2F	extracted PSW after tes	st (has CC)
00465C	FF			3345+	DC	X' FF'	extracted CC, if test	fai l`ed
00465D	E5E2E3D9 E2404040			3346+	DC	CL8' VSTRS'	instruction name	
004668	000046EC			3347+	DC	A(RE64+16)	address of v2 source	
00466C	000046FC			3348+	DC	A(RE64+32)	address of v3 source	
004670	0000470C			3349+	DC	A(RE64+48)	address of v4 source	
004674	00000010			3350+	DC	A(16)	result length	
004678 004680	000046DC 00000000 00000000			3351+REA64 3352+	DC DS	A(RE64) FD	result address	
004688	0000000 0000000			3353+V1064	DS DS	XL16	gap V1 output	
004690	0000000 0000000			33331V100 <del>1</del>	DS	ALIO	VI oucput	
004698	0000000 00000000			3354+	DS	FD	gap	
00100				3355+*			8-r	
0046A0				3356+X64	DS	<b>OF</b>		
0046A0	E310 5020 0014		00000020	3357+	LGF	R1, V2ADDR	load v2 source	
0046A6	E761 0000 0806		0000000	3358+	VL_	v22, O(R1)	use v22 to test decoder	
0046AC	E310 5024 0014		00000024	3359+	LGF	R1, V3ADDR	load v3 source	
0046B2	E771 0000 0806		0000000	3360+	VL	v23, 0(R1)	use v23 to test decoder	
0046BE	E310 5028 0014			3361+	LGF	R1, V4ADDR	load v4 source	
0046C4	E781 0000 0806 E766 7020 8F8B		00000000	3362+ 3363+	VL	v24, 0(R1) V22, V22, V23, V24, 0,	use v24 to test decoder 2 instruction (des	tic a cource)
0046CA	B98D 0020			3364+		R2, R0	extract psw	t is a source,
0046CE	5020 500C		000000C	3365+	ST		to save CC	
0046D2	E760 5040 080E		00004688	3366+	VST	V22, V1064	save v1 output	
0046D8	07FB			3367+	BR	R11	return	
0046DC				3368+RE64	DC	<b>0F</b>	xl16 expected result	
0046DC				3369+	DROP	R5		
0046DC	00000000 00000000			3370	DC	XL16' 00000000000000	0000 0000000000000000000000000000000000	V1
0046E4	00000000 00000000			0071	DC	VI 10101000004E4EF	CCET 0100000444EDEEEE	0
0046EC	01020304 F4F5F6F7			3371	DC	AL10 U1UZU3U4F4F5	F6F7 01020304AAFDFEFF'	v2
0046F4 0046FC				3372	DC	XI 16' 0109030405066	0708 090A0B0C0D0E0F10'	v3
0040FC 004704				JJ I &	DC	VIIA AIAWAAAAAAA	7.00 OJOAODOCODOEOF IO	٧U
004704 00470C				3373	DC	XL16' 00000000000000	0000 00000000000000000	<b>v4</b>
004714				20.0				•
· <b></b>				3374				
				3375 *Halfword				
				3376		VSTRS, 1, 2, 2		full match
004720				3377+	DS	OFD		
004720	0000477	00004720		3378+	USING		base for test data and	test routine
004720	00004778			3379+T65	DC	A(X65)	address of test routine	

LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
0004724	0041			3380+	DC	H' 65'	test number
0004726	00			3381+	DC	X' 00'	
0004727	01			3382+	DC	HL1' 1'	m5 used
0004728	02			3383+	DC	HL1' 2'	m6 used
0004729	02			3384+	DC	HL1' 2'	CC
000472A	OD			3385+	DC	<b>Ш</b> 1' 13'	CC failed mask
000472C	00000000 00000000			3386+	DS	2F	extracted PSW after test (has CC)
0004734	FF			3387+	DC	X' FF'	extracted CC, if test failed
0004735	E5E2E3D9 E2404040			3388+	DC	CL8' VSTRS'	instruction name
004740	000047C4			3389+	DC	A(RE65+16)	address of v2 source
004744	000047D4			3390+	DC	A(RE65+32)	address of v3 source
0004748	000047E4			3391+	DC	A(RE65+48)	address of v4 source
00474C	00000010			3392+	DC	A(16)	result length
0004750	000047B4			3393+REA65	DC	A(RE65)	result address
0004758	$00000000 \ 00000000$			3394+	DS	FD	gap V1 output
0004760	00000000 00000000			3395+V1065	DS	XL16	VI output
0004768	00000000 00000000			0000	D.C.	TIP	
004770	00000000 00000000			3396+	DS	FD	gap
				3397+*	D.C.	0.77	
004778	E010 7000 0014		0000000	3398+X65	DS	OF	
004778	E310 5020 0014		00000020	3399+	LGF	R1, V2ADDR	load v2 source
00477E	E761 0000 0806		0000000	3400+	VL	v22, 0(R1)	use v22 to test decoder
004784	E310 5024 0014		00000024	3401+	LGF	R1, V3ADDR	load v3 source
00478A	E771 0000 0806		0000000	3402+	VL	v23, 0(R1)	use v23 to test decoder
004790	E310 5028 0014		00000028	3403+	LGF	R1, V4ADDR	load v4 source
004796	E781 0000 0806		0000000	3404+	VL	v24, 0(R1)	use v24 to test decoder
00479C	E766 7120 8F8B			3405+	VSTRS	V22, V22, V23, V24, 1	
0047A2	B98D 0020		0000000	3406+	<b>EPSW</b>	R2, R0	extract psw
0047A6	5020 500C		000000C	3407+	ST	R2, CCPSW	to save CC
0047AA	E760 5040 080E		00004760	3408+	VST	V22, V1065	save v1 output
0047B0	07FB			3409+	BR	R11	return
0047B4				3410+RE65	DC	0F	xl16 expected result
0047B4	0000000 0000000			3411+	DROP	R5	0000 00000000000000 I/1
0047B4				3412	DC	YF19, 0000000000000	0000 000000000000000 V1
0047BC	00000000 00000000 01000004 E4E5E6E7			0410	D.C.	VI 101 01000004E4E5	ECET 01000004AAEDEEEE!0
0047C4	01020304 F4F5F6F7			3413	DC	XL16 01020304F4F5	F6F7 01020304AAFDFEFF' v2
0047CC	01020304 AAFDFEFF			0.41.4	D.C.	VI 101 010000040500	0700 00040D0C0D0E0E10!0
0047D4	01020304 05060708			3414	DC	XL16 010203040506	0708 090A0B0C0D0E0F10' v3
0047DC	090A0B0C 0D0E0F10			0415	D.C.	VI 101 000000000000	0000 0000000000000000000000000000000000
0047E4	00000000 00000000			3415	DC	ALIB UUUUUUUUUU	0000 0000000000000000' v4
0047EC	00000000 00000000			3416			
				3417 *Word			
				3417 Word	V/DD N	VSTRS, 2, 2, 2	full match
0047F8				3419+	DS	OFD	Tuil maccii
0047F8		000047F8		3419+ 3420+	USI NG		base for test data and test routine
0047F8	00004850	00004716		3421+T66	DC	A(X66)	address of test routine
0047FC	0004830			3422+	DC	H' 66'	test number
0047FE	0042			3422+ 3423+	DC	X' 00'	COSC HUMBEL
0047FE 0047FF	02			3424+	DC	HL1' 2'	m5 used
0047FF 004800	02			3424+ 3425+	DC	HL1' 2'	m6 used
004800 004801	02			3425+ 3426+	DC DC	HL1' 2'	CC CC
004801	02 0D			3420+ 3427+	DC DC	HL1' 13'	CC failed mask
004804	00000000 00000000			3427+ 3428+	DS	2F	extracted PSW after test (has CC)
004804 00480C	FF			3429+	DS DC	X' FF'	extracted FSW after test (has cc) extracted CC, if test failed
00480D	E5E2E3D9 E2404040			3429+ 3430+	DC DC	CL8' VSTRS'	instruction name
UUTOUD	EJEREJDJ ER404040			J43U+	DC	CLO VOINO	Thou ucu on hane

ASMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS					15 Apr 2025 12: 39: 24 Page 74
LOC	OD IECT CODE	ADDD 1	ADDDO	CTMT			•
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00004818	0000489C			3431+	DC	A(RE66+16)	address of v2 source
0000481C	000048AC			3432+	DC	A(RE66+32)	address of v3 source
00004820	000048BC			3433+	DC	A(RE66+48)	address of v4 source
00004824	00000010			3434+	DC	A(16)	result length
00004828 00004830	0000488C 0000000 00000000			3435+REA66 3436+	DC DS	A(RE66) FD	result address
00004838	0000000 0000000			3430+ 3437+V1066	DS DS	XL16	gap V1 output
00004838	0000000 0000000			343771000	<b>D</b> S	ALIO	vi oucpuc
00004848	0000000 0000000			3438+	DS	FD	gap
				3439+*			8-1
00004850				3440+X66	DS	<b>OF</b>	
00004850	E310 5020 0014		00000020	3441+	LGF	R1, V2ADDR	load v2 source
00004856	E761 0000 0806		00000000	3442+	VL	v22, 0(R1)	use v22 to test decoder
0000485C	E310 5024 0014		00000024	3443+	LGF	R1, V3ADDR	load v3 source
00004862 00004868	E771 0000 0806 E310 5028 0014		$00000000 \\ 00000028$	3444+ 3445+	VL LCE	v23, 0(R1)	use v23 to test decoder load v4 source
0000486E	E781 0000 0806		00000028	3445+ 3446+	LGF VL	R1, V4ADDR v24, O(R1)	use v24 to test decoder
00004874	E766 7220 8F8B		0000000	3447+		V24, U(R1) V22, V22, V23, V24, 2,	
0000487A	B98D 0020			3448+	EPSW	R2, R0	extract psw
0000487E	5020 500C		000000C	3449+	ST	R2, CCPSW	to save CC
00004882	E760 5040 080E		00004838	3450+	VST	V22, V1066	save v1 output
00004888	07FB			3451+	BR	R1 1	return
0000488C				3452+RE66	DC	OF	xl16 expected result
0000488C	0000000 0000000			3453+	DROP	R5	0000 000000000000000 V1
0000488C 00004894	00000000 00000000 0000000 00000000			3454	DC	XL16 0000000000000	0000 0000000000000000 V1
00004894 0000489C	01020304 F4F5F6F7			3455	DC	XI 16' 01020304F4F5I	F6F7 0102030405AAAAFF' v2
000048A4	01020304 05AAAAFF			0100	ьс	ALIO 0102000414101	1017 0102000 100/MMM11
000048AC	01020304 05060708			3456	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10' v3
000048B4	O9OAOBOC ODOEOF1O						
000048BC	00000000 00000000			3457	DC	XL16' 000000000000000	0000 0000000000000000' v4
000048C4	00000000 00000000			3458			
					tch· ze	ero length from ZS	
				3460 *Byte	cen. Z	oro rengen from 25	
				3461	VRR_D	VSTRS, 0, 2, 2	full match
000048D0				3462+	DS	OFD	
000048D0	00004000	000048D0		3463+	USING		base for test data and test routine
000048D0 000048D4	00004928 0043			3464+T67 3465+	DC DC	A(X67)	address of test routine test number
000048D4 000048D6	0043			3466+	DC DC	H' 67' X' 00'	test number
000048D7	00			3467+	DC	HL1' 0'	m5 used
000048D8	02			3468+	DC	HL1' 2'	m6 used
000048D9	02			3469+	DC	HL1' 2'	CC
000048DA	OD			3470+	DC	HL1' 13'	CC failed mask
000048DC	00000000 00000000			3471+	DS	2F	extracted PSW after test (has CC)
000048E4	FF			3472+	DC	X' FF'	extracted CC, if test failed
000048E5 000048F0	E5E2E3D9 E2404040 00004974			3473+ 3474+	DC DC	CL8' VSTRS'	instruction name
000048F4	00004974			3474+ 3475+	DC DC	A(RE67+16) A(RE67+32)	address of v2 source address of v3 source
000048F4	00004984			3476+	DC	A(RE67+48)	address of v4 source
000048FC	00000010			3477+	DC	A(16)	result length
00004900	00004964			3478+REA67	DC	A(RE67)	result address
00004908	00000000 00000000			3479+	DS		gap V1 output
00004910	00000000 00000000			3480+V1067	DS	XL16	V1 output
00004918	00000000 00000000						

1900  1928   1928   192		0. 7. 0 zvector- e7- 2	25- VSTRS					15 Apr 2025	12: 39: 24	Page	75
180004928   1800004928   1800004928   1800004928   1800004928   1800004928	LOC	OBJECT CODE	ADDR1	ADDR2	STM			•		J	
00004928	00004920	00000000 00000000				DS	FD	gap			
10004945   761   0000 0806   0000000   3485+ VI	00004928				3483+X67						
19004943											
00004934   E71   0000 0806   00000000   3487+   VI											
19004949											
190004946   F81   0000 0806   0000000   3489	00004940										
10004952   10004952   10004953   17005000000   170050000   170050000   170050000   170050000   1700500000000   1700500000000   170050000000000000000000000000000000000	00004946	E781 0000 0806		0000000	3489+	VL	v24, 0(R1)				
10004955   5020 500C   00004910   3492   ST   R2, CPSW	0000494C					VSTRS	V22, V22, V23, V24, 0,		t is a sour	rce)	
1900  1900				0000000							
00004960   07FB											
00004964   0000000   0000000   0000000   0000000	00004960			00001010							
00000486   0000000   0000000   0000000   3497   DC   XL16   000000000000000000000000   V1	00004964					DC	<b>OF</b>				
10000498C   00000000   00000000   00000000   000000	00004964							-	***		
10004974   01020304 AF4FSF6F7   01020304AF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF					3497	DC	XL16' 00000000000000	0000 000000000000000000	V1		
0000498C   00020340   05060708   3499   DC   XL16   0002030405060708   090A0B0CDDEGF10   v3   v3   v3   v3   v4   v4   v4   v4					3498	DC	YI 16' 01020304F4F5	FRF7 01020304AAFDFFFF'	v2		
00004984   00020304 05060708   0000000   00000004   00000000   00000000					<b>3430</b>	ьс	ALIO 010203041413	OI / OIO20304AAI DI LII	<b>V</b> ~		
000004994   00000000   00000000   00000000   000000	00004984				3499	DC	XL16' 000203040506	0708 090A0B0C0D0E0F10'	$\mathbf{v3}$		
0000499C   0000000 00000000	0000498C										
S501   S502   Halfword   S503   VSTR, 1, 2, 2   Stull match   S504   DS   OFD   Stull match   DS   OFD   OFD					3500	DC	XL16' 00000000000000	0004 0000000000000000000000000000000000	v4		
000049AB	00004990	0000000 0000000				·d					
000049A8         000049A8         3505+         USING *,R5         base for test data and test routine address of test routine test number           000049A8         00004400         3506+T68         DC         A(X68)         address of test routine test number           000049AE         00         3508+         DC         X'00'         DC         HL1'1'         m5 used           000049B7         01         3510+         DC         HL1'12'         m6 used         DC           000049B1         02         3511+         DC         HL1'12'         m6 used           000049B2         00         3513+         DC         HL1'13'         CC failed mask extracted PSW after test (has CC)           000049B2         00         3513+         DS         2F         extracted PSW after test (has CC)           000049B6         0000049B6         FF         3514+         DC         X'FF'         extracted PSW after test (has CC)           000049B7         525223D9         E2404040         3515+         DC         CL8'VSTRS'         instruction name           000049B0         0000449C         000044AC         3516+         DC         A(RE68+32)         address of v3 source           0000449D4         0000044D0         0000044D0         3518+<	00004040								full match	1	
000049A8         00004A00         3506+T68         DC         A(X88)         address of test routine           000049AF         0044         3507+         DC         H 68'         test number           000049AF         01         3508+         DC         X'00'         m6 used           000049B0         02         3510+         DC         HL1'2'         CC         m6 used           000049B1         02         3511+         DC         HL1'13'         CC failed mask           000049B2         00000000         3512+         DC         HL1'13'         CC failed mask           000049BC         FF         3514+         DC         X'FF'         extracted PSW after test (has CC)           000049BC         FF         3514+         DC         X'FF'         extracted PSW after test (has CC)           000049BC         FF         3514+         DC         X'FF'         extracted PSW after test (has CC)           000049BC         00004A6C         3516+         DC         A(RE68+16)         address of v2 source           000049BO         00004A6C         3518+         DC         A(RE68+32)         address of v4 source           0000449C         000049BO         000049BO         00000400			00004049					has for test data and t	tost moutin	••	
000049AC         0044         3507+         DC         H' 68'         test number           000049AF         01         3508+         DC         X' 00'           000049B0         02         3510+         DC         HL1' 2'         m6 used           000049B1         02         3511+         DC         HL1' 2'         CC           000049B2         0D         3513+         DS         E         extracted PSW after test (has CC)           000049B4         00000000         3513+         DS         2F         extracted PSW after test (has CC)           000049BC         FF         3514+         DC         X' FF'         extracted CC, if test failed           000049BC         800044AC         3516+         DC         A(RE68+16)         address of v2 source           000049CC         00044AC         3518+         DC         A(RE68+32)         address of v3 source           000049D         00004A6C         3518+         DC         A(RE68+48)         address of v3 source           000049D         00004A0C         3519+         DC         A(RE68)         result length           00004F         00000000         0000000         3521+         DS         FD         gap		00004400	000049A6						test routin	ie	
000049AF 01 000049B0 02 000040B0 02 02 03510+ DC HL1'12' m6 used 000049B1 02 000049B1 02 000049B2 0D 000049B0 E5E2B39 E2404040 03513+ DC CL8'VSTRS' instruction name 000049B0 E5E2B39 E2404040 03515+ DC CL8'VSTRS' instruction name 000049B0 00004AC 03516+ DC A(RE68+16) address of v2 source 000049C 00004AC 00004BC 000004BC 000004BC 000004BC 00000000 0000000 0000000 0000000 000000	000049AC										
000049B0 02         3510+         DC         HL1'2'         m6 used           000049B1 02         3511+         DC         HL1'2'         CC           000049B2 0D         3512+         DC         HL1'13'         CC failed mask           000049B4 0000000 0000000         3513+         DS         2F         extracted PSW after test (has CC)           000049BC FF         3514+         DC         X'FF'         extracted CC, if test failed           000049C8 00004AC         3516+         DC         A(RE68+16)         address of v2 source           000049CC 00004AC         3516+         DC         A(RE68+32)         address of v2 source           000049CC 00004AC         3518+         DC         A(RE68+48)         address of v3 source           000049D0 00004BC         3518+         DC         A(RE68+48)         address of v4 source           000049D4 0000010 0000000         3519+         DC         A(RE68)         result length           000049D0 0000000 00000000 0000000         3521+         DS         FD         gap           000049D0 000000 0000000 0000000 00000000         3524+         DS         FD         V1 output           000049D0 000000 0000000 00000000 00000000 00000	000049AE										
D00049B1   02											
000049B2         0D         3512+         DC         HL1'13'         CC failed mask extracted PSW after test (has CC)           000049B6         00000000         3513+         DS         2F         extracted PSW after test (has CC)           000049BC         FF         3514+         DC         X'FF'         extracted CC, if test failed           000049C8         000044C         3516+         DC         A(RE68+16)         address of v2 source           000049C0         000044AC         3517+         DC         A(RE68+32)         address of v3 source           000049D0         00004A6C         3518+         DC         A(RE68+48)         address of v4 source           000049D0         00004A3C         3519+         DC         A(RE68)         result length           000049D0         00004A3C         3520+REA68         DC         A(RE68)         result address           000049E0         000049D0         0000000         3521+         DS         FD         gap           000049F0         0000000         0000000         3522+V1068         DS         XL16         V1 output           000049F0         0000000         0000000         3524+*         DS         FD         gap           00004400 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>											
000049B4         00000000         00000400         3513+         DS         2F         extracted PSW after test (has CC)           000049BD         FF         3514+         DC         X' FF'         extracted CC, if test failed           000049BD         E5E2E3D9         E2404040         3515+         DC         CL8' VSTRS'         instruction name           000049C0         00004A4C         3516+         DC         A(RE68+16)         address of v2 source           000049D0         00004A6C         3518+         DC         A(RE68+48)         address of v4 source           000049D0         00004A0C         3518+         DC         A(RE68)         result length           000049E0         0000049E0         0000049E0         0000049E0         DC         A(RE68)         result address           000049E0         0000049E0         00000000         3521+         DS         FD         gap           000049F0         0000000         3524+*         DS         FD         gap           00004400         2510 5020 0014         0000000         3528+         LGF         R1, V2ADDR         load v2 source           00004A0         E761 0000 0806         00000000         3528+         LGF         R1, V3ADDR											
D00049BB   E5E2E3D9   E2404040   3515+   DC   CL8' VSTRS'     Instruction name   D000049C8   D000044CC   D00044CC   DC   A(RE68+16)   address of v2 source   D000049CC   D00044SC   DC   A(RE68+32)   address of v3 source   D000049D0   D000040CC   D000049D0   D000040CC   D000049D0   D000049B0   D000049E0   D0000049E0   D00000000   D0000000   D00000000	000049B4										
000049C8         00004A4C         3516+         DC         A(RE68+16)         address of v2 source           000049D0         00004A5C         3517+         DC         A(RE68+32)         address of v3 source           000049D4         000049D4         0000040         3518+         DC         A(RE68+48)         address of v4 source           000049D4         0000040         3519+         DC         A(RE68)         result length           000049B8         00004A3C         3520+REA68         DC         A(RE68)         result address           000049E8         0000000         0000000         3521+         DS         FD         gap           000049F0         0000000         0000000         3523+         DS         FD         gap           00004400         3525+X68         DS         OF         gap           00004A00         3525+X68         DS         OF           00004A00         E761         0000         0000         3526+         LGF         R1, V2ADDR         load v2 source           00004A00         E761         0000         0806         00000000         3528+         LGF         R1, V3ADDR         load v3 source           00004A12         E771         0000 <td>000049BC</td> <td>TIT</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	000049BC	TIT									
$\begin{array}{cccccccccccccccccccccccccccccccccccc$						DC	X' FF'	extracted CC, if test			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000049BD	E5E2E3D9 E2404040			3515+	DC DC	X' FF' CL8' VSTRS'	extracted CC, if test instruction name			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000049BD 000049C8	E5E2E3D9 E2404040 00004A4C			3515+ 3516+	DC DC DC	X' FF' CL8' VSTRS' A(RE68+16)	extracted CC, if test is instruction name address of v2 source			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000049BD	E5E2E3D9 E2404040 00004A4C 00004A5C			3515+ 3516+ 3517+	DC DC DC DC	X' FF' CL8' VSTRS' A(RE68+16) A(RE68+32)	extracted CC, if test instruction name address of v2 source address of v3 source			
000049F8	000049BD 000049C8 000049CC 000049D0 000049D4	E5E2E3D9 E2404040 00004A4C 00004A5C 00004A6C 00000010			3515+ 3516+ 3517+ 3518+ 3519+	DC DC DC DC DC	X' FF' CL8' VSTRS' A(RE68+16) A(RE68+32) A(RE68+48) A(16)	extracted CC, if test is instruction name address of v2 source address of v3 source address of v4 source result length			
000049F0       00000000       00000000       3523+       DS       FD       gap         00004A00       3524+*       3525+X68       DS       0F         00004A00       E310       5020       0014       00000020       3526+       LGF       R1, V2ADDR       load v2 source         00004A06       E761       0000       0806       00000000       3527+       VL       v22, 0(R1)       use v22 to test decoder         00004A0C       E310       5024       0014       00000024       3528+       LGF       R1, V3ADDR       load v3 source         00004A12       E771       0000       0806       00000000       3529+       VL       v23, 0(R1)       use v23 to test decoder         00004A18       E310       5028       0014       00000028       3530+       LGF       R1, V4ADDR       load v4 source	000049BD 000049C8 000049CC 000049D0 000049D4 000049D8	E5E2E3D9 E2404040 00004A4C 00004A5C 00004A6C 00000010 00004A3C			3515+ 3516+ 3517+ 3518+ 3519+ 3520+REA68	DC DC DC DC DC DC DC	X' FF' CL8' VSTRS' A(RE68+16) A(RE68+32) A(RE68+48) A(16) A(RE68)	extracted CC, if test is instruction name address of v2 source address of v3 source address of v4 source result length result address			
000049F8       00000000 00000000       3523+ 3524+*       DS       FD       gap         00004A00       3525+X68       DS       0F         00004A00       E310 5020 0014       00000020 3526+ LGF R1, V2ADDR       load v2 source         00004A06       E761 0000 0806       00000000 3527+ VL v22, 0(R1)       use v22 to test decoder         00004A0C       E310 5024 0014       00000024 3528+ LGF R1, V3ADDR       load v3 source         00004A12       E771 0000 0806       00000000 3529+ VL v23, 0(R1)       use v23 to test decoder         00004A18       E310 5028 0014       00000028 3530+ LGF R1, V4ADDR       load v4 source	000049BD 000049C8 000049CC 000049D0 000049D4 000049D8 000049E0	E5E2E3D9 E2404040 00004A4C 00004A5C 00004A6C 00000010 00004A3C 00000000 00000000			3515+ 3516+ 3517+ 3518+ 3519+ 3520+REA68 3521+	DC DC DC DC DC DC DC DC	X' FF' CL8' VSTRS' A(RE68+16) A(RE68+32) A(RE68+48) A(16) A(RE68) FD	extracted CC, if test is instruction name address of v2 source address of v3 source address of v4 source result length result address gap			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	000049BD 000049C8 000049CC 000049D0 000049D4 000049D8 000049E0 000049E8	E5E2E3D9 E2404040 00004A4C 00004A5C 00004A6C 00000010 00004A3C 00000000 00000000 00000000 00000000			3515+ 3516+ 3517+ 3518+ 3519+ 3520+REA68 3521+	DC DC DC DC DC DC DC DC	X' FF' CL8' VSTRS' A(RE68+16) A(RE68+32) A(RE68+48) A(16) A(RE68) FD	extracted CC, if test is instruction name address of v2 source address of v3 source address of v4 source result length result address gap			
00004A06       E761       0000       0806       00000000       3527+       VL       v22, 0(R1)       use v22 to test decoder         00004A0C       E310       5024       0014       00000024       3528+       LGF       R1, V3ADDR       load v3 source         00004A12       E771       0000       0806       00000000       3529+       VL       v23, 0(R1)       use v23 to test decoder         00004A18       E310       5028       0014       00000028       3530+       LGF       R1, V4ADDR       load v4 source	000049BD 000049C8 000049CC 000049D0 000049D4 000049D8 000049E0 000049E8 000049F0 000049F8	E5E2E3D9 E2404040 00004A4C 00004A5C 00004A6C 00000010 00004A3C 00000000 00000000 00000000 00000000 000000			3515+ 3516+ 3517+ 3518+ 3519+ 3520+REA68 3521+ 3522+V1068 3523+ 3524+*	DC DS DS	X' FF' CL8' VSTRS' A(RE68+16) A(RE68+32) A(RE68+48) A(16) A(RE68) FD XL16	extracted CC, if test is instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output			
00004A0C       E310 5024 0014       00000024 3528+       LGF       R1, V3ADDR       load v3 source         00004A12       E771 0000 0806       00000000 3529+       VL       v23, 0(R1)       use v23 to test decoder         00004A18       E310 5028 0014       00000028 3530+       LGF       R1, V4ADDR       load v4 source	000049BD 000049C8 000049CC 000049D0 000049D4 000049D8 000049E0 000049F0 000049F8	E5E2E3D9 E2404040 00004A4C 00004A5C 00004A6C 0000010 00004A3C 00000000 00000000 00000000 00000000 000000		0000000	3515+ 3516+ 3517+ 3518+ 3519+ 3520+REA68 3521+ 3522+V1068 3523+ 3524+* 3525+X68	DC DS DS DS	X' FF' CL8' VSTRS' A(RE68+16) A(RE68+32) A(RE68+48) A(16) A(RE68) FD XL16 FD	extracted CC, if test is instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output			
00004A12 E771 0000 0806	000049BD 000049C8 000049CC 000049D0 000049D8 000049E0 000049E8 000049F0 000049F8	E5E2E3D9 E2404040 00004A4C 00004A5C 00004A6C 0000010 00004A3C 00000000 00000000 00000000 00000000 000000			3515+ 3516+ 3517+ 3518+ 3519+ 3520+REA68 3521+ 3522+V1068 3523+ 3524+* 3525+X68 3526+	DC D	X' FF' CL8' VSTRS' A(RE68+16) A(RE68+32) A(RE68+48) A(16) A(RE68) FD XL16  FD OF R1, V2ADDR	extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output			
00004A18 E310 5028 0014	000049BD 000049C8 000049CC 000049D0 000049D4 000049E0 000049E8 000049F0 000049F8 00004A00 00004A00 00004A06	E5E2E3D9 E2404040 00004A4C 00004A5C 00004A6C 0000010 00004A3C 00000000 00000000 00000000 00000000 000000		00000000	3515+ 3516+ 3517+ 3518+ 3519+ 3520+REA68 3521+ 3522+V1068 3523+ 3523+ 3524+* 3525+X68 3526+ 3527+	DC DC DC DC DC DC DC DS DS DS LGF VL	X' FF' CL8' VSTRS' A(RE68+16) A(RE68+32) A(RE68+48) A(16) A(RE68) FD XL16  FD OF R1, V2ADDR v22, O(R1)	extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap  load v2 source use v22 to test decoder			
000004A1E E781 0000 0806	000049BD 000049C8 000049CC 000049D0 000049D8 000049E0 000049E8 000049F0 000049F8	E5E2E3D9 E2404040 00004A4C 00004A5C 00004A6C 00000010 00004A3C 00000000 00000000 00000000 00000000 000000		00000000 0000024	3515+ 3516+ 3517+ 3518+ 3519+ 3520+REA68 3521+ 3522+V1068 3523+ 3524+* 3525+X68 3526+ 3527+ 3528+	DC DC DC DC DC DC DS DS DS LGF VL LGF	X' FF' CL8' VSTRS' A(RE68+16) A(RE68+32) A(RE68+48) A(16) A(RE68) FD XL16  FD  OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output  gap  load v2 source use v22 to test decoder load v3 source			
	000049BD 000049C8 000049CC 000049D0 000049D8 000049E0 000049E8 000049F0 000049F8 00004A00 00004A00 00004A0C 00004A12 00004A18	E5E2E3D9 E2404040 00004A4C 00004A5C 00004A6C 00000010 00004A3C 00000000 00000000 00000000 00000000 000000		0000000 0000024 0000000 0000028	3515+ 3516+ 3517+ 3518+ 3519+ 3520+REA68 3521+ 3522+V1068 3523+ 3524+* 3525+X68 3526+ 3527+ 3528+ 3529+ 3530+	DC DC DC DC DC DC DS DS DS LGF VL LGF	X' FF' CL8' VSTRS' A(RE68+16) A(RE68+32) A(RE68+48) A(16) A(RE68) FD XL16  FD  OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR	extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output  gap  load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source			

ASMA Ver.	0. 7. 0 zvector- e7- 2	25-VSTRS					15 Apr 202	5 12: 39: 24	Page	76
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00004A24 00004A2A	E766 7120 8F8B B98D 0020			3532+ 3533+	<b>EPSW</b>	V22, V22, V23, V24, 1, R2, R0	extract psw	st is a sour	rce)	
00004A38	5020 500C E760 5040 080E 07FB		0000000C 000049E8	3534+ 3535+ 3536+	ST VST BR	R2, CCPSW V22, V1068 R11	to save CC save v1 output return			
00004A3C 00004A3C 00004A3C	0000000 00000000			3537+RE68 3538+ 3539	DC DROP DC	OF R5 XL16' 00000000000000	xl16 expected result	V1		
	00000000 00000000 01020304 F4F5F6F7 01020304 AAFDFEFF			3540	DC	XL16' 01020304F4F5I	F6F7 01020304AAFDFEFF'	<b>v</b> 2		
00004A5C 00004A64	00000304 05060708 090A0B0C 0D0E0F10			3541 3542	DC DC		0708 090A0B0C0D0E0F10' 0004 0000000000000000'	v3 v4		
				3543				V 1		
00004A80		00004400		3544 *Word 3545 3546+	DS	VSTRS, 2, 2, 2 OFD	1 6	full match		
00004A80 00004A80 00004A84 00004A86	00004AD8 0045 00	00004A80		3547+ 3548+T69 3549+ 3550+	USING DC DC DC	*, R5 A(X69) H' 69' X' 00'	base for test data and address of test routin test number		ıe	
00004A87 00004A88 00004A89	02 02 02			3551+ 3552+ 3553+	DC DC DC	HL1' 2' HL1' 2' HL1' 2'	m5 used m6 used CC			
00004A8A 00004A8C 00004A94	0D 00000000 00000000 FF			3554+ 3555+ 3556+	DC DS DC	HL1' 13' 2F X' FF'	CC failed mask extracted PSW after t extracted CC, if test	est (has CC)	ı	
	E5E2E3D9 E2404040 00004B24 00004B34			3557+ 3558+ 3559+	DC DC DC	CL8' VSTRS' A(RE69+16) A(RE69+32)	instruction name address of v2 source address of v3 source	Tarreu		
00004AA8 00004AAC	00004B44 00000010			3560+ 3561+	DC DC	A(RE69+48) A(16)	address of v4 source result length			
00004AB0 00004AB8 00004AC0	00004B14 00000000 00000000 00000000 00000000			3562+REA69 3563+ 3564+V1069	DC DS DS	A(RE69) FD XL16	result address gap V1 output			
00004AC8 00004AD0	00000000 00000000			3565+ 3566+*	DS	FD	gap			
	E310 5020 0014 E761 0000 0806 E310 5024 0014		00000020 00000000 00000024	3567+X69 3568+ 3569+ 3570+	DS LGF VL LGF	OF R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decode load v3 source	r		
00004AEA 00004AF0 00004AF6	E771 0000 0806 E310 5028 0014 E781 0000 0806		00000000 00000028 00000000	3571+ 3572+ 3573+	VL LGF VL	v23, 0(R1) R1, V4ADDR v24, 0(R1)	use v23 to test decode load v4 source use v24 to test decode	r		
00004B02 00004B06	E766 7220 8F8B B98D 0020 5020 500C		0000000C	3574+ 3575+ 3576+	EPSW ST	V22, V22, V23, V24, 2, R2, R0 R2, CCPSW	extract psw to save CC	st is a sour	ce)	
00004B0A 00004B10 00004B14	E760 5040 080E 07FB		00004AC0	3577+ 3578+ 3579+RE69	VST BR DC	V22, V1069 R11 OF	save v1 output return x116 expected result			
00004B14 00004B14 00004B1C	00000000 00000000 00000000 00000000			3580+ 3581	DROP DC	R5 XL16' 00000000000000	0000 0000000000000000000000000000000000	V1		

ISMA Vor	0. 7. 0 zvector- e7- 2	5- VSTPS				15 Apr 2025	5 12· 30· <i>91</i>	Page	77
LOC	OBJECT CODE	ADDR1	ADDR2	STMF		10 Αρί Δυλί	7 12.33.24	Tage	,,
00004B24		IDDICI	'INN'	3582	DC	XL16' 01020304F4F5F6F7 0102030405AAAAFF'	v2		
00004B2C 00004B34	01020304 05AAAAFF			3583	DC	XL16' 000000005060708 090A0B0C0D0E0F10'	v2 v3		
00004B3C	090A0B0C 0D0E0F10 00000000 00000008			3584	DC	XL16' 000000000000000000000000000000000000	v3 v4		
00004B4C	0000000 00000000			3585	DC	AL10 00000000000000000000000000000000000	V4		
				30 <b>0</b> 0					

T 0.C	OD IEGE GODE	ADDD 4	ADDDC	CITY FF			<del>-</del>	
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
				3587 *				
				3588 * case   3589 *	6 - MUU	EL DEPENDENT - Her	cules / Z15	
				3590 *No Mat	ch = bac	d substring length		
				3591 *Hal fwo: 3592		VSTRS, 1, 0, 0		no match
004B58				3592 3593+	DS	0FD		no maten
004B58		00004B58		3594+	USING		base for test data and t	est routine
004B58	00004BB0			3595+T70	DC	A(X70)	address of test routine	
004B5C	0046			3596+	DC	H' 70'	test number	
004B5E	00 01			3597+ 3598+	DC DC	X' 00' HL1' 1'	m£ ugod	
004B5F 004B60	00			3598+ 3599+	DC DC	HL1'0'	m5 used m6 used	
004B61	00			3600+	DC	HL1' 0'	CC	
004B62	07			3601+	DC	HL1' 7'	CC failed mask	
004B64	00000000 00000000			3602+	DS	2F	extracted PSW after tes	t (has CC)
004B6C	FF			3603+	DC	X' FF'	extracted CC, if test f	ai l ed
004B6D	E5E2E3D9 E2404040			3604+	DC DC	CL8' VSTRS'	instruction name	
004B78 004B7C	00004BFC 00004C0C			3605+ 3606+	DC DC	A(RE70+16) A(RE70+32)	address of v2 source address of v3 source	
004B7C 004B80	00004C0C 00004C1C			3607+	DC	A(RE70+32) A(RE70+48)	address of v4 source	
004B84	00000010			3608+	DC	A(16)	result length	
004B88	00004BEC			3609+REA70	DC	A(RE70)	result address	
004B90	00000000 00000000			3610+	DS	FD	gap	
004B98	00000000 00000000			3611+V1070	DS	XL16	V1 output	
004BA0 004BA8	0000000 0000000 0000000 0000000			3612+	DS	FD	dan	
UU4DAO	0000000 00000000			3612+ 3613+*	טע	ΓD	gap	
004BB0				3614+X70	DS	0F		
004BB0	E310 5020 0014		0000020	3615+	LGF	R1, V2ADDR	load v2 source	
004BB6	E761 0000 0806		0000000	3616+	VL	v22, 0(R1)	use v22 to test decoder	
004BBC	E310 5024 0014			3617+	LGF	R1, V3ADDR	load v3 source	
	E771 0000 0806 E310 5028 0014		00000000 00000028		VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder	
	E781 0000 0806		00000028		VL	v24, O(R1)	load v4 source use v24 to test decoder	
	E766 7100 8F8B		0000000	3621+		V22, V22, V23, V24, 1		is a source)
004BDA	B98D 0020			3622+		R2, R0	extract psw	10 11 00 11 00)
004BDE	5020 500C		000000C	3623+	ST	R2, CCPSW	to save CC	
004BE2	E760 5040 080E		00004B98	3624+	VST	V22, V1070	save v1 output	
004BE8	07FB			3625+ 3626+RE70	BR	R11	return	
004BEC 004BEC				3627+	DC DROP	OF R5	xl16 expected result	
004BEC	00000000 00000010			3628	DC		0010 0000000000000000'	V1
004BF4	00000000 00000000			30.00	_ •			-
004BFC	01020304 F4F5F6F7			3629	DC	XL16' 01020304F4F5	F6F7 01020304AAFDFEFF'	v2
	01020304 AAFDFEFF			222	<b>D</b> .C	TIT 4 01 04 00000 40 = 5	0200 0001000000000000000000000000000000	
	01020304 05060708			3630	DC	XL16' 010203040506	0708 090A0B0C0D0E0F10'	v3
	090A0B0C 0D0E0F10 0000000 00000003			3631	DC	XI 16' 00000000000	0003 0000000000000000'	v4
	0000000 00000000			3031	DС	VIIA AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA		VI
				3632				
				3633 *Word				
004666				3634		VSTRS, 2, 0, 0		no match
004C30		00004C30		3635+ 3636+	DS	OFD *, R5	base for test data and t	oot
004C30								

LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
00004C34	0047			3638+	DC	H' 71'	test number
00004C36	00			3639+	DC	X' 00'	
00004C37	02			3640+	DC	HL1' 2'	m5 used
00004C38	00			3641+	DC	HL1' 0'	m6 used
00004C39	00			3642+	DC	HL1' 0'	CC
00004C3A	07			3643+	DC	<b>肚1'7'</b>	CC failed mask
00004C3C	00000000 00000000			3644+	DS	2F	extracted PSW after test (has CC)
00004C44	FF			3645+	DC	X' FF'	extracted CC, if test failed
00004C45	E5E2E3D9 E2404040			3646+	DC	CL8' VSTRS'	instruction name
00004C50	00004CD4			3647+	DC DC	A(RE71+16)	address of v2 source
00004C54	00004CE4			3648+	DC	A(RE71+32)	address of v3 source
00004C58	00004CF4			3649+	DC	A(RE71+48)	address of v4 source
00004C5C 00004C60	00000010 00004CC4			3650+ 3651+REA71	DC DC	A(16)	result length
00004C60 00004C68	00004004			3652+	DC DS	A(RE71) FD	result address
00004C88	0000000 0000000			3653+V1071	DS DS	XL16	gap V1 output
00004C70 00004C78	0000000 0000000			3033+110/1	אמ	ALIO	vi output
00004C78	0000000 0000000			3654+	DS	FD	dan
00004000	0000000 0000000			3655+*	אט	ΓD	gap
00004C88				3656+X71	DS	<b>0</b> F	
00004C88	E310 5020 0014		00000020	3657+	LGF	R1, V2ADDR	load v2 source
00004C8E	E761 0000 0806		00000020	3658+	VL	v22, 0(R1)	use v22 to test decoder
00004C9L	E310 5024 0014		00000000	3659+	LGF	R1, V3ADDR	load v3 source
00004C9A	E771 0000 0806		00000000	3660+	VL	v23, O(R1)	use v23 to test decoder
00004CA0	E310 5028 0014		00000028	3661+	LGF	R1, V4ADDR	load v4 source
00004CA6	E781 0000 0806		00000000	3662+	VL	v24, 0(R1)	use v24 to test decoder
00004CAC	E766 7200 8F8B			3663+	VSTRS	V22, V22, V23, V24, 2,	0 instruction (dest is a source)
00004CB2	B98D 0020			3664+	<b>EPSW</b>	R2, R0	extract psw
00004CB6	5020 500C		000000C	3665+	ST	R2, CCPSW	to save CC
00004CBA	E760 5040 080E		00004C70	3666+	VST	V22, V1071	save v1 output
00004CC0	07FB			3667+	BR	R11	return
00004CC4				3668+RE71	DC	<b>OF</b>	xl16 expected result
00004CC4				3669+	DROP	<b>R5</b>	•
00004CC4	0000000 00000010			3670	DC	XL16' 00000000000000	0010 00000000000000000 V1
00004CCC	0000000 00000000						
00004CD4	01020304 F4F5F6F7			3671	DC	XL16' 01020304F4F5I	F6F7 0102030405AAAAFF' v2
00004CDC	01020304 05AAAAFF						
00004CE4	01020304 05060708			3672	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F10' v3
00004CEC	O9OAOBOC ODOEOF10						
00004CF4	0000000 00000005			3673	DC	XL16' 00000000000000	0005 00000000000000000' v4
00004CFC	00000000 00000000						
				3674			

ASMA Ver.	0. 7. 0 zvector- e7- 2	25- VSTRS					15 Apr 2025	12: 39: 24	Page	80
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				3677 * case 7 3678 *						
						any common substri				
				<b>3680</b> *Byte			0			
0004D08				3681 3682+	VRR_D DS	VSTRS, 0, 2, 2 OFD		full match	h	
0004D08		00004D08		3683+	USI NG		base for test data and	test routi	ne	
0004D08	00004D60			3684+T72	DC	A(X72)	address of test routine			
0004D0C	0048			3685+	DC	H' 72'	test number			
0004D0E 0004D0F	00			3686+ 3687+	DC DC	X' 00' HL1' 0'	m5 used			
0004D10	02			3688+	DC	HL1' 2'	m6 used			
0004D11	02			3689+	DC	HL1'2'	CC			
0004D12 0004D14	OD 00000000 00000000			3690+ 3691+	DC DS	HL1' 13' 2F	CC failed mask extracted PSW after tes	st (has CC	1	
0004D14 0004D1C	FF			3692+	DC DC	X' FF'	extracted CC, if test	failed	,	
0004D1D	E5E2E3D9 E2404040			3693+	DC	CL8' VSTRS'	instruction name			
0004D28 0004D2C	00004DAC 00004DBC			3694+ 3695+	DC DC	A(RE72+16) A(RE72+32)	address of v2 source address of v3 source			
0004D2C 0004D30	00004DBC 00004DCC			3696+	DC	A(RE72+32) A(RE72+48)	address of v4 source			
0004D34	0000010			<b>3697</b> +	DC	A(16)	result length			
0004D38	00004D9C			3698+REA72	DC	A(RE72)	result address			
0004D40 0004D48	00000000 00000000 0000000 00000000			3699+ 3700+V1072	DS DS	FD XL16	gap V1 output			
0004D50	00000000 00000000			0700111072	DO	ALIO	VI oucpuc			
0004D58	00000000 00000000			3701+	DS	FD	gap			
0004D60				3702+* 3703+X72	DS	<b>OF</b>				
0004D60	E310 5020 0014		00000020		LGF	R1, V2ADDR	load v2 source			
0004D66	E761 0000 0806		0000000	3705+	VL	v22, 0(R1)	use v22 to test decoder			
0004D6C	E310 5024 0014		00000024		LGF	R1, V3ADDR	load v3 source			
	E771 0000 0806 E310 5028 0014		$00000000 \\ 00000028$		VL LGF	v23, 0(R1) R1, V4ADDR	use v23 to test decoder load v4 source			
0004D7E	E781 0000 0806		00000000		VL	v24, 0(R1)	use v24 to test decoder			
0004D84	E766 7020 8F8B			3710+		V22, V22, V23, V24, 0,		t is a sou	rce)	
0004D8A 0004D8E	B98D 0020 5020 500C		000000C	3711+ 3712+	EPSW ST	R2, R0 R2, CCPSW	extract psw to save CC			
0004D8E 0004D92	E760 5040 080E		000000C	3712+ 3713+	VST	V22, V1072	save v1 output			
0004D98	07FB			3714+	BR	R11	return			
0004D9C 0004D9C				3715+RE72 3716+	DC DROP	OF R5	xl16 expected result			
0004D9C	00000000 00000008			3710+ 3717	DKOP DC		0008 0000000000000000000000	V1		
0004DA4	0000000 00000000									
0004DAC	01020301 02010201			3718	DC	XL16' 0102030102010	0201 0102030401020304'	v2		
0004DB4 0004DBC	01020304 01020304 01020304 00506070			3719	DC	XL16' 0102030400506	6070 090A0B0C0D0E0F10'	v3		
0004DC4	O9OAOBOC ODOEOF10				20	010%000100000				
0004DCC 0004DD4	00000000 00000004 0000000 00000000			3720	DC	XL16' 00000000000000	0004 0000000000000000000000	<b>v4</b>		
TUUTUUT				3721						
				3722 *Hal fword 3723		VSTRS, 1, 2, 2		full match	h	
0004DE0				3724+	DS	0FD		Tull Hatch	II.	
0004DE0 0004DE0	00004E38	00004DE0		3725+ 3726+T73	USI NG DC		base for test data and taddress of test routine	test routi	ne	
COLDEO	00001200			0,20,1,0	20	()	and obs of cost foutific			

LOC							•
LUC	OBJECT CODE	ADDR1	ADDR2	STMT			
	0049			3727+	DC	H' 73'	test number
	00			3728+	DC	X' 00'	
	01			3729+	DC	HL1' 1'	m5 used
	02			3730+	DC	HL1' 2'	m6 used
	02			3731+	DC	HL1' 2'	CC
	OD			3732+	DC	HL1' 13'	CC failed mask
	0000000 00000000			3733+	DS	<b>2F</b>	extracted PSW after test (has CC)
	FF			3734+	DC	X' FF'	extracted CC, if test failed
	E5E2E3D9 E2404040			3735+	DC	CL8' VSTRS'	instruction name
	00004E84			3736+	DC	A(RE73+16)	address of v2 source
	00004E94			3737+	DC	A(RE73+32)	address of v3 source
	00004EA4			3738+	DC	A(RE73+48)	address of v4 source
	0000010			3739+	DC	A(16)	result length
	00004E74			3740+REA73	DC	A(RE73)	result address
	0000000 00000000			3741+	DS	FD	gap V1 output
	0000000 00000000			3742+V1073	DS	XL16	V1 output
	0000000 00000000						
)004E30 (	0000000 00000000			3743+	DS	FD	gap
				3744+*			
004E38				3745+X73	DS	<b>0F</b>	
	E310 5020 0014		00000020	3746+	LGF	R1, V2ADDR	load v2 source
	E761 0000 0806		00000000	3747+	VL	v22, 0(R1)	use v22 to test decoder
	E310 5024 0014		00000024	3748+	LGF	R1, V3ADDR	load v3 source
	E771 0000 0806		00000000	3749+	VL	v23, 0(R1)	use v23 to test decoder
	E310 5028 0014		00000028	3750+	LGF	R1, V4ADDR	load v4 source
	E781 0000 0806		00000000	3751+	VL	v24, 0(R1)	use v24 to test decoder
	E766 7120 8F8B			3752+	VSTRS	V22, V22, V23, V24, 1,	
	B98D 0020			3753+	<b>EPSW</b>	R2, R0	extract psw
	5020 500C		000000C	3754+	ST	R2, CCPSW	to save CC
	E760 5040 080E		00004E20	3755+	VST	V22, V1073	save v1 output
	07FB			3756+	BR	R11	return
004E74				3757+RE73	DC	0F	xl16 expected result
004E74	0000000 0000000			3758+	DROP	R5	0000 0000000000000 VI
	00000000 0000000C			3759	DC	XL16, 00000000000000	000C 0000000000000000 V1
	00000000 00000000			0700	D.C.	VI 101 010000010001	0001 0100000701000004!0
	01020301 02010201			3760	DC	XL16 0102030102010	0201 0102030501020304' v2
	01020305 01020304			0701	D.C.	VI 101 0100000407004	0000 00040D0C0D0E0E10!0
	01020304 05060000			3761	DC	XL16 0102030405060	0000 090A0B0C0D0E0F10' v3
	090A0B0C 0D0E0F10			2769	DC	VI 16! 0000000000000	0004_0000000000000000000000000000000000
	00000000 00000004			3762	DC	ALIO UUUUUUUUUUUUU	0004 00000000000000000000' v4
004EAC	00000000 00000000			3763			
				3764 *Word			
				3765	VPP n	VSTRS, 2, 2, 2	full match
004EB8				3766+	DS	OFD	Tull match
004EB8		00004EB8		3767+	USING		base for test data and test routine
	00004F10	OOOOTLDO		3768+T74	DC	A(X74)	address of test routine
	0041 10 004A			3769+	DC	H' 74'	test number
	004A			3770+	DC	X' 00'	COSC HUMBOT
	02			3770+ 3771+	DC	HL1' 2'	m5 used
	02			3772+	DC	HL1' 2'	m6 used
	02			3772+ 3773+	DC DC	HL1' 2'	CC CC
004EC1				$3774 \pm$	DC	HL1'13'	CC failed mask
004EC1 0	OD			3774+ 3775+	DC DS	HL1' 13'	CC failed mask extracted PSW after test (has CC)
004EC1 004EC2 004EC4				3774+ 3775+ 3776+	DC DS DC	HL1' 13' 2F X' FF'	CC failed mask extracted PSW after test (has CC) extracted CC, if test failed

00004FD8

							13 Apr 2023	12: 39: 24 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
0004FE0	00000000 00000000			3828+ 3829+*	DS	FD	gap	
004FE8	E010 5000 0014		0000000	3830+X75	DS	OF	1 10	
004FE8	E310 5020 0014		00000020	3831+	LGF	R1, V2ADDR	load v2 source	
004FEE 004FF4	E761 0000 0806 E310 5024 0014		00000000 00000024	3832+ 3833+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source	•
004FFA	E771 0000 0806		00000024	3834+	VL	v23, O(R1)	use v23 to test decoder	
005000	E310 5028 0014		0000000	3835+	LGF	R1, V4ADDR	load v4 source	
005006	E781 0000 0806		00000000	3836+	VL	v24, 0(R1)	use v24 to test decoder	•
00500C	E766 7020 8F8B			3837+		V22, V22, V23, V24, 0		
005012	B98D 0020			3838+	<b>EPSW</b>	R2, R0	extract psw	,
005016	5020 500C		000000C	3839+	ST	R2, CCPSW	to save CC	
00501A	E760 5040 080E		00004FD0	3840+	VST	V22, V1075	save v1 output	
005020	07FB			3841+	BR	R11	return	
005024				3842+RE75	DC DROP	OF R5	xl16 expected result	
005024 005024	00000000 00000008			3843+ 3844	DROP DC		0008 0000000000000000	V1
005024 00502C	0000000 0000000			3044	DC	AL10 000000000000	0008 0000000000000000000000000000000000	V I
005020	01020301 02010201			3845	DC	XL16' 010203010201	0201 0102030401020304'	v2
00503C	01020304 01020304			0010	20	11210 010200010201	0201 0102000101020001	.~
005044	01020304 00506070			3846	DC	XL16' 010203040050	6070 090A0B0C0D0E0F10'	v3
00504C	O9OAOBOC ODOEOF1O							
005054	0000000 000000FF			3847	DC	XL16' 0000000000000	00FF 0000000000000000'	$\mathbf{v4}$
00505C	00000000 00000000			3848 3849 *Hal fwoi				
005000				3850		VSTRS, 1, 2, 2		full match
005068 005068		00005068		3851+ 3852+	DS USI NG	OFD * P5	base for test data and	tost routing
005068	000050C0	00003000		3853+T76	DC	A(X76)	address of test routine	
00506C	004C			3854+	DC	H' 76'	test number	
00506E							test number	
	00			3855+	DC	X' 00'	test number	
00506F	01			3856+	DC	X' 00' HL1' 1'	m5 used	
005070	01 02			3856+ 3857+	DC DC	X' 00' HL1' 1' HL1' 2'	m5 used m6 used	
005070 005071	01 02 02			3856+ 3857+ 3858+	DC DC DC	X' 00' HL1' 1' HL1' 2' HL1' 2'	m5 used m6 used CC	
005070 005071 005072	01 02 02 0D			3856+ 3857+ 3858+ 3859+	DC DC DC DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13'	m5 used m6 used CC CC failed mask	et (hee CC)
005070 005071 005072 005074	01 02 02 0D 00000000 00000000			3856+ 3857+ 3858+ 3859+ 3860+	DC DC DC DC DS	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F	m5 used m6 used CC CC failed mask extracted PSW after te	
005070 005071 005072 005074 00507C	01 02 02 0D 00000000 00000000 FF			3856+ 3857+ 3858+ 3859+ 3860+ 3861+	DC DC DC DC DS DS	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF'	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test	
005070 005071 005072 005074 00507C	01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040			3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+	DC DC DC DC DS DC DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS'	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name	
005070 005071 005072 005074 00507C 00507D 005088	01 02 02 0D 00000000 00000000 FF			3856+ 3857+ 3858+ 3859+ 3860+ 3861+	DC DC DC DC DS DS	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF'	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test	
005070 005071 005072 005074 00507C 00507D 005088 00508C	01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 0000510C			3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+	DC DC DC DS DC DC DC DC DC DC DC DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48)	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source	
005070 005071 005072 005074 00507C 00507D 005088 00508C 005090 005094	01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 00000010			3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+	DC DC DC DS DC DC DC DC DC DC DC DC DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16)	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length	
005070 005071 005072 005074 00507C 00507D 005088 00508C 005090 005094 005098	01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 00000010 000050FC			3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3867+REA76	DC DC DC DS DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76)	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address	
005070 005071 005072 005074 00507C 00507D 005088 00508C 005090 005094 005098	01 02 02 0D 00000000 00000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 00000010 000050FC 00000000 00000000			3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3867+REA76	DC DC DC DS DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap	
005070 005071 005072 005074 00507C 00507D 005088 00508C 005090 005094 005098 0050A0	01 02 02 0D 00000000 000000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 00000010 000050FC 00000000 000000000 00000000 000000000			3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3867+REA76	DC DC DC DS DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76)	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address	
005070 005071 005072 005074 00507C 00507D 005088 00508C 005090 005094 005098 005040 0050A0	01 02 02 0D 00000000 000000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 00000010 000050FC 00000000 00000000 00000000 000000000			3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3866+ 3867+REA76 3868+ 3869+V1076	DC DC DS DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD XL16	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output	
005070 005071 005072 005074 00507C 00507D 005088 00508C 005090 005094 005098 0050A0 0050A8	01 02 02 0D 00000000 000000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 00000010 000050FC 00000000 000000000 00000000 000000000			3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3866+ 3867+REA76 3868+ 3869+V1076	DC DC DC DS DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap	
005070 005071 005072 005074 00507C 00507D 005088 00508C 005090 005094 005098 0050A0 0050A0 0050B0	01 02 02 0D 00000000 000000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 00000010 000050FC 00000000 00000000 00000000 000000000			3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3866+ 3867+REA76 3868+ 3869+V1076	DC D	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD XL16 FD	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output	
005070 005071 005072 005074 00507C 00507D 005088 00508C 005090 005094 005098 0050A0 0050A8	01 02 02 0D 00000000 000000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 00000010 000050FC 00000000 00000000 00000000 000000000		00000020	3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3866+ 3867+REA76 3868+ 3869+V1076	DC DC DS DC	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD XL16  FD OF	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output	
005070 005071 005072 005074 00507C 00507D 005088 00508C 005090 005094 005098 0050A0 0050A8 0050B0 0050B8	01 02 02 0D 00000000 000000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 00000010 000050FC 00000000 00000000 00000000 00000000 000000		00000020 00000000	3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3867+REA76 3868+ 3869+V1076	DC D	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD XL16 FD	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output	fai l`ed
005070 005071 005072 005074 00507C 00507D 005088 00508C 005090 005094 005098 0050A0 0050A8 0050B0 0050B8	01 02 02 0D 00000000 00000000000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 00000010 000050FC 00000000 00000000 00000000 00000000 000000		$00000000 \ 00000024$	3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3868+ 3869+V1076 3870+ 3871+* 3872+X76 3873+ 3874+ 3875+	DC D	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD XL16  FD  OF R1, V2ADDR v22, O(R1) R1, V3ADDR	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap  load v2 source use v22 to test decoder load v3 source	failed
00506F 005070 005071 005072 005074 00507C 00507D 005088 00508C 005090 005094 005098 0050A8 0050B0 0050B8 0050C0 0050CC 0050CC	01 02 02 0D 00000000 000000000000000000000		00000000 00000024 00000000	3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3864+ 3865+ 3866+ 3868+ 3869+V1076 3870+ 3871+* 3872+X76 3873+ 3874+ 3875+ 3876+	DC D	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD XL16  FD  OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap  load v2 source use v22 to test decoder load v3 source use v23 to test decoder	failed
005070 005071 005072 005074 00507C 00507D 005088 00508C 005090 005094 005098 0050A0 0050A8 0050B0 0050B8	01 02 02 0D 00000000 00000000000000 FF E5E2E3D9 E2404040 0000510C 0000511C 0000512C 00000010 000050FC 00000000 00000000 00000000 00000000 000000		$00000000 \ 00000024$	3856+ 3857+ 3858+ 3859+ 3860+ 3861+ 3862+ 3863+ 3865+ 3866+ 3867+REA76 3868+ 3869+V1076 3870+ 3871+* 3872+X76 3873+ 3874+ 3875+ 3876+ 3876+ 3877+	DC D	X' 00' HL1' 1' HL1' 2' HL1' 2' HL1' 13' 2F X' FF' CL8' VSTRS' A(RE76+16) A(RE76+32) A(RE76+48) A(16) A(RE76) FD XL16  FD  OF R1, V2ADDR v22, O(R1) R1, V3ADDR	m5 used m6 used CC CC failed mask extracted PSW after te extracted CC, if test instruction name address of v2 source address of v3 source address of v4 source result length result address gap V1 output gap  load v2 source use v22 to test decoder load v3 source	failed

ASMA Ver.	0.7.0 zvector-e7-2	5-VSTRS					15 Apr 202	5 12: 39: 24	Page 84
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
000050E4 000050EA	E766 7120 8F8B B98D 0020		2222222	3879+ 3880+	<b>EPSW</b>	V22, V22, V23, V24, 1, R2, R0	extract psw	st is a sour	ce)
000050EE 000050F2 000050F8	5020 500C E760 5040 080E 07FB		0000000C 000050A8	3881+ 3882+ 3883+	ST VST BR	R2, CCPSW V22, V1076 R11	to save CC save v1 output return		
000050FC 000050FC 000050FC	0000000 000000C			3884+RE76 3885+ 3886	DC DROP DC	OF R5 XL16' 00000000000000	xl16 expected result	V1	
00005104 0000510C 00005114				3887	DC	XL16' 0102030102010	0201 0102030501020304'	v2	
	01020304 00000700 090A0B0C 0D0E0F10			3888 3889	DC DC		0700 090A0B0C0D0E0F10' 00FF 0000000000000000'	v3 v4	
00005126	0000000 00000011			3890	DO	ALIO OUUUUUUUUUU		VI	
00005140		000075.5		3891 *Word 3892 3893+	DS	VSTRS, 2, 2, 2 OFD		full match	
00005140 00005140 00005144 00005146	00005198 004D 00	00005140		3894+ 3895+T77 3896+ 3897+	DC DC DC	*, R5 A(X77) H' 77' X' 00'	base for test data and address of test routin test number		e
00005140 $00005147$ $00005148$ $00005149$	02 02 02			3898+ 3899+ 3900+	DC DC DC	HL1' 2' HL1' 2' HL1' 2'	m5 used m6 used CC		
00005149 0000514A 0000514C 00005154	0D 00000000 00000000 FF			3901+ 3902+ 3903+	DC DS DC	HL1' 13' 2F X' FF'	CC failed mask extracted PSW after t extracted CC, if test		
00005155 00005160	E5E2E3D9 E2404040 000051E4			3904+ 3905+ 3906+	DC DC	CL8' VSTRS' A(RE77+16)	instruction name address of v2 source	Tarreu	
00005164 00005168 0000516C	000051F4 00005204 00000010			3907+ 3908+	DC DC DC	A(RE77+32) A(RE77+48) A(16)	address of v3 source address of v4 source result length		
00005170 00005178 00005180	000051D4 00000000 00000000 00000000 00000000			3909+REA77 3910+ 3911+V1077	DC DS DS	A(RE77) FD XL16	result address gap V1 output		
00005188 00005190	00000000 00000000			3912+ 3913+*	DS	FD	gap		
00005198 00005198 0000519E 000051A4	E310 5020 0014 E761 0000 0806 E310 5024 0014		00000020 00000000 00000024	3914+X77 3915+ 3916+ 3917+	DS LGF VL LGF	OF R1, V2ADDR v22, O(R1) R1, V3ADDR	load v2 source use v22 to test decode load v3 source	r	
000051AA 000051B0 000051B6	E771 0000 0806 E310 5028 0014 E781 0000 0806		00000000 00000028 00000000	3918+ 3919+ 3920+	VL LGF VL	v23, 0(R1) R1, V4ADDR v24, 0(R1)	use v23 to test decode load v4 source use v24 to test decode	r	
000051BC 000051C2 000051C6	E766 7220 8F8B B98D 0020 5020 500C		0000000C	3921+ 3922+ 3923+	EPSW ST	V22, V22, V23, V24, 2, R2, R0 R2, CCPSW	extract psw to save CC	st is a sour	ce)
000051CA 000051D0 000051D4	E760 5040 080E 07FB		00005180	3924+ 3925+ 3926+RE77	VST BR DC	V22, V1077 R11 OF	save v1 output return xl16 expected result		
000051D4 000051D4 000051DC	00000000 0000000C 00000000 00000000			3927+ 3928	DROP DC	R5 XL16' 00000000000000	000C 00000000000000000	V1	

		25- VSTRS					10 1. <b>p</b> 1 2020	5 12: 39: 24 F	Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
	01020301 01030400 01020104 01020304			3929	DC	XL16' 0102030101030	0400 0102010401020304'	v2	
0051F4	01020304 00000000			3930	DC	XL16' 0102030400000	0000 0000000001020304'	v3	
005204	00000000 01020304 00000000 000000FF			3931	DC	XL16' 0000000000000	OFF 0000000000000000'	<b>v4</b>	
00520C	00000000 00000000			3932					
				3933 *No Mate	ch: ZS=0	0; v4 substring len	ngth > 16; many common s	substri ngs	
				3934 *Byte 3935	VRR D	VSTRS, 0, 0, 0		no match	
005218				<b>3936</b> +	DS	OFD			
005218	00007070	00005218		3937+	USING		base for test data and		<u>.</u>
	00005270			3938+T78 3939+	DC DC	A(X78) H' 78'	address of test routine	<b>;</b>	
	004E 00			3940+	DC DC	X' 00'	test number		
	00			3941+	DC	HL1'0'	m5 used		
	00			3942+	DC	HL1' 0'	m6 used		
005221	00			3943+	DC	HL1' 0'	CC		
	07			3944+	DC	HL1' 7'	CC failed mask		
005224	00000000 00000000			3945+	DS	2F	extracted PSW after to		
00522C	FF			3946+	DC	X' FF'	extracted CC, if test	failed	
	E5E2E3D9 E2404040 000052BC			3947+ 3948+	DC DC	CL8' VSTRS' A(RE78+16)	instruction name address of v2 source		
	000052CC			3949+	DC	A(RE78+32)	address of v2 source		
	000052DC			3950+	DC	A(RE78+48)	address of v4 source		
	0000010			3951+	DC	A(16)	result length		
	000052AC			3952+REA78	DC	A(RE78)	result address		
	00000000 00000000			3953+	DS	FD	gap V1 output		
	00000000 00000000			3954+V1078	DS	XL16	V1 output		
	00000000 00000000 0000000 00000000			3955+	DS	FD	don		
				3956+*			gap		
005270				3957+X78	DS_	<b>0F</b>			
	E310 5020 0014		00000020	3958+	LGF	R1, V2ADDR	load v2 source		
	E761 0000 0806		00000000		VL	v22, 0(R1)	use v22 to test decoder	•	
	E310 5024 0014 E771 0000 0806		00000024 00000000	3960+ 3961+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder	•	
	E310 5028 0014		00000000	3962+	LGF	R1, V4ADDR	load v4 source		
	E781 0000 0806		00000000	3963+	VL	v24, 0(R1)	use v24 to test decoder	•	
005294	E766 7000 8F8B			3964+	<b>VSTRS</b>	V22, V22, V23, V24, 0,			<b>:e)</b>
	B98D 0020			3965+	<b>EPSW</b>	R2, R0	extract psw		
	5020 500C		000000C	3966+	ST	R2, CCPSW	to save CC		
	E760 5040 080E		00005258	3967+	VST	V22, V1078	save v1 output		
0052A8 0052AC	07FB			3968+ 3969+RE78	BR DC	R11 OF	return		
0052AC				3970+ 3970+	DROP	R5	xl16 expected result		
	0000000 00000010			3970+ 3971	DC		0010 00000000000000000	V1	
	0000000 00000000				20			•	
0052BC	01020301 02010201			3972	DC	XL16' 0102030102010	0201 0102030401020300'	v2	
	01020304 01020300					*** 4.01.0			
	01020304 00506070			3973	DC	XL16' 0102030400506	6070 090A0B0C0D0E0F10'	$\mathbf{v3}$	
	090A0B0C 0D0E0F10 0000000 000000FF			3974	DC	XL16' 0000000000000	OFF 0000000000000000'	<b>v4</b>	
	00000000 00000000			3975	-				

DC

HL1'0'

4027 +

000053D1

	0. 7. 0 zvector- e7-2	25- VSTRS					15 Apr 2025	12: 39: 24 Page	
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
0055D6	E761 0000 0806		0000000	4129+	VL	v22, 0(R1)	use v22 to test decoder		
0055DC	E310 5024 0014		00000024	4130+	LGF	R1, V3ÀDDR	load v3 source		
0055E2	E771 0000 0806		00000000	4131+	VL	v23, 0(R1)	use v23 to test decoder		
0055E8	E310 5028 0014		00000028	4132+	LGF	R1, V4ADDR	load v4 source		
0055EE	E781 0000 0806		00000000	4133+	VL	v24, 0(R1)	use v24 to test decoder		
0055F4	E766 7100 8F8B			4134+		V22, V22, V23, V24, 1		-	
0055FA	B98D 0020			4135+	EPSW	R2, R0	extract psw	e is a source,	
0055FE	5020 500C		000000C	4136+	ST	R2, CCPSW	to save CC		
005602	E760 5040 080E		000055B8	4137+	VST	V22, V1082	save v1 output		
005608	07FB		00000020	4138+	BR	R11	return		
00560C	0.15			4139+RE82	DC	OF	xl 16 expected result		
00560C				4140+	DROP	R5	Al lo expected result		
00560C	00000000 0000000C			4141	DC		000C 0000000000000000'	V1	
005614	0000000 00000000			7171	ЪС	ALIO UUUUUUUUUU		V 1	
00561C	01020301 02010201			4142	DC	VI 16' 010202010201	0201 0102030501020304'	v2	
005624	01020301 02010201			4146	ЪС	ALIO UIU2USUIU2UI	0201 0102030301020304	٧L	
00562C	01020303 01020304 01020304			4143	DC	YI 16' 010903040000	0700 090A0B0C0D0E0F10'	v3	
005634	090A0B0C 0D0E0F10			4143	DC	AL10 010203040000	0700 USUAUBUCUDUEUF10	V3	
00563C	00000000 000000FE			4144	DC	VI 16! 000000000000	OOFE 0000000000000000'	v4	
005644	0000000 0000001E			4144	DC	ALIO UUUUUUUUUUU	DOFE 0000000000000000	V4	
				4145					
				4146 *Word					
				4147		VSTRS, 2, 0, 3		partial match	
005650				4148+	DS	OFD		_	
005650		00005650		4149+	USING		base for test data and		
005650	000056A8			4150+T83	DC	A(X83)	address of test routine		
005654	0053			4151+	DC	Н' 83'	test number		
005656	00			4152+	DC	X' 00'			
005657	02			4153+	DC	HL1' 2'	m5 used		
005658	00			4154+	DC	HL1' 0'	m6 used		
005659	03			4155+	DC	HL1' 3'	CC		
00565A	<b>OE</b>			4156+	DC	HL1' 14'	CC failed mask		
00565C	0000000 00000000			4157+	DS	<b>2F</b>	extracted PSW after te		
005664	FF			4158+	DC	X' FF'	extracted CC, if test	fai l'ed	
005665	E5E2E3D9 E2404040			4159+	DC	CL8' VSTRS'	instruction name		
005670	000056F4			4160+	DC	A(RE83+16)	address of v2 source		
005674	00005704			4161+	DC	A(RE83+32)	address of v3 source		
005678	00005714			4162+	DC	A(RE83+48)	address of v4 source		
00567C	0000010			4163+	DC	A(16)	result length		
005680	000056E4			4164+REA83	DC	A(RE83)	result address		
005688	0000000 00000000			4165+	DS	FD	gap		
005690	0000000 00000000			4166+V1083	DS	XL16	V1 output		
005698	0000000 00000000						•		
	0000000 00000000			4167+	DS	FD	gap		
0056A0	0000000 0000000			4168+*			_		
				4169+X83	DS	<b>OF</b>			
0056A8					LGF	R1, V2ADDR	load v2 source		
0056A8 0056A8	E310 5020 0014		00000020	4170+					
0056A8 0056A8				4170+	VL	v22, 0(R1)	use v22 to test decoder		
0056A8 0056A8 0056AE	E310 5020 0014 E761 0000 0806 E310 5024 0014			4170+ 4171+		v22, 0(R1) R1, V3ADDR			
0056A8 0056A8 0056AE 0056B4	E310 5020 0014 E761 0000 0806		00000000	4170+ 4171+ 4172+	VL		use v22 to test decoder		
0056A8 0056A8 0056AE 0056B4 0056BA	E310 5020 0014 E761 0000 0806 E310 5024 0014		00000000 0000024	4170+ 4171+ 4172+	VL LGF	R1, V3ADDR	use v22 to test decoder load v3 source		
0056A8 0056A8 0056AE 0056B4 0056BA 0056C0	E310 5020 0014 E761 0000 0806 E310 5024 0014 E771 0000 0806 E310 5028 0014		0000000 0000024 0000000 0000028	4170+ 4171+ 4172+ 4173+ 4174+	VL LGF VL	R1, V3ADDR v23, O(R1) R1, V4ADDR	use v22 to test decoder load v3 source use v23 to test decoder load v4 source		
0056A8 0056A8 0056AE 0056B4 0056BA 0056C0	E310 5020 0014 E761 0000 0806 E310 5024 0014 E771 0000 0806 E310 5028 0014 E781 0000 0806		0000000 0000024 0000000 0000028	4170+ 4171+ 4172+ 4173+ 4174+ 4175+	VL LGF VL LGF VL	R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1)	use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder		
0056A8 0056A8 0056AE 0056B4 0056BA 0056C0 0056C6	E310 5020 0014 E761 0000 0806 E310 5024 0014 E771 0000 0806 E310 5028 0014 E781 0000 0806 E766 7200 8F8B		0000000 0000024 0000000 0000028	4170+ 4171+ 4172+ 4173+ 4174+ 4175+ 4176+	VL LGF VL LGF VL VSTRS	R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1) V22, V22, V23, V24, 2	use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder 0 instruction (des		
0056A0 0056A8 0056AE 0056BA 0056C0 0056C6 0056CC 0056D2 0056D6	E310 5020 0014 E761 0000 0806 E310 5024 0014 E771 0000 0806 E310 5028 0014 E781 0000 0806		0000000 0000024 0000000 0000028	4170+ 4171+ 4172+ 4173+ 4174+ 4175+ 4176+ 4177+	VL LGF VL LGF VL VSTRS	R1, V3ADDR v23, O(R1) R1, V4ADDR v24, O(R1)	use v22 to test decoder load v3 source use v23 to test decoder load v4 source use v24 to test decoder		

ASMA Ver.	0. 7. 0 zvector- e7- 2	5- VSTRS					15 Apr 2025	12: 39: 24 Page	90
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
000056E0 000056E4	07FB			4180+ 4181+RE83	BR DC	<b>OF</b>	return xl16 expected result		
000056E4 000056E4 000056EC	00000000 0000000C 00000000 00000000			4182+ 4183	DROP DC	R5 XL16' 000000000000000	000C 00000000000000000	V1	
000056F4 000056FC	01020301 01030400 01020104 01020304			4184	DC	XL16' 0102030101030	0400 0102010401020304'	v2	
00005704 0000570C	01020304 00000000 0000000 01020304			4185	DC	XL16' 0102030400000	0000 0000000001020304'	<b>v</b> 3	
00005714	00000000 000000FC 0000000 00000000			4186	DC	XL16' 0000000000000	OFC 00000000000000000'	<b>v4</b>	
				4189 *Note: s 4190 * - 4191 *Halfwor	substr ] -> Mode rd	length is a NOT a n el dependent result	ngth > 16; many common s multiple of element size :: no match	·!	
00005728				4192 4193+	VRR_D DS	VSTRS, 1, 0, 0 OFD		no match	
00005728 00005728	00005780	00005728		4194+ 4195+T84	USI NG DC	*, <b>R5</b>	base for test data and address of test routine		
0000572C 0000572E	0054 00			4196+ 4197+	DC DC	H' 84' X' 00'	test number		
0000572F	01			4198+	DC	HL1' 1'	m5 used		
00005730	00			4199+	DC	HL1' 0'	m6 used		
00005731 00005732	00 07			4200+ 4201+	DC DC	HL1'0' HL1'7'	CC CC failed mask		
00005732	00000000 00000000			4201+ 4202+	DS	2F	extracted PSW after te	est (has CC)	
0000573C 0000573D	FF E5E2E3D9 E2404040			4203+ 4204+	DC DC	X' FF' CL8' VSTRS'	extracted CC, if test instruction name		
00005748	000057CC			4205+	DC	A(RE84+16)	address of v2 source		
0000574C 00005750	000057DC 000057EC			4206+ 4207+	DC DC	A(RE84+32) A(RE84+48)	address of v3 source address of v4 source		
00005754	0000010			4208+	DC		result length		
00005758	000057BC			4209+REA84	DC	A(RE84)	result address		
00005760	00000000 00000000			4210+	DS	FD	gap		
00005768 00005770	00000000 00000000 00000000 00000000			4211+V1084	DS		V1 output		
00005778	0000000 00000000			4212+	DS	FD	gap		
00005780				4213+* 4214+ <b>X</b> 84	DS	<b>0F</b>			
00005780	E310 5020 0014		0000020	4215+	LGF		load v2 source		
00005786	E761 0000 0806		00000000	4216+	VL	v22, 0(R1)	use v22 to test decoder	•	
0000578C	E310 5024 0014		00000024	4217+	LGF		load v3 source		
00005792 00005798	E771 0000 0806		00000000 0000028	4218+ 4219+	VL LCE		use v23 to test decoder		
00005798 0000579E	E310 5028 0014 E781 0000 0806		00000028	4219+ 4220+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder	•	
0000573L	E766 7100 8F8B		300000	4221+		V24, U(R1) V22, V22, V23, V24, 1,			
000057AA	B98D 0020			4222+	<b>EPSW</b>	R2, R0	extract psw	,	
000057AE	5020 500C		000000C	4223+	ST	R2, CCPSW	to save CC		
000057B2 000057B8	E760 5040 080E 07FB		00005768	4224+ 4225+	VST BR	V22, V1084 R11	save v1 output return		
000057BC	OILD			4226+RE84	DC		xl16 expected result		
000057BC				4227+	DROP	<b>R5</b>	-		
000057BC	00000000 00000010			4228	DC	XL16' 00000000000000	0010 0000000000000000000000	V1	
000057C4 000057CC	00000000 00000000 01020301 02010201			4229	DC	XL16' 0102030102010	0201 0102030501020304'	$\mathbf{v2}$	

ASMA Ver.	0. 7. 0 zvector-e7-2	5- VSTRS					15 Apr 2025	12: 39: 24	Page 91
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
000057D4	01020305 01020304								
000057DC	01020304 00000700			4230	DC	XL16' 010203040000	0700 090A0B0C0D0E0F10'	<b>v</b> 3	
000057E4 000057EC	090A0B0C 0D0E0F10 0000000 000000FF			4231	DC	VI 16! 0000000000000	OOFF 0000000000000000'	***	
000057EC 000057F4	0000000 00000011			4231	DC	YF10 000000000000000	JOFF 0000000000000000	<b>v4</b>	
				4232 4233 *Word					
				4233 Word 4234	VRR_D	VSTRS, 2, 0, 0		no match	
00005800		00005000		4235+	DS	OFD * DE	have for took data and	<b>.</b>	
00005800 00005800	00005858	00005800		4236+ 4237+T85	USI NG DC	*, k5 A(X85)	base for test data and address of test routine		e
00005804	0055			4238+	DC	H' 85'	test number		
00005806 00005807	00 02			4239+ 4240+	DC DC	X' 00' HL1' 2'	m5 used		
00005808	00			4241+	DC	HL1' 0'	m6 used		
00005809 0000580A	00 07			4242+ 4243+	DC DC	HL1' 0' HL1' 7'	CC CC failed mask		
0000580A	00000000 00000000			4245+ 4244+	DS	2F	extracted PSW after te	st (has CC)	
00005814	FF			4245+	DC	X' FF'	extracted CC, if test		
00005815 00005820	E5E2E3D9 E2404040 000058A4			4246+ 4247+	DC DC	CL8' VSTRS' A(RE85+16)	instruction name address of v2 source		
00005824	000058B4			4248+	DC	A(RE85+32)	address of v3 source		
00005828 0000582C	000058C4 00000010			4249+ 4250+	DC DC	A(RE85+48) A(16)	address of v4 source result length		
00005820	00005894			4251+REA85	DC	A(RE85)	result address		
00005838	0000000 00000000			4252+ 4252 - V1005	DS	FD VI 16	gap V1 output		
00005840 00005848	$\begin{array}{cccc} 00000000 & 00000000 \\ 00000000 & 00000000$			4253+V1085	DS	XL16	vi output		
00005850	00000000 00000000			4254+	DS	FD	gap		
00005858				4255+* 4256+X85	DS	<b>0F</b>			
00005858	E310 5020 0014		00000020	4257+	LGF	R1, V2ADDR	load v2 source		
0000585E 00005864	E761 0000 0806 E310 5024 0014		0000000 0000024	4258+ 4259+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source		
0000586A	E771 0000 0806		00000000	4260+	VL	v23, 0(R1)	use v23 to test decoder		
00005870 00005876	E310 5028 0014 E781 0000 0806		00000028 00000000	4261+ 4262+	LGF VL	R1, V4ADDR v24, O(R1)	load v4 source use v24 to test decoder		
0000587C	E766 7200 8F8B		0000000	4263+	<b>VSTRS</b>	V22, V22, V23, V24, 2,			ce)
00005882 00005886	B98D 0020 5020 500C		000000C	4264+ 4265+	EPSW ST	R2, R0	extract psw		
0000588A	E760 5040 080E		00005840	4265+ 4266+	ST VST	R2, CCPSW V22, V1085	to save CC save v1 output		
00005890	07FB			4267+	BR	R11	return		
00005894 00005894				4268+RE85 4269+	DC DROP	OF R5	xl16 expected result		
00005894	00000000 00000010			4270	DC		0010 00000000000000000	V1	
0000589C 000058A4	00000000 00000000 01020301 01030400			4271	DC	XL16' 0102030101030	0400 0102010401020304'	v2	
000058AC	01020104 01020304								
000058B4 000058BC	01020304 00000000 00000000 01020304			4272	DC	XL16' 010203040000	0000 0000000001020304'	v3	
000058C4	0000000 000000FF			4273	DC	XL16' 0000000000000	OOFF 000000000000000000000	$\mathbf{v4}$	
000058CC	0000000 00000000			4274					
				4275					
				4276 *		date zvector of 9	5-VSTRS-performance test	Cases	
				TWII CASE O	· vai i	tuate Zvectoi - e/- 23	o volus-periornance test	Cases	

ASMA Ver.	0. 7. 0 zvector- e7-2	25- VSTRS					15 Apr 2025	12: 39: 24	Page	93
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
000059B7	00			4329+	DC	HL1' 0'	m5 used			
000059B8	02			4330+	DC	HL1' 2'	m6 used			
000059B9	00			4331+	DC	HL1' 0'	CC			
000059BA	07			4332+	DC	<b>LL1'7'</b>	CC failed mask	. (1		
000059BC	00000000 00000000			4333+	DS	2F	extracted PSW after tes		)	
000059C4	FF			4334+	DC	X' FF'	extracted CC, if test f	ailed		
000059C5	E5E2E3D9 E2404040			4335+	DC	CL8' VSTRS'	instruction name			
000059D0 000059D4	00005A54			4336+ 4337+	DC	A(RE87+16)	address of v2 source			
000059D4	00005A64 00005A74			4337+ 4338+	DC DC	A(RE87+32) A(RE87+48)	address of v3 source address of v4 source			
000059DC	00000010			4339+	DC DC	A(16)	result length			
000059E0	00005A44			4340+REA87	DC	A(RE87)	result address			
000059E8	00000000 00000000			4341+	DS	FD				
000059F0	0000000 00000000			4342+V1087	DS	XL16	gap V1 output			
000059F8	0000000 00000000			1012111001	DO	ALIO	vi oucput			
00005A00	0000000 0000000			4343+	DS	FD	gap			
000001100				4344+*	_~		8-r			
00005A08				4345+X87	DS	<b>OF</b>				
00005A08	E310 5020 0014		00000020	4346+	LGF	R1, V2ADDR	load v2 source			
00005A0E	E761 0000 0806		00000000	4347+	VL	v22, 0(R1)	use v22 to test decoder			
00005A14	E310 5024 0014		00000024	4348+	LGF	R1, V3ADDR	load v3 source			
00005A1A	E771 0000 0806		00000000	4349+	VL	v23, 0(R1)	use v23 to test decoder			
00005A20	E310 5028 0014		00000028	4350+	LGF	R1, V4ADDR	load v4 source			
00005A26	E781 0000 0806		00000000	4351+	VL	v24, 0(R1)	use v24 to test decoder			
00005A2C	E766 7020 8F8B			4352+	VSTRS	V22, V22, V23, V24, 0,		is a sour	cce)	
00005A32	B98D 0020		0000000	4353+	<b>EPSW</b>	R2, R0	extract psw			
00005A36	5020 500C		000000C	4354+	ST	R2, CCPSW	to save CC			
00005A3A	E760 5040 080E		000059F0	4355+	VST	V22, V1087	save v1 output			
00005A40	07FB			4356+ 4357+RE87	BR DC	R11 OF	return			
00005A44 00005A44				4357+RE67 4358+	DROP	R5	xl16 expected result			
00005A44	00000000 00000010			4359	DC		0010 00000000000000000	V1		
00005A4C	0000000 0000000			1000	ЪС	ALIO UUUUUUUUUUU	0010 0000000000000000000000000000000000	V I		
00005A54	20736861 7265643A			4360	DC	XL16' 2073686172650	643A 3231206D61737465'	$\mathbf{v2}$		
00005A5C	3231206D 61737465			1000	20	1210 20.00001.200	710.1 0.701.700201.0.100	·~		
00005A64	202D2000 6D6F756E			4361	DC	XL16' 202D20006D6F'	756E 74696E666F207061'	$\mathbf{v3}$		
00005A6C	74696E66 6F207061									
00005A74	0000000 00000003			4362	DC	XL16' 0000000000000	0003 0000000000000000000000	v4		
00005A7C	0000000 00000000									
				4363		_				
				4364 *Not Four	nd CC=	1				
				4365	MDP P	LICTURE O C 4				
00005400				4366		VSTRS, 0, 2, 1		not found		
00005A88		00005400		4367+	DS	0FD * D5	has for test data and t	ogt	20	
00005A88 00005A88	00005AE0	00005A88		4368+ 4369+T88	USI NG DC	^, K5 A(X88)	base for test data and t address of test routine	est routli	16	
00005A88	0058			4309+188 4370+	DC DC	H' 88'	test number			
00005A8E	00			4371+	DC	X' 00'	CCSC Humber			
00005A8E	00			4372+	DC	HL1'0'	m5 used			
00005A90	02			4373+	DC	HL1' 2'	m6 used			
00005A91	01			4374+	DC	HL1' 1'	CC			
00005A92	OB			4375+	DC	HL1' 11'	CC failed mask			
00005A94	0000000 00000000			4376+	DS	<b>2F</b>	extracted PSW after tes	t (has CC)	)	
00005A9C	FF			4377+	DC	X' FF'	extracted CC, if test f			
00005A9D	E5E2E3D9 E2404040			4378+	DC	CL8' VSTRS'	instruction name			
00005AA8	00005B2C			4379+	DC	A(RE88+16)	address of v2 source			

ASMA Ver.	0. 7. 0 zvector- e7-	25- VSTRS					15 Apr 2025	12: 39: 24	Page	95
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
00005BB8	E310 5020 0014		00000020	4430+	LGF	R1, V2ADDR	load v2 source			
00005BBE	E761 0000 0806		00000000	4431+	VL	v22, O(R1)	use v22 to test decoder			
00005BC4	E310 5024 0014		00000024	4432+	ĹĠF	R1, V3ADDR	load v3 source			
00005BCA	E771 0000 0806		00000000	4433+	VL	v23, 0(R1)	use v23 to test decoder			
00005BD0	E310 5028 0014		00000028	4434+	LGF	R1, V4ADDR	load v4 source			
00005BD6	E781 0000 0806		00000000	4435+	VL	v24, 0(R1)	use v24 to test decoder			
00005BDC	E766 7020 8F8B			4436+	<b>VSTRS</b>	V22, V22, V23, V24, 0,	2 instruction (dest	is a sour	rce)	
00005BE2	B98D 0020			4437+	<b>EPSW</b>	R2, R0	extract psw			
00005BE6	5020 500C		000000C	4438+	ST	R2, CCPSW	to save CC			
00005BEA	E760 5040 080E		00005BA0	4439+	<b>VST</b>	V22, V1089	save v1 output			
00005BF0	O7FB			4440+	BR	R11	return			
00005BF4				4441+RE89	DC	<b>OF</b>	xl16 expected result			
00005BF4				4442+	DROP	R5				
00005BF4	00000000 00000010			4443	DC	XL16' 000000000000000	0010 00000000000000000'	V1		
00005BFC	00000000 00000000 CDOEC479 CO7CCE79			4444	D.C.	VI 101 0D0E0 4700070	2570 79000000000000000	0		
00005C04	6D2F6472 69766572			4444	DC	AL16 6DZF647269766	3572 73000000000000000'	v2		
00005C0C	73000000 00000000 9FC479C0 7CC57979			4445	D.C	VI 101 0E0470007005	1070 OE000E70707090E001	0		
00005C14 00005C1C	2F647269 76657273			4445	DC	ALIO 2F04/209/005/	7273 2F002F7379732F66'	v3		
00005C1C	2F002F73 79732F66 00000000 00000009			4446	DC	VI 16! 0000000000000	0009 00000000000000000	<b>v4</b>		
00005C2C	0000000 00000000			4440	DС	XL10 00000000000000000000000000000000000	000000000000000000000000000000000000000	V4		
00003020	0000000 00000000			4447 *Full Ma	tch CC-	-9				
				4448	iccii cc-	-&				
				4449	VRR D	VSTRS, 0, 2, 2		full match	h	
00005C38				4450+	DS DS	OFD		Turr macer	<b>.</b> ■	
00005C38		00005C38		4451+	USING		base for test data and t	test routi	ne	
00005C38	00005C90			4452+T90	DC	A(X90)	address of test routine			
00005C3C	005A			4453+	DC	H' 90'	test number			
00005C3E	00			4454+	DC	X' 00'				
00005C3F	00			4455+	DC	HL1' 0'	m5 used			
00005C40	02			4456+	DC	HL1' 2'	m6 used			
00005C41	02			4457+	DC	HL1' 2'	CC			
00005C42	OD			4458+	DC	HL1' 13'	CC failed mask			
00005C44				4459+	DS	2F	extracted PSW after tes		)	
00005C4C	FF			4460+	DC	X' FF'	extracted CC, if test	fai l ed		
00005C4D	E5E2E3D9 E2404040			4461+	DC	CL8' VSTRS'	instruction name			
00005C58	00005CDC			4462+	DC	A(RE90+16)	address of v2 source			
00005C5C	00005CEC			4463+	DC	A(RE90+32)	address of v3 source			
00005C60 00005C64	00005CFC			4464+ 4465+	DC DC	A(RE90+48) A(16)	address of v4 source			
00005C64	00000010 00005CCC			4465+ 4466+REA90	DC DC	A(16) A(RE90)	result length result address			
00005C80	0000000 00000000			4460+KEA90 4467+	DS	FD				
00005C78	0000000 0000000			4467+ 4468+V1090	DS DS	XL16	gap V1 output			
00005C80	0000000 0000000			1100   11000	DO	ALI 0	11 Oucput			
00005C88	0000000 0000000			4469+	DS	FD	gap			
				4470+*		<del></del>	O1			
00005C90				4471+X90	DS	<b>OF</b>				
00005C90	E310 5020 0014		00000020	4472+	LGF	R1, V2ADDR	load v2 source			
00005C96	E761 0000 0806		00000000	4473+	VL	v22, 0(R1)	use v22 to test decoder			
00005C9C	E310 5024 0014		00000024		LGF	R1, V3ÀDDR	load v3 source			
00005CA2	E771 0000 0806		00000000	4475+	VL	v23, 0(R1)	use v23 to test decoder			
00005CA8	E310 5028 0014		00000028	4476+	LGF	R1, V4ADDR	load v4 source			
00005CAE	E781 0000 0806		00000000	4477+	VL	v24, 0(R1)	use v24 to test decoder			
00005CB4	E766 7020 8F8B			4478+		V22, V22, V23, V24, 0,		is a sou	rce)	
00005CBA	B98D 0020		0000000	4479+		R2, R0	extract psw			
00005CBE	5020 500C		000000C	4480+	ST	R2, CCPSW	to save CC			

		ector-e7-2						15 Apr 2025	5 12: 39: 24	Page	
LOC	OBJECT	CODE	ADDR1	ADDR2	STMT						
005CC2 005CC8	E760 5040 07FB	080E		00005C78	4481+ 4482+	VST BR		save v1 output return			
005CCC 005CCC					4483+RE90 4484+	DC DROP	0F R5	xl16 expected result			
005CCC 005CD4	00000000 0				4485	DC	XL16' 0000000000000	0003 000000000000000000	V1		
005CDC 005CE4	723A3320 2 76707473 2	2D206465			4486	DC	XL16' 723A33202D206	3465 7670747320646576'	v2		
005CEC 005CF4	202D2000 (74696E66 (				4487	DC	XL16' 202D20006D6F7	756E 74696E666F207061'	v3		
05CFC 05D04	00000000 0	0000003			4488	DC	XL16' 00000000000000	0003 00000000000000000000000	v4		
.00201					4489 4490	VRR D	VSTRS, 0, 2, 2		full mate	h	
005D10					4491+	DS	OFD				
005D10 005D10	00005D68		00005D10		4492+ 4493+T91	USI NG DC		base for test data and address of test routing		ne	
005D14 005D16	005B 00				4494+ 4495+	DC DC	H' 91' X' 00'	test number			
005D10 005D17	00				4496+	DC	HL1' 0'	m5 used			
005D18 005D19	02 02				4497+ 4498+	DC DC	HL1' 2' HL1' 2'	m6 used CC			
05D1A	OD				4499+	DC	HL1' 13'	CC failed mask			
05D1C 05D24	00000000 ( FF	0000000			4500+ 4501+	DS DC	2F X' FF'	extracted PSW after to extracted CC, if test		<b>(</b> )	
05D25	E5E2E3D9 1	E2404040			4502+	DC	CL8' VSTRS'	instruction name	Tarreu		
05D30 05D34	00005DB4 00005DC4				4503+ 4504+	DC DC		address of v2 source address of v3 source			
05D38	00005DD4				<b>4505</b> +	DC	A(RE91+48)	address of v4 source			
05D3C 05D40	00000010 00005DA4				4506+ 4507+REA91	DC DC		result length result address			
05D48	00000000				<b>4508</b> +	DS	FD	gap			
05D50 05D58	00000000 0				4509+V1091	DS	XL16	V1 output			
05D60	00000000	0000000			4510+ 4511+*	DS	FD	gap			
05D68	E010 7000	0014		0000000	4512+X91	DS	OF	110			
005D68 005D6E	E310 5020 E761 0000			00000020 00000000	4513+ 4514+	LGF VL	•	load v2 source use v22 to test decoder	r		
05D74	E310 5024	0014		00000024	<b>4515</b> +	LGF	R1, V3ADDR	load v3 source			
05D7A 05D80	E771 0000 E310 5028			00000000 00000028	4516+ 4517+	VL LGF		use v23 to test decoder load v4 source	r		
05D86 05D8C	E781 0000 E766 7020			00000000	4518+ 4519+	VL VSTDS	v24, 0(R1) V22, V22, V23, V24, 0,	use v24 to test decoder 2 instruction (des		rco)	
005D92	B98D 0020	OI.OD			<b>4520</b> +	<b>EPSW</b>	R2, R0	extract psw	st is a sou	ii ce)	
)05D96 )05D9A	5020 500C E760 5040	080F		0000000C 00005D50	4521+ 4522+	ST VST	R2, CCPSW V22, V1091	to save CC save v1 output			
05DA0	07FB	OOOL		ОООООДОО	4523+	BR	R11	return			
05DA4 05DA4					4524+RE91 4525+	DC DROP	OF R5	xl16 expected result			
005DA4 005DAC	00000000 0				4526	DC		000A 00000000000000000	V1		
05DB4	360A696E (	6F3A0935			4527	DC	XL16' 360A696E6F3A0	935 390A5069643A0939'	v2		
005DBC 005DC4 005DCC	390A5069 ( 5069643A ( 64666420 3	00007069			4528	DC	XL16' 5069643A00007	7069 646664203E3D2030'	<b>v</b> 3		

ASMA Ver.	0. 7. 0 zvector- e7- 2	5-VSTRS					15 Apr 2025	12: 39: 24 Pa	age 97
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
00005DD4 00005DDC	00000000 00000004 00000000 00000000			4529	DC	XL16' 0000000000000	0004 00000000000000000	v4	
				4530 4531 *Partial 4532	Match	CC=3			
				4533	VRR_D	VSTRS, 0, 2, 3		partial mate	ch
00005DE8		00005DE8		4534+	DS	OFD	hans Constant late and		
00005DE8 00005DE8	00005E40	оппоэлея		4535+ 4536+T92	USI NG DC	A(X92)	base for test data and address of test routine		
00005DEC	005C			4537+	DC	H' 92'	test number		
00005DEE	00			<b>4538</b> +	DC	X' 00'	_		
00005DEF	00			4539+	DC	HL1' 0'	m5 used		
00005DF0 00005DF1	02 03			4540+ 4541+	DC DC	HL1'2' HL1'3'	m6 used CC		
00005DF1	05 0E			4542+	DC	HL1' 14'	CC failed mask		
00005DF4	00000000 00000000			4543+	DS	2F	extracted PSW after te	st (has CC)	
00005DFC	FF			<b>4544</b> +	DC	X' FF'	extracted CC, if test	failed	
00005DFD	E5E2E3D9 E2404040			4545+	DC	CL8' VSTRS'	instruction name		
00005E08 00005E0C	00005E8C 00005E9C			4546+ 4547+	DC DC	A(RE92+16) A(RE92+32)	address of v2 source address of v3 source		
00005E0C	00005EAC			4548+	DC	A(RE92+48)	address of v4 source		
00005E14	00000010			4549+	DC	A(16)	result length		
00005E18	00005E7C			4550+REA92	DC	A(RE92)	result address		
00005E20	00000000 00000000			4551+	DS	FD	gap V1 output		
00005E28	00000000 00000000			4552+V1092	DS	XL16	V1 output		
00005E30 00005E38	00000000 00000000 0000000 00000000			4553+	DS	FD	gap		
OOOOOLOO				4554+*	DO	12	8"P		
00005E40				4555+X92	DS	<b>OF</b>			
00005E40	E310 5020 0014		00000020	4556+	LGF	R1, V2ADDR	load v2 source		
00005E46 00005E4C	E761 0000 0806 E310 5024 0014			4557+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source	•	
	E771 0000 0806		00000024 00000000		VL	v23, 0(R1)	use v23 to test decoder	•	
	E310 5028 0014		00000008		LGF	R1, V4ADDR	load v4 source		
00005E5E	E781 0000 0806			4561+	VL	v24, 0(R1)	use v24 to test decoder		
00005E64	E766 7020 8F8B			4562+		V22, V22, V23, V24, 0,		t is a source	e)
00005E6A 00005E6E	B98D 0020		0000000	4563+ 4564+	EPSW ST	R2, R0	extract psw to save CC		
00005E6E	5020 500C E760 5040 080E		0000000C 00005E28	<b>4564</b> + <b>4565</b> +	VST	R2, CCPSW V22, V1092	save v1 output		
00005E78	07FB		COOCLAG	4566+	BR	R11	return		
00005E7C				4567+RE92	DC	<b>0F</b>	xl16 expected result		
00005E7C	0000000 000000			4568+		R5	DOOF OOOOOOOOOOO	¥7.4	
00005E7C 00005E84	00000000 0000000F 0000000 00000000			4569	DC	XL16, 000000000000000	000F 0000000000000000'	V1	
00005E8C	6E6F6465 76097365			4570	DC	XL16' 6F6F646576093	7365 6375726974796673'	v2	
00005E94	63757269 74796673			20.0	20			• ~	
00005E9C	73656C69 6E757866			4571	DC	XL16' 73656C696E757	7866 73002F7379732F66'	$\mathbf{v3}$	
00005EA4	73002F73 79732F66			4570	D.C	VI 101 000000000000000000000000000000000	0000 00000000000000000	4	
00005EAC 00005EB4	00000000 00000009 0000000 00000000			4572	DC	YT10, 00000000000000	0009 00000000000000000'	v4	
				4573				_	_
00007530				4574		VSTRS, 0, 2, 3		partial mate	ch
00005EC0 00005EC0		00005500		4575+ 4576+	DS	<b>OFD</b> * <b>D5</b>	hase for test data and	tost moutine	
00005EC0	00005F18	00005EC0		4576+ 4577+T93	USI NG DC	A(X93)	base for test data and address of test routine		
00005EC4	005D			4578+	DC	H' 93'	test number		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
005EC6	00			4579+	DC	X' 00'		
005EC7	00			<b>4580</b> +	DC	HL1' 0'	m5 used	
005EC8	02			4581+	DC	HL1' 2'	m6 used	
005EC9	03			4582+	DC	HL1' 3'	CC	
O5ECA	<b>OE</b>			<b>4583</b> +	DC	HL1' 14'	CC failed mask	
005ECC	0000000 0000000			4584+	DS	2F	extracted PSW after test (has CC)	
05ED4	FF			4585+	DC	X' FF'	extracted CC, if test failed	
05ED5	E5E2E3D9 E2404040			4586+	DC	CL8' VSTRS'	instruction name	
05EE0	00005F64			4587+	DC	A(RE93+16)	address of v2 source	
05EE4	00005F74			4588+	DC	A(RE93+32)	address of v3 source	
05EE8	00005F84			4589+	DC	A(RE93+48)	address of v4 source	
05EEC	0000010			4590+	DC	A(16)	result length	
05EF0	00005F54			4591+REA93	DC	A(RE93)	result address	
05EF8	00000000 00000000			4592+	DS	FD		
05F00	0000000 0000000			4593+V1093	DS	XL16	gap V1 output	
				4393+11093	DЗ	ALIO	vi output	
005F08	00000000 00000000			4504.	DC	ED		
005F10	00000000 00000000			4594+	DS	FD	gap	
007F40				4595+*	D.C.	<b>0</b> E		
005F18	T040 7000 0044			4596+X93	DS	OF		
005F18	E310 5020 0014		00000020	4597+	LGF	R1, V2ADDR	load v2 source	
005F1E	E761 0000 0806		00000000	4598+	VL_	v22, 0(R1)	use v22 to test decoder	
005F24	E310 5024 0014		00000024	<b>4599</b> +	LGF	R1, V3ADDR	load v3 source	
005F2A	E771 0000 0806		00000000	4600+	VL	v23, 0(R1)	use v23 to test decoder	
005F30	E310 5028 0014		00000028	4601+	LGF	R1, V4ADDR	load v4 source	
005F36	E781 0000 0806		00000000	4602+	VL	v24, 0(R1)	use v24 to test decoder	
005F3C	E766 7020 8F8B			4603+	<b>VSTRS</b>	V22, V22, V23, V24, 0,	2 instruction (dest is a source)	
005F42	B98D 0020			4604+	<b>EPSW</b>	R2, R0	extract psw	
005F46	5020 500C		000000C	4605+	ST	R2, CCPSW	to save CC	
005F4A	E760 5040 080E		00005F00	4606+	VST	V22, V1093	save v1 output	
005F50	07FB			4607+	BR	R11	return	
)05F54				4608+RE93	DC	<b>OF</b>	xl16 expected result	
005F54				4609+	DROP	R5	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
005F54	0000000 00000009			4610	DC		0009 0000000000000000' V1	
005F5C	00000000 00000000							
005F64	2F627573 2F677069			4611	DC	XL16' 2F6275732F677	7069 6F2F647269766572' v2	
005F6C	6F2F6472 69766572			1011	20	ALIO ZIOZIOIOZIOI	7000 0121011200100012 72	
005F74	2F647269 76657273			4612	DC	XI 16' 2F64726976653	7273 2F002F7379732F66' v3	
005F7C	2F002F73 79732F66			T012	ьс	ALIO 2104720370037	1213 2100211313132100 V3	
005F84	0000000 00000009			4613	DC	YI 16' 0000000000000	0009 000000000000000000000 v4	
05F8C	0000000 0000000			4013	ьс	ALIO 000000000000000000000000000000000000	0009 0000000000000000 V4	
OJFOC	0000000 00000000			4614				
				4615	VDD D	VSTRS, 0, 2, 3	nontial match	
05F98				4616+	DS	0FD	partial match	1
05F98		00005F98		4617+	USING		base for test data and test routine	
	00005EE0	00003196						
05F98	00005FF0			4618+T94	DC DC	A(X94)	address of test routine	
05F9C	005E			4619+	DC DC	H' 94'	test number	
05F9E	00			4620+	DC	X' 00'		
05F9F	00			4621+	DC	HL1' 0'	m5 used	
005FA0	02			4622+	DC	HL1' 2'	m6 used	
005FA1	03			4623+	DC	HL1'3'	CC	
005FA2	0E			4624+	DC	HL1' 14'	CC failed mask	
005FA4	0000000 0000000			4625+	DS	2F	extracted PSW after test (has CC)	
005FAC	FF			4626+	DC	X' FF'	extracted CC, if test failed	
005FAD	E5E2E3D9 E2404040			4627+	DC	CL8' VSTRS'	instruction name	
005FB8	0000603C			4628+	DC	A(RE94+16)	address of v2 source	
OOI DO				4629+	DC	A(RE94+32)	address of v3 source	

ASNA VEIT.	0. 7. 0 <b>zvector</b> - e7- 23	0- VS1RS					15 Apr 2025	12: 39: 24 Page	99
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00005FC0 00005FC4 00005FC8 00005FD0 00005FD8	0000605C 00000010 0000602C 00000000 00000000 00000000 00000000			4630+ 4631+ 4632+REA94 4633+ 4634+V1094	DC DC DC DS DS	A(RE94+48) A(16) A(RE94) FD XL16	address of v4 source result length result address gap V1 output		
00005FE0 00005FE8	00000000 00000000 00000000 00000000			4635+ 4636+*	DS	FD	gap		
00005FF0 00005FF0 00005FF6 00005FFC 00006002 00006008	E310 5020 0014 E761 0000 0806 E310 5024 0014 E771 0000 0806 E310 5028 0014		0000020 0000000 0000024 0000000 0000028	4637+X94 4638+ 4639+ 4640+ 4641+ 4642+	DS LGF VL LGF VL LGF	OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1) R1, V4ADDR	load v2 source use v22 to test decoder load v3 source use v23 to test decoder load v4 source		
0000600E 00006014 0000601A 0000601E	E781 0000 0806 E766 7020 8F8B B98D 0020 5020 500C		00000000 0000000C	4643+ 4644+ 4645+ 4646+	VL VSTRS EPSW ST	v24, 0(R1) V22, V22, V23, V24, 0 R2, R0 R2, CCPSW	use v24 to test decoder, 2 instruction (dest extract psw to save CC	is a source)	
00006022 00006028 0000602C 0000602C	E760 5040 080E 07FB		00005FD8	4647+ 4648+ 4649+RE94 4650+	VST BR DC DROP	V22, V1094 R11 OF R5	save v1 output return xl16 expected result	<b>X</b> /1	
0000602C 00006034 0000603C 00006044	00000000 0000000F 00000000 00000000 AAAAAAAA AAAAAAAA AAAAAAA AAAAAAA AABBBBAA AABBAAAA			4651 4652 4653	DC DC DC	XL16' AAAAAAAAAAA	AAAA AAAAAAAAAAAAAA'	V1 v2 v3	
00006054 0000605C	BBAAAABB AAAABBAA 00000000 00000002			4654 4655	DC DC	-		v4	
0000606C 00006070	00000000 00000000			4656 4657 4658 4659	DC DC	F' 0' END OF T	ABLE		

ASMA Ver.	0. 7. 0 zvector- e7-	25-VSTRS							15 Apr	2025 12: 39: 24	Page	100
LOC	OBJECT CODE	ADDR1	ADDR2	STMI								
Loc	OBOLCT CODE	IDDKI	IDDIC									
				4661 *			. 1 1 1					
				4662 * table 4663 *	of poi	nters to	1 nd1 v1 dual	load test				
00006074				4664 E7TESTS	DS	<b>OF</b>						
000001				4665	PTTAE	BLĔ						
00006074				<b>4666+TTABLE</b>	DS	<b>OF</b>						
00006074	00001120			4667+	DC	A(T1)						
00006078 0000607C	000011F8 000012D0			4668+ 4669+	DC DC	A(T2) A(T3)						
00006070	000012B0 000013A8			4670+	DC	A(T4)						
00006084	00001480			4671+	DC	A(T5)						
00006088	00001558			4672+	DC	A(T6)						
0000608C	00001630			4673+	DC	A(T7)						
00006090 00006094	00001708 000017E0			4674+ 4675+	DC DC	A(T8) A(T9)						
00006094	000017E0			4676+	DC	A(T10)						
0000609C	00001990			4677+	DC	A(T11)						
000060A0	00001A68			4678+	DC	A(T12)						
000060A4 000060A8	00001B40 00001C18			4679+ 4680+	DC DC	A(T13)						
000060AC	00001C18 00001CF0			4681+	DC	A(T14) A(T15)						
000060B0	00001DC8			4682+	DC	A(T16)						
000060B4	00001EA0			4683+	DC	A(T17)						
000060B8	00001F78			4684+	DC	A(T18)						
000060BC 000060C0	00002050 00002128			4685+ 4686+	DC DC	A(T19) A(T20)						
000060C0	00002128			4687+	DC	A(T21)						
000060C8	000022D8			4688+	DC	A(T22)						
000060CC	000023B0			4689+	DC	A(T23)						
000060D0	00002488			4690+	DC	A(T24)						
000060D4 000060D8	00002560 00002638			4691+ 4692+	DC DC	A(T25) A(T26)						
000060DC	00002710			4693+	DC	A(T27)						
000060E0	000027E8			4694+	DC	A(T28)						
000060E4	000028C0			4695+	DC	A(T29)						
000060E8 000060EC	00002998 00002A70			4696+ 4697+	DC DC	A(T30) A(T31)						
000060EC	00002A70 00002B48			4698+	DC	A(T32)						
000060F4	00002C20			4699+	DC	A(T33)						
000060F8	00002CF8			<b>4700</b> +	DC	A(T34)						
000060FC	00002DD0			4701+	DC	A(T35)						
00006100 00006104	00002EA8 00002F80			4702+ 4703+	DC DC	A(T36) A(T37)						
00006104	00002180			4703+ 4704+	DC	A(T38)						
0000610C	00003130			4705+	DC	A(T39)						
00006110	00003208			4706+	DC	A(T40)						
00006114	000032E0			4707+	DC	A(T41)						
00006118 0000611C	000033B8 00003490			4708+ 4709+	DC DC	A(T42) A(T43)						
00006110	00003490			4710+	DC	A(T44)						
00006124	00003640			4711+	DC	A(T45)						
00006128	00003718			4712+	DC	A(T46)						
0000612C 00006130	000037F0 000038C8			4713+ 4714+	DC DC	A(T47) A(T48)						
00006130	000039A0			4714+ 4715+	DC DC	A(148) A(T49)						
00006134	00003A78			4716+	DC	A(T50)						

00006140 00006144 00006148 0000614C 00006150	<b>OBJECT CODE 00003B50</b>	ADDR1	ADDR2	STMT			
00006140 00006144 00006148 0000614C 00006150				ЭТИЦ			
00006144 00006148 0000614C 00006150				4717+	DC	A(T51)	
00006148 0000614C 00006150	00003C28			4718+	DC	A(T52)	
0000614C 00006150	00003D00			4719+	DC	A(T53)	
0006150	00003DD8			4720+	DC	A(T54)	
	00003EB0			4721+	DC	A(T55)	
0006154	00003F88			4722+	DC	A(T56)	
	00004100			4723+	DC	A(T57)	
	00004138			4724+	DC	A(T58)	
	00004210 000042E8			4725+ 4726+	DC DC	A(T59) A(T60)	
	000042E8			4720+ 4727+	DC DC	A(160) A(T61)	
	00004300			4728+	DC	A(T62)	
	00004570			4729+	DC	A(T63)	
	00004648			4730+	DC	A(T64)	
	00004720			4731+	DC	A(T65)	
	000047F8			4732+	DC	A(T66)	
	000048D0			4733+	DC	A(T67)	
	000049A8			4734+	DC	A(T68)	
	00004A80			4735+	DC	A(T69)	
	00004B58			<b>4736</b> +	DC	A(T70)	
	00004C30			4737+	DC	A(T71)	
006190	00004D08			<b>4738</b> +	DC	A(T72)	
006194	00004DE0			<b>4739</b> +	DC	A(T73)	
	00004EB8			<b>4740</b> +	DC	A(T74)	
	00004F90			4741+	DC	A(T75)	
	00005068			4742+	DC	A(T76)	
	00005140			4743+	DC	A(T77)	
	00005218			4744+	DC	A(T78)	
	000052F0			4745+	DC	A(T79)	
	000053C8			4746+	DC	A(T80)	
	000054A0			4747+	DC	A(T81)	
	00005578			4748+	DC	A(T82)	
	00005650			4749+	DC DC	A(T83) A(T84)	
	00005728 00005800			4750+ 4751+	DC DC	A(184) A(T85)	
	000058D8			4751+ 4752+	DC	A(T86)	
	000059B0			4752+ 4753+	DC	A(180) A(T87)	
	00005A88			4754+	DC	A(T88)	
	00005B60			4755+	DC	A(T89)	
	00005C38			4756+	DC	A(T90)	
	00005D10			4757+	DC	A(T91)	
	00005DE8			4758+	DC	A(T92)	
	00005EC0			4759+	DC	A(T93)	
0061E8	00005F98			<b>4760</b> +	DC	A(T94)	
				4761+*			
	0000000			4762+	DC	<b>A(0)</b>	END OF TABLE
0061F0	0000000			4763+	DC	A(0)	
				4764			
	0000000			4765	DC	F' 0'	END OF TABLE
00061F8 (	0000000			4766	DC	F' 0'	

ASMA Ver.	0. 7. 0 zvector- e7-	- 25 - VSTRS				15 Apr 2025 12: 39: 24 Pag	ge 102
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				4768 ****** 4769 * 4770 *****	Register equates	**************************************	
		0000000 0000001 0000002 00000003 00000005 00000006 00000007 00000008 00000009 0000000B 0000000C 0000000D 0000000E	0000001	4772 R0 4773 R1 4774 R2 4775 R3 4776 R4 4777 R5 4778 R6 4779 R7 4780 R8 4781 R9 4782 R10 4783 R11 4784 R12 4785 R13 4786 R14	EQU 0 EQU 1 EQU 2 EQU 3 EQU 4 EQU 5 EQU 6 EQU 7 EQU 8 EQU 9 EQU 10 EQU 11 EQU 12 EQU 13 EQU 13 EQU 14 EQU 15		
		0000001	0000001	4789 *****		************	· *
				4790 *	<b>Register equates</b> ************	*****************	**
		0000000 00000001 00000002 00000003 00000004	00000001 00000001 00000001 00000001	4793 V0 4794 V1 4795 V2 4796 V3 4797 V4	EQU 0 EQU 1 EQU 2 EQU 3 EQU 4		
		0000005 0000006 0000007 0000008 0000009	00000001 00000001 00000001 00000001	4798 V5 4799 V6 4800 V7 4801 V8 4802 V9	EQU 5 EQU 6 EQU 7 EQU 8 EQU 9		
		0000000A 0000000B 0000000C 0000000D 0000000E	00000001 00000001 00000001 00000001	4803 V10 4804 V11 4805 V12 4806 V13 4807 V14	EQU 10 EQU 11 EQU 12 EQU 13 EQU 14		
		0000000F 00000010 00000011 00000012 00000013	00000001 00000001 00000001 00000001	4808 V15 4809 V16 4810 V17 4811 V18 4812 V19	EQU 15 EQU 16 EQU 17 EQU 18 EQU 19		
		$\begin{array}{c} 00000014 \\ 00000015 \end{array}$	00000001 00000001	4813 V20 4814 V21	EQU 20 EQU 21		

vii vei.	0. 7. 0 zvector- e7	- 23- V31K3						13 Apr 2	025 12: 39: 24	1 age	103
LOC	OBJECT CODE	ADDR1	ADDR2	STM							
		00000016	0000001	4815 V22	EQU	22					
		0000017	00000001	4816 V23	EQU EQU	23 24					
		$00000018 \\ 00000019$	00000001	4817 V24 4818 V25	EQU FOII	24 25					
		000001A	0000001	4819 V26	EQU	25 26					
		0000001B 0000001C	00000001 00000001	4820 V27 4821 V28	EĞÜ EĞÜ EĞÜ EĞÜ EĞÜ	27 28 29 30					
		0000001D	00000001	4822 V29	EQU	29					
		0000001E 0000001F	$00000001 \\ 00000001$	4823 V30	EQU EQU	30 31					
		000001F	0000001	4825	EQU	31					
				4826	END						

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
EGI N	I	00000200	2	151	117	147	148	149									
${\tt C}$	U	00000009	1	502	256												
CFOUND	X	0000014	1	<b>508</b>	<b>243</b>	263											
CMASK	U	000000A	1	<b>503</b>	219												
CMSG	U	0000031C	1	236	231												
CPRTEXP	C	00001096	1	467	260												
CPRTGOT	C	000010A6	1	470	267												
CPRTLI NE	C	00001053	16	462	472	270											
CPRTLNG	U	00000055	1	472	269												
CPRTNAME	C	00001080	8	465	253												
CPRTNUM	Č	00001063	3	463	251												
CPSW	F	000000C	4	507	240	678	720	762	805	847	889	932	974	1016	1063	1105	1147
01 <b>2 11</b>	-		-		1190	1232	1274	1317	1359	1401	1444	1486	1528	1575	1617	1659	1702
					1744	1786	1829	1871	1913	1956	1998	2040	2083	2125	2167	2214	2256
					2298	2341	2383	2425	2468	2510	2552	2595	2637	2679	2722	2764	2806
					2853	2895	2937	2980	3022	3064	3107	3149	3191	3234	3276	3318	3365
					2653 3407	3449	3492	3534	3576	3623	3665	3712	3754	3796	3839	3881	3923
					3966	4008	4050	4094	4136	4178	4223	4265	4313	4354	4397	4438	4480
					4521	4564	4605	4646	4130	41/0	4223	4203	4313	4334	4397	4430	4400
TLRO	TC	00000544	4	400													
	F	00000544	4	406	161	162	163	164	004	900	905	007	904	200	201	202	
ECNUM	C	000010D4	16	482	248	<b>250</b>	257	259	<b>264</b>	266	285	287	294	296	301	303	
7TEST	4	00000000	88	496	210												
7TESTS	F	00006074	4	4664	203	070	005	200	005	000							
DIT	X	000010A8	18	477	249	258	265	286	295	302							
NDTEST	Ū	00000418	1	323	208												
0J	Ī	00000528	4	396	196	326											
<b>OJPSW</b>	D	00000518	8	394	396												
AI LCONT	U	00000408	1	313													
AI LED	${f F}$	00001000	4	435	274	315	324										
AILMSG	U	000003A0	1	283	226												
AILPSW	D	00000530	8	398	400												
'AI LTEST	I	00000540	4	400	327												
B0001	F	00000280	8	180	184	185	187										
MAGE	1	0000000	25084	0													
	U	00000400	1	419	420	421	422										
64	Ū	00010000	<u>-</u>	421													
<b>15</b>	Ŭ	00000007	1	500	293												
<b>6</b>	Ĭ	00000007	1	501	300												
В	Ŭ	00100000	ī	422	000												
SG	Ť	00000460	4	356	195	339											
<b>SGCMD</b>	Ċ	00000400 000004AE	9	386	369	370											
SGMSG	Č	000004AE	95	387	363	384	361										
SGMVC	Ţ	000004B7		384	367	304	301										
BGOK	Ţ		6	365	367 362												
SGRET	T I	00000476	2			376											
	T.	00000496	4	380	373												
SGSAVE	r Ti	0000049C	4	383	359	380											
EXTE7	U	000002D4	I	205	229	318											
PNAME	C	00000015	8	510	253	290											
AGE	U	00001000	1	420	0.40	070	~~ 1	~~~	~~~	000	00-	000	00-	000	00-	000	00-
RT3	C	000010BE	18	480	249	250	251	258	259	260	265	266	267	286	287	288	295
					296	297	302	303	<b>304</b>								
RTLINE	C	00001008	16	444	454	307											
RTLNG	U	000004B	1	454	306												
RTM5	C	00001044	2	449	297												
RTM6	Č	00001050	2	452	304												

ASMA Ver. 0.7.0	zvector	- e7- 25- VSTR	S									15 Apr	2025	12: 39:	24 Pa	age	105
SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	REFERENCES												
RTNUM O	C U	00001018 00000000		3 445 1 4772	288 111 161 306 314 761 804	315 <b>846</b>	184 338 888	186 340 931	187 356 973	188 359 1015	193 361 1062	212 363 1104	213 365 1146	269 380 1189	273 677 1231	274 719 1273	
					1316 1358 1870 1912 2424 2467 2979 3021 3533 3575	1955 2509 3063 3622	1443 1997 2551 3106 3664	1485 2039 2594 3148 3711	1527 2082 2636 3190 3753	1574 2124 2678 3233 3795	1616 2166 2721 3275 3838	1658 2213 2763 3317 3880	1701 2255 2805 3364 3922	1743 2297 2852 3406 3965	1785 2340 2894 3448 4007	1828 2382 2936 3491 4049	
R1	U	00000001		1 4773	4093 4135 4645 194 219 325 370 716 717	220 384	4222 221 670 755	4264 224 671 756	4312 225 672 757	4353 240 673 758	4396 241 674 759	4437 242 675 797	243 712 798	4520 270 713 799	4563 307 714 800	324 715 801	
					802 839 924 925 1009 1010 1099 1100 1185 1186	840 926 1011 1101	841 927 1012 1102 1224	842 928 1013 1139 1225	843 929 1055 1140 1226	844 966 1056 1141 1227	881 967 1057 1142 1228	882 968 1058 1143 1229	883 969 1059 1144 1266	884 970 1060 1182 1267	885 971 1097 1183 1268	886 1008 1098 1184 1269	
					1270 1271 1356 1393 1478 1479 1568 1569	1309 1394 1480 1570	1310 1395 1481 1571	1311 1396 1482 1572	1312 1397 1483 1609	1313 1398 1520 1610	1314 1436 1521 1611	1351 1437 1522 1612	1352 1438 1523 1613	1353 1439 1524 1614	1354 1440 1525 1651	1355 1441 1567 1652	
					1653 1654 1739 1740 1825 1826 1910 1948 2032 2033	1741 1863 1949	1656 1778 1864 1950 2035	1694 1779 1865 1951 2036	1695 1780 1866 1952 2037	1696 1781 1867 1953 2075	1697 1782 1868 1990 2076	1698 1783 1905 1991 2077	1699 1821 1906 1992 2078	1736 1822 1907 1993 2079	1737 1823 1908 1994 2080	1738 1824 1909 1995 2117	
					2118 2119 2208 2209 2293 2294 2379 2380	2120 2210 2295 2417	2121 2211 2333 2418	2122 2248 2334 2419	2159 2249 2335 2420	2160 2250 2336 2421	2161 2251 2337 2422	2162 2252 2338 2460	2163 2253 2375 2461	2164 2290 2376 2462	2206 2291 2377 2463	2207 2292 2378 2464	
					2465 2502 2587 2588 2672 2673 2758 2759 2848 2849	2589 2674 2760	2504 2590 2675 2761 2887	2505 2591 2676 2798 2888	2506 2592 2714 2799 2889	2507 2629 2715 2800 2890	2544 2630 2716 2801 2891	2545 2631 2717 2802 2892	2546 2632 2718 2803 2929	2547 2633 2719 2845 2930	2548 2634 2756 2846 2031		
					2933 2934 3019 3056 3141 3142 3227 3228	2972 3057 3143 3229	2973 3058 3144 3230	2974 3059 3145 3231	2975 3060 3146 3268	2976 3061 3183 3269	2977 3099 3184 3270	3014 3100 3185 3271	3015 3101 3186 3272	3016 3102 3187 3273	2931 3017 3103 3188 3310	3226 3311	
					3312 3313 3402 3403 3488 3489 3573 3615 3704 3705	3404 3526 3616	3315 3441 3527 3617 3707	3357 3442 3528 3618 3708	3358 3443 3529 3619 3709	3359 3444 3530 3620 3746	3360 3445 3531 3657 3747	3361 3446 3568 3658 3748	3362 3484 3569 3659 3749	3399 3485 3570 3660 3750	3400 3486 3571 3661 3751		
					3704 3703 3789 3790 3875 3876 3961 3962 4046 4047	3791 3877 3963	3792 3878 4000 4087	3793 3915 4001 4088	3831 3916 4002 4089	3832 3917 4003 4090	3833 3918 4004 4091	3834 3919 4005 4128	3835 3920 4042 4129	3836 3958 4043 4130	3873 3873 3959 4044 4131	3874 3960 4045 4132	:
					4133 4170 4257 4258 4347 4348 4432 4433	4171 4259 4349 4434	4172 4260 4350 4435	4173 4261 4351 4472	4174 4262 4389 4473	4175 4305 4390 4474	4215 4306 4391 4475	4216 4307 4392 4476	4217 4308 4393 4477	4218 4309 4394 4513	4219 4310 4430 4514	4220 4346 4431 4515	
					4516 4517 4601 4602	4518	4556 4639	4557 4640	4558 4641	4559 4642	4560 4643	4561	4597	4598	4599	4600	

ASMA Ver. 0.7.0	0 zvector	e7- 25- VSTR	S										15 Apr	2025	12: 39:	24 Pa	ige 1	106
SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	REFERE	NCES												
R10 R11	U U	0000000A 0000000B	1 1	4782 4783	1704 2258 2808 3367 3925	158 217 1192 1746 2300 2855 3409 3968	159 680 1234 1788 2343 2897 3451 4010	722 1276 1831 2385 2939 3494 4052	764 1319 1873 2427 2982 3536 4096	807 1361 1915 2470 3024 3578 4138	849 1403 1958 2512 3066 3625 4180	891 1446 2000 2554 3109 3667 4225	934 1488 2042 2597 3151 3714 4267	976 1530 2085 2639 3193 3756 4315	1018 1577 2127 2681 3236 3798 4356	1065 1619 2169 2724 3278 3841 4399	1107 1661 2216 2766 3320 3883 4440	
R12 R13 R14	U U U	000000C 0000000D 000000E	1 1 1	4784 4785 4786	203	4523 206	4566 228	4607 317	4648									
R15 R2	U U	0000000F 00000002	1 1	4787 4774	271 195 294 375 888	308 247 299 380 889	333 248 300 381 931	343 255 301 677 932	344 256 338 678 973	257 339 719 974	262 340 720 1015	263 357 761 1016	264 359 762 1062	284 365 804 1063	285 366 805 1104	292 367 846 1105	293 369 847 1146	
					1443 1702 1997 2256	1189 1444 1743 1998 2297 2552	1190 1485 1744 2039 2298 2594	1231 1486 1785 2040 2340 2595	1232 1527 1786 2082 2341 2636	1273 1528 1828 2083 2382 2637	1274 1574 1829 2124 2383 2678	1316 1575 1870 2125 2424 2679	1317 1616 1871 2166 2425 2721	1358 1617 1912 2167 2467 2722	1359 1658 1913 2213 2468 2763	1400 1659 1955 2214 2509 2764	1401 1701 1956 2255 2510 2805	
					2806 3106 3365 3664	2852 3107 3406 3665	2853 3148 3407 3711	2894 3149 3448 3712	2895 3190 3449 3753	2936 3191 3491 3754	2937 3233 3492 3795	2979 3234 3533 3796	2980 3275 3534 3838	3021 3276 3575 3839	3022 3317 3576 3880	3063 3318 3622 3881	3064 3364 3623 3922	
R3 R4	U U	00000003 00000004	1 1	4775 4776	4222 4480	3965 4223 4520	3966 4264 4521	4007 4265 4563	4008 4312 4564	4049 4313 4604	4050 4353 4605	4093 4354 4645	4094 4396 4646	4135 4397	4136 4437	4177 4438	4178 4479	
R5	U	0000005	1	4777	1372 1663	207 851 1118 1405 1673 1960	210 860 1151 1415 1706 1969	334 893 1161 1448 1715 2002	342 903 1194 1457 1748 2011	649 936 1203 1490 1757 2044	682 945 1236 1499 1790 2054	691 978 1245 1532 1800 2087	724 987 1278 1546 1833 2096	733 1020 1288 1579 1842 2129	766 1034 1321 1588 1875 2138	776 1067 1330 1621 1884 2171	809 1076 1363 1630 1917 2185	
					2218 2481 2768 3035	2227 2514 2777 3068 3336	2260 2523 2810 3078	2269 2556 2824 3111 3378	2302 2566 2857 3120 3411	2312 2599 2866 3153	2345 2608 2899 3162 3453	2354 2641 2908 3195 3463	2387 2650 2941 3205 3496	2396 2683 2951 3238	2429 2693 2984 3247	2439 2726 2993 3280 3547	2472 2735 3026 3289 3580	
<b>n</b> e	¥ĭ	0000000	4	4770	3594 3885 4149	3627 3894 4182 4451	3369 3636 3927 4194 4484	3669 3937 4227 4492	3683 3970 4236 4525	3420 3716 3979 4269 4535	3725 4012 4284 4568	3463 3758 4021 4317 4576	3767 4054 4325 4609	3505 3800 4065 4358 4617	3538 3810 4098 4368 4650	3843 4107 4401	3852 4140 4409	
R6 R7 R8 R9 RE1	U U U U F	0000006 0000007 00000008 0000009 000011B4	1 1 1 1	4778 4779 4780 4781 681	147 148 660	151 155 661	152 156 662	153 158 664	155									
RE1 RE10 RE11 RE12 RE13	F F F F	000011B4 0000194C 00001A24 00001AFC 00001BD4	4 4 4 4	1066 1108 1150 1193	1045 1087 1129	1046 1088 1130 1173	1047 1089 1131 1174	1049 1091 1133 1176										

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFEREN	ICES						
			LENGIN									
<b>E14</b>		00001CAC	4				1216	1218				
215		00001D84	4	1277			1258	1260				
216		00001E5C	4	1320			1301	1303				
217		00001F34	4	1362			1343	1345				
218		0000200C	4	1404			1385	1387				
219		000020E4	4	1447			1428	1430				
2		0000128C	4	723	702	703	704	706				
220		000021BC	4	1489			1470	1472				
21		00002294	4	1531			1512	1514				
22		0000236C	4	1578			1559	1561				
23		00002444	4	1620			1601	1603				
24		0000251C	4	1662			1643	1645				
25		000025F4	4	1705			1686	1688				
26		000026CC	4	1747			1728	1730				
27		000027A4	4	1789			1770	1772				
28		0000287C	4	1832 1874			1813 1855	1815 1857				
29		00002954	4	1874			1855	1857				
3 30		00001364 00002A2C	4	765 1916	744 1895 1	745 1 <b>896</b>	746 1897	748 1899				
		00002A2C	4					1942				
31 32		00002B0C	4	1959 2001			1940 1982	1942				
33		00002BBC 00002CB4	4	2043			2024	2026				
34		00002CB4 00002D8C	4	2043 2086			2024	2069				
04 95		00002D8C	4	2128			2109	2111				
35 36		00002E04 00002F3C	4	2170			2151	2153				
37		00002F3C	4	2217			2198	2200				
38		00003014 000030EC	4	2259			2240	2242				
39		000030EC 000031C4	4	2301			2282	2284				
2 <b>4</b>		000031C4 0000143C	1	808	787	788	789	791				
240		0000143C	4	2344			2325	2327				
41		00003236	4	2386			2367	2369				
42		00003374 0000344C	4	2428			2409	2411				
43		00003524	4				2452	2454				
44	F	000035EC	4	2513			2494	2496				
45		0000351C	4	2555			<b>2536</b>	2538				
46		000037AC	4	2598			2579	2581				
47		000037716	4	2640			2621	2623				
48		0000395C	4	2682			2663	2665				
49		00003334	4	2725			2706	2708				
5		00001514	4	850		830	831	833				
<b>50</b>		00003B0C	$\overline{4}$	2767			2748	2750				
51		00003BE4	$\overline{4}$	2809			2790	2792				
52		00003CBC	$\dot{\overline{4}}$	2856			2837	2839				
53		00003D94	$\overline{4}$	2898			2879	2881				
54		00003E6C	4	2940			2921	2923				
55		00003F44	$\overline{4}$	2983			2964	2966				
<b>56</b>		0000401C	$ar{f 4}$	3025			3006	3008				
57		000040F4	4	3067			3048	3050				
58		000041CC	4	3110			3091	3093				
59	F	000042A4	4	3152	3131 3	3132	3133	3135				
6		000015EC	4	892	871	872	873	875				
60		0000437C	4	3194			3175	3177				
61		00004454	4	3237	<b>3216</b> 3	3217	3218	3220				
<b>262</b>		0000452C	4	3279	<b>3258</b> 3	3259	3260	3262				
63		00004604	4	3321	3300 3	3301	3302	3304				
64	F	000046DC	4	3368	3347 3	3348	3349	3351				

SMA Ver. 0.7.0		- e7- 25- VSTR							15 Apr 20	25 12: 39: 24	Page	108
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERENC	ES						
E65	<u><b>F</b></u>	000047B4	4	3410	3389 33		3393					
E66	F	0000488C	4	3452	3431 34		3435					
E67	F	00004964	4	3495	3474 34		3478					
E68 E69	r F	00004A3C 00004B14	4	3537 3579	3516 35 3558 35		3520 3562					
E09 E7	F F	00004B14	4	935	914 9		918					
E70	F	000010C4 00004BEC	4	3626	3605 36		3609					
E71	F	00004CC4	$\overline{4}$	3668	3647 36		3651					
E72	F	00004D9C	4	3715	3694 36	<b>95 3696</b>	3698					
E73	F	00004E74	4	3757	3736 37		3740					
E74	F	00004F4C	4	3799	3778 37		3782					
E75	F	00005024	4	3842	3821 38		3825					
E76	r T	000050FC	4	3884	3863 386		3867					
E77 E78	F F	000051D4 000052AC	4	3926 3969	3905 390 3948 39		3909 3952					
E79	F	000052AC	4	4011	3990 399		3994					
E8	F	00003384 0000179C	4	977	956 9		960					
E80	F	0000175C	4	4053	4032 40		4036					
E81	$ar{\mathbf{F}}$	00005534	$\bar{4}$	4097	4076 40		4080					
E82	F	0000560C	4	4139	4118 41		4122					
E83	$\mathbf{F}$	000056E4	4	4181	4160 41		4164					
E84	F	000057BC	4	4226	4205 42		4209					
E85	F	00005894	4	4268	4247 42		4251					
E86	r T	0000596C	4	4316	4295 429		4299					
E87 E88	r F	00005A44 00005B1C	4 4	4357 4400	4336 433 4379 433		4340 4383					
E89	F	00005BF4	4	4441	4420 44		4383					
E9	F	00003814	4	1019		99 1000	1002					
E90	F	00005CCC	$\overline{4}$	4483	4462 44		4466					
E91	F	00005DA4	4	4524	4503 45		4507					
E92	F	00005E7C	4	4567	4546 45		4550					
E93	<u>F</u>	00005F54	4	4608	4587 45		4591					
E94	F	0000602C	4	4649	4628 46	29 4630	4632					
EA1	A	00001150	4	664								
EA10 EA11	A	000018E8 000019C0	4	1049 1091								
EA12	A A	000019C0 00001A98	4	1133								
EA12 EA13	Ä	00001A38	4	1176								
EA14	A	00001E70	4	1218								
EA15	Ā	00001D20	$ar{4}$	1260								
EA16	A	00001DF8	4	1303								
EA17	A	00001ED0	4	1345								
EA18	A	00001FA8	4	1387								
EA19	A	00002080	4	1430								
EA2 EA20	A A	00001228 00002158	4	706 1472								
EA21	A A	00002138	4	1514								
EA22	A	00002308	4	1561								
EA23	A	000023E0	$\dot{4}$	1603								
EA24	Ā	000024B8	4	1645								
EA25	A	00002590	4	1688								
EA26	A	00002668	4	1730								
EA27	A	00002740	4	1772								
EA28	A	00002818	4	1815								
EA29	A	000028F0 00001300	4 4	1857 748								

CVMDAT	TUNT	T/AT TITE	I PAICTH	DEFEN	DEEEDENCEC			
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES			
EA30	A	000029C8	4	1899				
EA31	A	00002AA0	4	1942				
EA32	A	00002B78	4	1984				
EA33	A	00002C50	4	2026				
EA34	A	00002D28	4	2069				
EA35	A	00002E00	4	2111				
EA36	A	00002ED8	4	2153				
EA37	A	00002FB0	4	2200				
EA38	A	00003088	4	2242				
EA39	A	00003160	4	2284				
EA4	A	000013D8	4	791				
EA40	A	00003238	4	2327				
EA41	A	00003310	4	2369				
EA42	A	000033E8	4	2411				
EA43	A	000034C0	4	2454				
EA44	A	00003598	4	2496				
EA45	A	00003670	4	2538				
EA46	A	00003748	4	2581				
EA47	A	00003820	4	2623				
EA48	A	000038F8	4	2665				
EA49	A	000039D0	4	2708				
EA5	A	000014B0	4	833				
EA50	A	00003AA8	4	2750				
EA51 EA52	A.	00003B80 00003C58	4	2792				
EA52 EA53	A.	00003C38	4 4	2839 2881				
EAJJ Easa	A	00003E08	4	2923				
EA54 EA55	A.	00003E08	4	2966				
EA56	A A	00003EE0	4	3008				
EA57	A A	00003118	4	3050				
EA57 EA58	A A	00004030	4	3093				
EA59	Δ	00004108	4	3135				
EA6	Δ	00001240	4	875				
EA60	Ä	00001308	4	3177				
EA61	Ä	000043F0	4	3220				
EA62	Ä	000044C8	4	3262				
EA63	A	000044C8 000045A0	4	3304				
EA64	Ä	00004678	4	3351				
EA65	Ä	00004750	$\dot{4}$	3393				
EA66	Ä	00004828	$\dot{4}$	3435				
EA67	Ā	00004900	$\overline{4}$	3478				
EA68	Ā	000049D8	$\overline{4}$	3520				
EA69	Ā	00004AB0	$\overline{4}$	3562				
EA7	Ā	00001660	$\overline{4}$	918				
EA70	A	00004B88	4	3609				
EA71	A	00004C60	4	3651				
EA72	A	00004D38	4	3698				
EA73	A	00004E10	4	3740				
EA74	A	00004EE8	4	3782				
EA75	A	00004FC0	4	3825				
EA76	A	00005098	4	3867				
EA77	A	00005170	4	3909				
EA78	A	00005248	4	3952				
EA79	A	00005320	4	3994				
EA8	A	00001738	4	960				
EA80	A	000053F8	4	4036				

CERTAIN	(E) E / E> E 7	T/AT TITE	TEMPORT	DETERM	Dunnari	MARA						
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	NCES						
E <b>A81</b>	A	000054D0	4	4080								
EA82	Ā	000055A8	$\overline{4}$	4122								
EA83	A	00005680	$\overline{4}$	4164								
EA84	A	00005758	4	4209								
ZA85		00005738	4	4251								
EA86	A	00005908	4	4299								
	A		_									
ZA87	A	000059E0	4	4340								
ZA88	A	00005AB8	4	4383								
EA89	A	00005B90	4	4424								
<b>EA9</b>	A	00001810	4	1002								
EA90	A	00005C68	4	4466								
EA91	A	00005D40	4	4507								
EA92	A	00005E18	4	4550								
EA93	A	00005EF0	4	4591								
EA94	A	00005FC8	4	4632								
EADDR	Ā	00000030	4	515	224							
EG2LOW	Ü	000000DD	î	425	~~ 1							
EG2PATT	Ü	AABBCCDD	1	424								
	_		1									
LEN TENERAL	A	0000002C	4	514	000	0.40						
TDWSAV	Ď	00000450	8	349	338	340						
PTERROR	Ī	00000426	4	333	271	308						
PTSAVE	F	00000444	4	346	333	343						
TSVR5	F	00000448	4	347	334	342						
L0001	U	000004E	1	177	193							
KT0001	C	0000022A	20	174	177	194						
OLDPSW	U	00000140	0	113								
	A	00001120	4	650	4667							
10	Ā	000018B8	$ar{4}$	1035	4676							
11	A	00001020	4	1077	4677							
12		00001330 00001A68	4	1119	4678							
	A											
13	A	00001B40	4	1162	4679							
14	A	00001C18	4	1204	4680							
15	A	00001CF0	4	1246	4681							
16	A	00001DC8	4	1289	4682							
17	A	00001EA0	4	1331	4683							
18	A	00001F78	4	1373	4684							
19	A	00002050	4	1416	4685							
2	Α	000011F8	4	692	4668							
20	A	00002128	4	1458	4686							
21	Ā	00002200	4	1500	4687							
22	Δ	00002200 000022D8	4	1547	4688							
23	A	000022B0	4	1589	4689							
24	A.	00002380	<del>-</del>	1631	4690							
	A.		4									
25	A	00002560	4	1674	4691							
26	A	00002638	4	1716	4692							
27	A	00002710	4	1758	4693							
28	A	000027E8	4	1801	4694							
29	A	000028C0	4	1843	4695							
3	A	000012D0	4	734	4669							
30	A	00002998	4	1885	4696							
31	A	00002A70	4	1928	4697							
32	Ā	00002H76	$\overline{4}$	1970	4698							
33	Δ	00002E40	1	2012	4699							
34	A	00002C20	4	2055	4700							
35	_	00002CF8 00002DD0	<u> </u>	2097	4700 4701							
36	A	00002DD0 00002EA8	4	2139	4/01							

		- e7- 25- VSTR		<b>5. 2. 2. 2. 3. 3. 3. 3. 3. 3. 3. 3</b>	15 Apr 2025 12: 39: 24 Page	11
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES	
7	A	00002F80	4			
8	A	00003058	4	2228		
9	A	00003130	4	2270		
	A	000013A8	4	777 2313	4670 4706	
0 1	A	00003208 000032E0	4	2355		
2	A	000032E0	4	2397		
<b>3</b>	Ä	00003490	$\overline{4}$	2440		
4	Ā	00003568	4	2482		
5	A	00003640	4	2524		
6	A	00003718	4	2567		
7	A	000037F0	4	2609		
8	A	000038C8	4	2651	4714	
9	A	000039A0 00001480	4	2694		
0	A A	00001480 00003A78	4	819 2736	4671 4716	
1	Ā	00003A78	4	2778		
2	A	00003C28	$\overline{4}$	2825		
3	Ā	00003D00	$ar{4}$	2867	4719	
4	A	00003DD8	4	2909	4720	
5	A	00003EB0	4	2952	4721	
6	A	00003F88	4	2994		
7	A	00004060	4	3036		
8	A	00004138	4	3079		
9	A.	00004210 00001558	4 4	3121 861	4725 4672	
0	A A	00001338 000042E8	4	3163		
1	A	000042E0	4	3206		
$\overline{2}$	Ä	00004498	$ar{4}$	3248		
3	A	00004570	4	3290		
4	A	00004648	4	3337	4730	
5	A	00004720	4	3379		
6	A	000047F8	4	3421		
7	A	000048D0 000049A8	4	3464 3506		
<b>8</b> <b>9</b>	A	000049A8 00004A80	4	3548		
	A	00004A30	4	904	4673	
0	Ä	00004B58	$\overline{4}$	3595		
1	A	00004C30	4	3637	4737	
2	A	00004D08	4	3684		
3	A	00004DE0	4	3726		
4	A	00004EB8	4	3768		
5	A	00004F90	4	3811	4741 4749	
<b>6</b> 7	Α	00005068 00005140	4	3853 3895		
8	A	00005140	4	3938		
9	Ä	000052F0	4	3980		
	Ā	00001708	$\overline{4}$	946		
0	A	000053C8	4	4022	4746	
1	A	000054A0	4	4066		
2	A	00005578	4	4108		
3	A	00005650	4	4150		
<b>4</b>	A	00005728	4	4195 4237		
5 6	A A	00005800 000058D8	4	4237 4285		
5 <b>7</b>	A A	000059B0	4			

										•		Page	
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFEREN	CES							
88	A	00005A88	4	4369	4754								
89	Ā	00005B60	4	4410	4755								
9	A	000017E0	4	988	4675								
90	A	00005C38	4	4452	4756								
91	A	00005D10	4	4493	4757								
92	A	00005DE8	4	4536	4758								
93	A	00005EC0	4	4577	4759								
94	A	00005F98	4	4618	4760								
ESTCC	I	00000318	4	231	221								
ESTI NG	$\mathbf{F}$	00001004	4	436	213								
ESTREST	U	00000300	1	223	276								
NUM	H	0000004	2	498	212	247	284						
SUB	A	00000000	4	497	216								
TABLE	F	00006074	4	4666									
0	U	00000000	1	4793									
1	U	0000001	1	4794	215								
10	U	000000A	1	4803									
11	U	000000B	1	4804									
12	U	000000C	1	4805									
13	U	000000D	1	4806									
14	U	000000E	1	4807									
15	U	000000F	1	4808									
16	U	00000010	1	4809									
17	U	00000011	1	4810									
18	U	00000012	1	4811									
19	U	00000013	1	4812	~								
1FUDGE	X	000010F4	16	489	215								
101	X	00001160	16	666	679								
1010	X	000018F8	16	1051	1064								
1011	X	000019D0	16	1093	1106								
1012	X	00001AA8	16	1135	1148								
1013	X	00001B80	16	1178	1191								
1014	X	00001C58	16										
1015	X	00001D30	16	1262	1275								
1016	X	00001E08	16	1305	1318								
1017	X	00001EE0	16	1347	1360								
1018	X	00001FB8	16	1389	1402								
1019	X	00002090	16	1432	1445								
102	X	00001238	16	708	721 1497								
1020 1021	X X	00002168 00002240	16 16	1474 1516	1487 1520								
1021 1022			16	1516	1529								
1022 1023	X	00002318 000023F0	16 16	1563 1605	1576 1618								
1023 1024	X X	000023F0 000024C8	16	1647	1660								
1024 1025	X	000024C8 000025A0	16	1690	1703								
1025 1026	X	000025A0 00002678	16	1732	1703 1745								
1020 1027	X	00002078	16	1732	1743 1787								
1028	X	00002730	16	1817	1830								
1028	X	00002828	16	1859	1872								
1029	X	00002900	16	750	763								
1030	X	00001310 000029D8	16	1901	1914								
1030 1031	X	000029D8 00002AB0	16	1901	1914								
1031 1032	X	00002AB0	16	1944	1999								
1032	X	00002B88	16	2028	2041								
1033 1034	X	00002C00 00002D38	16	2071	2041								
1034 1035	X	00002B38 00002E10	16										

ASMA Ver. 0.7.0	zvector	- e7- 25- VSTR	S				15 Apr 2	025 12: 39: 24	Page	11:
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERENCES					
/1036	X	00002EE8	16	2155	2168					
V1030 V1037	X	00002EE8	16	2202	2215					
/103 <i>7</i> /1038	X	00002100	16	2244	2257					
/1039	X	00003030	16	2286	2299					
V104	X	0000116 000013E8	16	793	806					
V1040	X	00003248	16	2329	2342					
V1041	X	00003320	16	2371	2384					
V1042	X	000033F8	16	2413	2426					
V1043	X	000034D0	16	2456	2469					
V1044	X	000035A8	16	2498	2511					
V1045	X	00003680	16	2540	2553					
V1046	X	00003758	16	2583	2596					
V1047	X	00003830	16	2625	2638					
V1048	X	00003908	16	2667	2680					
V1049	X X	000039E0 000014C0	16 16	2710 835	2723 848					
V105 V1050	X	000014C0 00003AB8	16	2752	2765					
V1050 V1051	X	00003AB8	16	2794	2807					
V1052	X	00003E68	16	2841	2854					
V1053	X	00003D40	16	2883	2896					
V1054	X	00003E18	16	2925	2938					
V1055	X	00003EF0	16	2968	2981					
<b>/1056</b>	X	00003FC8	16	3010	3023					
V1057	X	000040A0	16	3052	3065					
V1058	X	00004178	16	3095	3108					
V1059	X	00004250	16	3137	3150					
V106	X	00001598	16	877	890					
V1060	X	00004328	16	3179	3192					
V1061 V1062	X X	00004400 000044D8	16 16	3222 3264	3235 3277					
V1002 V1063	X	000044D8 000045B0	16	3306	3319					
V1003 V1064	X	00004580	16	3353	3366					
V1065	X	00004760	16	3395	3408					
V1066	X	00004838	16	3437	3450					
V1067	X	00004910	16	3480	3493					
V1068	X	000049E8	16	3522	3535					
V1069	X	00004AC0	16	3564	3577					
V107	X	00001670	16	920	933					
V1070	X	00004B98	16	3611	3624					
V1071	X	00004C70	16	3653	3666					
V1072	X	00004D48	16	3700	3713					
V1073	X	00004E20	16	3742	3755					
V1074 V1075	X X	00004EF8 00004FD0	16 16	3784	3797					
/1075 /1076	X	00004FD0 000050A8	16	3827 3869	3840 3882					
/1076 /1077	X	000050A8 00005180	16	3911	3924					
/1077 /1078	X	00005180	16	3954	3967					
1079	X	00005230	16	3996	4009					
1070	X	00001748	16	962	975					
/1080	X	00005408	16	4038	4051					
V1081	X	000054E0	16	4082	4095					
V1082	X	000055B8	16	4124	4137					
/1083	X	00005690	16	4166	4179					
V1084	X	00005768	16	4211	4224					
/1085	X	00005840	16	4253	4266					
/1086	X	00005918	16	4301	4314					

SMA Ver. 0.7.0		- e7- 25- VSTR		DEPA	DEFEN	ENCEC							15 Apr	2025	12: 39:	24 Pa	ige 114
SYMBOL	ТҮРЕ	VALUE	LENGTH	DEFN	REFER	ENCES											
1087 1088	X X	000059F0 00005AC8	16 16	4342 4385	4355 4398												
1089	X	00005AC0	16	4426	4439												
109	X	00001820	16	1004	1017												
1090 1091	X X	00005C78 00005D50	16 16	4468 4509	4481 4522												
1092	X	00005E28	16	4552	4565												
1093	X	00005F00	16	4593	4606												
1094 10UTPUT	X X	00005FD8 00000040	16 16	4634 517	4647 225												
2	U	0000002	1	4795	~~0												
20	U U	00000014 00000015	1	4813													
21 22	Ü	00000013	1	4814 4815	671	676	679	713	718	721	755	760	763	798	803	806	840
	-				845	848	882	887	890	925	930	933	967	972	975	1009	1014
					1017 1225	1056 1230	1061 1233	1064 1267	1098 1272	1103 1275	1106 1310	1140 1315	1145 1318	1148 1352	1183 1357	1188 1360	1191 1394
					1399	1402	1437	1442	1445	1479	1484	1487	1521	1526	1529	1568	1573
					1576	1610	1615	1618	1652	1657	1660	1695	1700	1703	1737	1742	1745
					1779 1954	1784 1957	1787 1991	1822 1996	1827 1999	1830 2033	1864 2038	1869 2041	1872 2076	1906 2081	1911 2084	1914 2118	1949 2123
					2126	2160	2165	2168	2207	2212	2215	2249	2254	2257	2291	2296	2299
					2334	2339	2342	2376	2381	2384	2418	2423	2426	2461	2466	2469	<b>2503</b>
					2508 2680	2511 2715	2545 2720	2550 2723	2553 2757	2588 2762	2593 2765	2596 2799	2630 2804	2635 2807	2638 2846	2672 2851	2677 2854
					2888	2893	2896	2930	2935	2938	2973	2978	2981	3015	3020	3023	3057
					3062	3065	3100	3105	3108	3142	3147	3150	3184	3189	3192	3227	3232
					3235 3442	3269 3447	3274 3450	3277 3485	3311 3490	3316 3493	3319 3527	3358 3532	3363 3535	3366 3569	3400 3574	3405 3577	3408 3616
					3621	3624	3658	3663	3666	3705	3710	3713	3747	3752	3755	3789	3794
					3797	3832	3837	3840	3874	3879	3882	3916	3921	3924	3959 4134	3964	3967
					4001 4176	4006 4179	4009 4216	4043 4221	4048 4224	4051 4258	4087 4263	4092 4266	4095 4306	4129 4311	4134	4137 4347	4171 4352
					4355	4390	4395	4398	4431	4436	4439	4473	4478	4481	4514	4519	4522
23	U	0000017	1	4816	4557 673	4562 676	4565 715	4598 718	4603 757	4606 760	4639 800	4644 803	4647 842	845	884	887	927
۵J	U	0000017	1	4010	930	969	972	1011	1014	1058	1061	1100	1103	1142	1145	1185	1188
					1227	1230	1269	1272	1312	1315	1354	1357	1396	1399	1439	1442	1481
					1484 1781	1523 1784	1526 1824	1570 1827	1573 1866	1612 1869	1615 1908	1654 1911	1657 1951	1697 1954	1700 1993	1739 1996	1742 2035
					2038	2078	2081	2120	2123	2162	2165	2209	2212	2251	2254	2293	2296
					2336	2339	2378	2381	2420	2423	2463	2466	2505	2508	2547	2550	2590
					2593 2890	2632 2893	2635 2932	2674 2935	2677 2975	2717 2978	2720 3017	2759 3020	2762 3059	2801 3062	2804 3102	2848 3105	2851 3144
					3147	3186	3189	3229	3232	3271	3274	3313	3316	3360	3363	3402	3405
					3444 3710	3447 3749	3487 3752	3490 3701	3529 3704	3532 3834	3571	3574 3876	3618	3621 3918	3660 3921	3663	3707 3064
					4003	4006	375Z 4045	3791 4048	3794 4089	3834 4092	3837 4131	3876 4134	3879 4173	4176	3921 4218	3961 4221	3964 4260
					4263	4308	4311	4349	4352	4392	4395	4433	4436	4475	4478	4516	4519
24	U	0000018	1	4817	4559 675	4562 676	4600 717	4603 718	4641 759	4644 760	802	803	844	845	886	887	929
<b>~ 1</b>	U	00000010	1	401/	930	971	972	1013	1014	1060	1061	1102	1103	1144	1145	1187	1188
					1229	1230	1271	1272	1314	1315	1356	1357	1398	1399	1441	1442	1483
					1484 1783	1525 1784	1526 1826	1572 1827	1573 1868	1614 1869	1615 1910	1656 1911	1657 1953	1699 1954	1700 1995	1741 1996	1742 2037
					2038	2080	2081	2122	2123	2164	2165	2211	2212	2253	2254	2295	2296

ASMA Ver. 0.7.0	zvector	- e7- 25- VSTR	S										15 Apr	2025	12: 39:	24 Pa	ge 115
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
					2338 2593 2892 3147 3446 3710 4005 4263	2339 2634 2893 3188 3447 3751 4006 4310	2380 2635 2934 3189 3489 3752 4047 4311	2381 2676 2935 3231 3490 3793 4048 4351	2422 2677 2977 3232 3531 3794 4091 4352	2423 2719 2978 3273 3532 3836 4092 4394	2465 2720 3019 3274 3573 3837 4133 4395	2466 2761 3020 3315 3574 3878 4134 4435	2507 2762 3061 3316 3620 3879 4175 4436	2508 2803 3062 3362 3621 3920 4176 4477	2549 2804 3104 3363 3662 3921 4220 4478	2550 2850 3105 3404 3663 3963 4221 4518	2592 2851 3146 3405 3709 3964 4262 4519
V25 V26 V27 V28	U U U	00000019 0000001A 0000001B 0000001C	1 1 1	4818 4819 4820 4821	4561	4562	4602	4603	4643	4644							
V29 V2ADDR	U A	000001C 0000001D 00000020	1 1 4	4822 511	670 1224 1778	712 1266 1821	754 1309 1863	797 1351 1905	839 1393 1948	881 1436 1990	924 1478 2032	966 1520 2075	1008 1567 2117	1055 1609 2159	1097 1651 2206	1139 1694 2248	1182 1736 2290
					2333 2887 3441 4000 4556	2375 2929 3484 4042 4597	2417 2972 3526 4086 4638	2460 3014 3568 4128	2502 3056 3615 4170	2544 3099 3657 4215	2587 3141 3704 4257	2629 3183 3746 4305	2671 3226 3788 4346	2714 3268 3831 4389	2756 3310 3873 4430	2798 3357 3915 4472	2845 3399 3958 4513
V3 V30 V31 V3ADDR	U U U A	0000003 0000001E 0000001F 00000024	1 1 1 4	4796 4823 4824 512	672 1226	714 1268	756 1311	799 1353	841 1395	883 1438	926 1480	968 1522	1010 1569	1057 1611	1099 1653	1141 1696	1184 1738
					1780 2335 2889 3443 4002	1823 2377 2931 3486 4044	1865 2419 2974 3528 4088	1907 2462 3016 3570	1950 2504 3058 3617 4172	1992 2546 3101 3659 4217	2034 2589 3143 3706 4259	2077 2631 3185 3748	2119 2673 3228 3790	2161 2716 3270 3833 4391	2208 2758 3312 3875	2250 2800 3359 3917 4474	2292 2847 3401 3960
V4 V4ADDR	U A	00000004 00000028	1 4	4797 513	4558 674 1228	4599 716 1270	4088 4640 758 1313	801 1355	843 1397	885 1440	928 1482	970 1524	1012 1571	1059 1613	1101 1655	1143 1698	4515 1186 1740
					1782 2337 2891 3445 4004	1825 2379 2933 3488 4046	1867 2421 2976 3530 4090	1909 2464 3018 3572 4132	1952 2506 3060 3619 4174	1994 2548 3103 3661 4219	2036 2591 3145 3708 4261	2079 2633 3187 3750 4309	2121 2675 3230 3792 4350	2163 2718 3272 3835 4393	2210 2760 3314 3877 4434	2252 2802 3361 3919 4476	2294 2849 3403 3962 4517
V5 V6 V7 V8	U U U	00000005 00000006 0000007 00000008	1 1 1	4798 4799 4800 4801	4560	4601	4642										
V9 X0001 X1 X10	U U F F	0000009 000002A8 00001178 00001910	1 1 4 4	4802 183 669 1054	171 650 1035	184											
X11 X12 X13 X14	F F F	000019E8 00001AC0 00001B98 00001C70	4 4 4 4	1096 1138 1181 1223	1077 1119 1162 1204												
X15 X16	F F	00001D48 00001E20	4 4	1265 1308	1246 1289												

CVADAT	THE PART	T/AT TIT	I PAGET	DEFEN	DEEEDENCEC	
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERENCES	
7	F	00001EF8	4	1350	1331	
8	F	00001FD0	4	1392	1373	
9	F	000020A8	4	1435	1416	
	F	00001250	4	711	692	
0	F	00002180	4	1477	1458	
1	<u><b>F</b></u>	00002258	4	1519	1500	
2	F	00002330	4	1566	1547	
3	F	00002408	4	1608	1589	
4	F	000024E0	4	1650	1631	
5	F	000025B8	4	1693	1674	
6	F	00002690	4	1735	1716	
7	F	00002768	4	1777	1758	
8	F	00002840	4	1820	1801	
9	F F	00002918 00001328	4	1862 753	1843 734	
0	F	00001328 000029F0	4	1904	1885	
1	F	00002310 00002AC8	4	1947	1928	
2	F	00002BA0	4	1989	1970	
3	F	00002C78	$\dot{\overline{4}}$	2031	2012	
4	F	00002D50	$\overline{4}$	2074	2055	
5	F	00002E28	4	2116	2097	
6	F	00002F00	4	2158	2139	
7	F	00002FD8	4	2205	2186	
8	F	000030B0	4	2247	2228	
9	F	00003188	4	2289	2270	
	F	00001400	4	796	777	
0	F	00003260	4	2332	2313	
1	$\mathbf{F}$	00003338	4	2374	2355	
2	<u>F</u>	00003410	4	2416	2397	
3	F	000034E8	4	2459	2440	
4	F	000035C0	4	2501	2482	
5	F	00003698	4	2543	2524	
6	F	00003770	4	2586	2567	
7	F	00003848	4	2628	2609	
8	F	00003920	4	2670	2651	
9	F F	000039F8 000014D8	4	2713 838	2694 819	
0	F	000014D8 00003AD0	4	2755	2736	
1	F	00003AD0	4	2797	2778	
2	F	00003BA8	4	2844	2825	
<b>3</b>	F	00003C50 00003D58	4	2886	2867	
4	F	00003E30	4	2928	2909	
5	F	00003F08	$\overline{4}$	2971	2952	
6	$ar{\mathbf{F}}$	00003FE0	$\overline{4}$	3013	2994	
7	F	000040B8	4	3055	3036	
8	${f F}$	00004190	4	3098	3079	
9	F	00004268	4	3140	3121	
	F	000015B0	4	880	861	
0	<u><b>F</b></u>	00004340	4	3182	3163	
1	<u><b>F</b></u>	00004418	4	3225	3206	
2	<u>F</u>	000044F0	4	3267	3248	
3	F	000045C8	4	3309	3290	
4	F	000046A0	4	3356	3337	
5	F	00004778	4	3398	3379	
6	F	00004850	4	3440	3421	

		) zvect REFEREN		25- VSTRS										15 Apr	2025	12: 39: 24	Page	118
CHECK TTABLE RR_D	63 604 536	170 4665 647 1370	689 1413	731 1455	774 1497	816 1544	858 1586	901 1628	943 1671	985 1713	1032 1755	1074 1798	1116 1840	1159 1882	1201 1925	1243 1967	1286 2009	1328 2052
		2094 2822 3545 4282	2136 2864 3592 4323	2183 2906 3634 4366	2225 2949 3681 4407	2267 2991 3723 4449	2310 3033 3765 4490	2352 3076 3808 4533	2394 3118 3850 4574	2437 3160 3892 4615	2479 3203 3935	2521 3245 3977	2564 3287 4019	2606 3334 4063	2648 3376 4105	2691 3418 4147	2733 3461 4192	2775 3503 4234

