ASMA Ver.	0. 7. 0 zvector- e7-	24-SumAcros	ss	03 Apr 2025 15: 41: 23 Page 1
LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				2 ************************************
				4 * Zvector E7 instruction tests for VRR-c encoded: 5 *
				6 * E764 VSUM - Vector Sum Across Word
				7 * E765 VSUMG - Vector Sum Across Doubleword 8 * E767 VSUMQ - Vector Sum Across Quadword 9 *
				10 * James Wekel March 2025 11 ***********************************
				13 ************************************
				15 * basic instruction tests 16 *
				17 ********************
				18 * This program tests proper functioning of the z/arch E7 VRR-c 19 * Vector Sum Across Word, Doubleword and Quadword instructions. 20 *
				21 * Exceptions are not tested. 22 *
				23 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				24 * obvious coding errors. None of the tests are thorough. They are 25 * NOT designed to test all aspects of any of the instructions. 26 * *
				27 ************************************
				30 * * 31 * * Zvector E7 instruction tests for VRR-c encoded:
				32 * * 33 * * E764 VSUM - Vector Sum Across Word
				34 * * E765 VSUMG - Vector Sum Across Doubleword 35 * * E767 VSUMQ - Vector Sum Across Quadword
				36 * * 37 * * 38 * * #
				39 * * # This tests only the basic function of the instructions. 40 * * # Exceptions are NOT tested.
				41 * * #
				43 * mainsize 2 44 * numcpu 1
				45 * sysclear 46 * archlvl z/Arch 47 *
				48 * loadcore "\$(testpath)/zvector-e7-24-SumAcross.core" 0x0 49 *
				50 * diag8cmd enable # (needed for messages to Hercules console)
				51 * runtest 5 52 * diag8cmd disable # (reset back to default) 53 *
				54 * *Done 55 *
				56 *******************

ASMA Ver.	0. 7. 0 zvector- e7-	24-SumAcros	S				03 Apr 2025 15:41:23 Page	2
LOC	OBJECT CODE	ADDR1	ADDR2	STMF				
				58 *****	******	*******	**********	
				59 *		K Macro - Is a Facilit		
				60 * 61 *	I£ +b.	facility bit is NOT	get on message is issued and	
				62 *		est is skipped.	set, an message is issued and	
				63 * 64 *	Echael	c uses RO, R1 and R2		
				65 *	rcheci	t uses no, ni aliu nz		
				66 * eg. 67 *****	FCHECI	K 134, 'vector-packed-o	leci mal ' ************************************	
				68	MACRO			
				69 70 .*	FCHECI	K &BITNO, &NOTSETMSG	facility bit number to check	
				71 .*		&NOTSETMS(G: 'facility name'	
				72 73		&FBBYTE Fac	cility bit in Byte cility bit within Byte	
				74			circy bic within byte	
				75 76 &L(1)	LCLA Set A		bit positions within byte	
				77			bic posicions within byte	
				78 &FBBYT 79 &FBBIT		&BITNO/8 &L((&BITNO-(&FBBYTE*8	2)) +1)	
				80 . *			NO: FBBYTE=&FBBYTE, FBBIT=&FBBIT'	
				81 82	В	X&SYSNDX		
				83 *	Б	AGGIONDA	Fcheck data area	
				84 * 85 SKT&SY	YSNDX DC	C' Ski ppi ng tests:	skip messgae	
				86	DC	C&NOTSETMSG		
				87 88 SKI &SV	DC VSNDX FOIL	C' (bit &BITNO) is no *-SKT&SYSNDX	ot installed.'	
				89 *	·		facility bits	
				90 91 FB&SYS	DS SNDX DS	FD 4FD	gap	
				92	DS	FD	gap	
				93 * 94 X&SYSN	NDX EQU *			
				95	LA	RO, ((X&SYSNDX-FB&SYSN	VDX) /8) - 1	
				96 97	STFLE	FB&SYSNDX	get facility bits	
				98	XGR	RO, RO		
				99 100	IC N	RO, FB&SYSNDX+&FBBYTE RO, =F' &FBBIT'	get fbit byte is bit set?	
				101		XC&SYSNDX	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
				102 * 103 * faci	ilitv bit	not set, issue messag	ge and exit	
				104 *	-			
				105 106		RO, SKL&SYSNDX R1, SKT&SYSNDX	message length message address	
				107		R2, MSG	0	
				108 109	В	ЕОЈ		
				110 XC&SYS	SNDX EQU *			
				111	MEND			

ASMA Ver.	0. 7. 0 zvector- e7- 2	24-SumAcros	S				03 Apr 2025 15:41:23 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				114 *		ore PSWs	**********	
0000000		00000000 00000000	00001F6F	116 ZVE77 117	TST START		Low core addressability	
		00000140	00000000	118 119 SVOLI	DPSW EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW	
	00000001 80000000 00000000 00000200	00000000	000001A0	121 122 123	DC	ZVE7TST+X' 1A0' X' 000000018000000 AD(BEGIN)	z/Architecure RESTART PSW	
000001A8	0000000 0000200			123	DC	AD(BEGIN)		
	00020001 80000000 00000000 0000DEAD	000001B0	000001D0	125 126 127	DC	ZVE7TST+X' 1D0' X' 00020001800000 AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW 00'	
						` '		
000001E0		000001E0	00000200	129	ORG	ZVE7TST+X' 200'	Start of actual test program	
				134 * 135 * Ai 136 * Re	********** ********* rchi tecture egi ster Usa	The actual "ZVE" ************************************	**************************************	
						vork) vork)		
				140 * 1 141 * 1	R5 Te R6- R7 (w	esting control tal work)	ble - current test base	
				143 * 1 144 * 1	R9 Se R10 Th	rst base register econd base register ird base register	er	
				146 * 1 147 * 1	R12 E7 R13 (w	TEST call return TESTS register work)		
						ubroutine call econdary Subroutin	ne call or work	
00000200 00000200 00000200		00000200 00001200 00002200		153 154 155	USING	BEGIN, R8 BEGIN+4096, R9 BEGIN+8192, R10	FIRST Base Register SECOND Base Register THIRD Base Register	
00000200 00000202	0580 0680 0680			157 BEGII 158 159		R8, 0 R8, 0	Initalize FIRST base register Initalize FIRST base register Initalize FIRST base register	
00000206	4190 8800 4190 9800		00000800 00000800	161 162 163	LA	R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register	

EQU

203+XC0001

000002D0

ASMA Ver.	0. 7. 0 zvector- e7-	24-SumAcross	5				03 Apr 2025 15:41:23 Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				233 * result	not a	s expected:	***********	
				234 * 235 * 236 ******	*****	and instructio	est number, instruction under test n m4 ***************	
0000030A	45F0 812C	0000030A	00000001 0000032C	237 FAILMSG 238	EQU BAL	* R15, RPTERROR		
				241 * continu	ie aft	*************** er a failed tes		
0000030E	5800 829C	0000030E	00000001 0000049C	242 ********* 243 FAILCONT 244	EQU L	* RO, =F' 1'	set failed test indicator	
00000312	5000 8E00		00001000	245 246	ST	RO, FAI LED		
00000316 0000031A	41C0 C004 47F0 80D4		00000004 000002D4	247 248	LA B	R12, 4(0, R12) NEXTE7	next test address	
						ng; set ending ******	**************************************	
0000031E 00000322	5810 8E00 1211	0000031E	00000001 00001000	253 ENDTEST 254 255	EQU L LTR	* R1, FAILED R1, R1	did a test fail?	
00000324 00000328	4780 8270 47F0 8288		00000470 00000488	256 257	BZ B	EOJ FAI LTEST	No, exit Yes, exit with BAD PSW	

RO-R2 save area for MSG call

295 RPTDWSAV DC

2D' 0'

00000398

ASMA Ver.	0. 7. 0 zvector-e7-2	24-SumAcros	S					03 Apr 2025 15:41:23 Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
				336 337 338	******* * ******	****** Normal *****	completion or	**************************************	
00000460	00020001 80000000			340	EOJPSW	DC	OD' O' , X' 000200	018000000', AD(0)	
00000470	B2B2 8260		00000460	342	E0J	LPSWE	E0JPSW	Normal completion	
00000478	00020001 80000000			344	FAI LPSW	DC	OD' O' , X' 000200	018000000', AD(X'BAD')	
00000488	B2B2 8278		00000478	346	FAI LTEST			Abnormal termination	
				348 349 350	****** * ****	****** Worki n *****	**************************************	************	
00000400	0000000			050	CITY DO	D.C.		ano.	
0000048C 00000490				352 353	CTLRO	DS DS	F F	CRO	
00000494				355		LTORG		Literals pool	
00000494 00000498 0000049C				356 357 358			=F' 64' =A(E7TESTS) =F' 1'		
000004A0 000004A2	0000 005F			359 360 361	de.		=H' 0' =AL2(L' MSGMSG)		
				362 363			constants		
		00000400 00001000 00010000	00000001 00000001 00000001	366	PAGE K64	EQU EQU EQU	1024 (4*K) (64*K)	One KB Size of one page 64 KB	
		00100000 AABBCCDD 00000DD	00000001 00000001 00000001		MB REG2PATT REG2LOW		(K*K) X' AABBCCDD' X' DD'	1 MB Polluted Register pattern (last byte above)	

ASMA Ver.	0. 7. 0 zvector-e7-	24-SumAcross	5			03 Apr 2025 15:41:23 Page	12
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				413 ******* 414 * 415 ******	**************************************	***************	
00000000 00000004 00000006 00000007 000000010 00000014 00000012 00000020 00000028 00000038	00000000 0000 00 00 40404040 40404040 00000000			417 E7TEST 418 TSUB 419 TNUM 420 421 M4 422 423 OPNAME 424 V2ADDR 425 V3ADDR 426 RELEN 427 READDR 428 429 V10UTPUT 430	DSECT , DC A(0) DC H' 00' DC X' 00' DC HL1' 00' DC CL8' ' DC A(0) DC A(0) DC A(0) DC A(0) DC A(0) DC FD DS FD DS XL16 DS FD	pointer to test Test Number m4 used E7 name address of v2 source address of v3 source RESULT LENGTH result (expected) address gap V1 Output gap	
				431 432 * 433 * 434 * 435 *	test routine will followed by EXPECTED RE	be here (from VRR-c macro)	
000010B4		00000000	00001F6F	437 ZVE7TST 438	CSECT , DS OF		
				441 * Ma	cros to help build	**************************************	
				446 * 447	to generate indivi	dual test	
				448 449 . * 450 . * 451 452	VRR_C &I NST, &M4 GBLA &TNUM	&INST - VRR-c instruction under test &m4 - m4 field	
				453 &TNUM 454 455 456 457	SETA &TNUM+1 DS OFD USING *, R5	base for test data and test routine	
				458 T&TNUM 459 460 461 462 463	DC A(X&TNUM) DC H' &TNUM DC X' 00' DC HL1' &M4' DC CL8' &I NST' DC A(RE&TNUM+1)	address of test routine test number m4 instruction name address of v2 source	

	0. 7. 0 zvector- e7-2						03 Apr 2025 15:41	: 23 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMI				
				511 ******	*****	*******	**********	*****
				512 *	E7 VR	R-c tests		
				513 ****** 514	PRINT		***********	*****
				514 515	PRINI	DATA		
				516 *				
					4 VSUM			
						Vector Sum AcVector Sum Ac		
				520 *	V V SUIVE	- Vector Sum Ac	1055 Quadword	
				521 *	VRR-c	instruction, m4		
				522 *		followed by	ted mosult (V1)	
				523 * 524 *		16 byte expec 16 byte V2 so	ted result (V1)	
				525 *		16 byte V3 so		
				526 *		•		
				527 * 528 * VSU	 IM - V	ector Sum Across		
				529 *			u	
				530 *Byte				
00010B8				531 532+	VRR_C DS	VSUM, O OFD		
0010B8		000010B8		533+	USI NG		base for test data and test r	outine
00010B8	000010F8			534+T1	DC	A(X1)	address of test routine	
00010BC	0001			535+	DC	H' 1'	test number	
00010BE 00010BF	00			536+ 537+	DC DC	X' 00' HL1' 0'	m4	
00010E1	E5E2E4D4 40404040			538 +	DC	CL8' VSUM	instruction name	
00010C8	00001130			539+	DC	A(RE1+16)	address of v2 source	
00010CC 00010D0	00001140 00000010			540+ 541+	DC DC	A(RE1+32) A(16)	address of v3 source result length	
0010D0	0000010			542+REA1	DC	A(RE1)	result address	
00010D8	0000000 00000000			543 +	DS	FD	gap V1 output	
00010E0	00000000 00000000			544+V101	DS	XL16	V1 output	
00010E8 00010F0	00000000 00000000 0000000 00000000			545+	DS	FD	gap	
0001010				546 +*	20		5"r	
00010F8	F040 F040 0044		00000010	547+X1	DS	OF	1 1 2	
00010F8 00010FE	E310 5010 0014 E761 0000 0806		00000010 00000000	548+ 549+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder	
0001011	E310 5014 0014		00000000	550+	LGF	R1, V3ADDR	load v3 source	
000110A	E771 0000 0806		00000000	551+	VL	v23, 0(R1)	use v23 to test decoder	
0001110 0001116	E766 7000 0E64 E760 5028 080E		000010E0	552+ 553+	VSUM VST	V22, V22, V23, 0	test instruction (dest is a	source)
0001110 000111C	07FB		OUOUTUEU	554+	BR	V22, V101 R11	save v1 output return	
0001120				555+RE1	DC	OF	xl16 expected result	
0001120				556+	DROP	R5	00099 000000960000004!	4
0001120 0001128	0000000E 00000022 00000036 0000003A			557	DC	YT10_0000000E000	00022 000000360000003A' resul	L
0001120	01020304 05060708			558	DC	XL16' 01020304050	60708 090A0B0C0D0E0F10' v2	
0001138	090A0B0C 0D0E0F10			~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	D.C.	WI 401 04000004070	00000 000100000000000000000000000000000	
0001140 0001148	01020304 05060708 090A0B0C 0D0E0F00			559	DC	XL16' 01020304050	60708 090A0B0C0D0E0F00' v3	
7001140	OUTOPOC OPOEUTOO			560				
				561		VSUM, O		
001150				562 +	DS	OFD		

ASWA ver.	U. 7. U zvector-e7-2	24- Sumacros	S				03 Apr 2025 15: 41: 23 Page	15
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
00001150 00001150	00001190	00001150		563+ 564+T2	USI NG DC	A(X2)	base for test data and test routine address of test routine	
00001154 00001156	0002 00			565+ 566+	DC DC	H' 2' X' 00'	test number	
00001157	00			567+	DC	HL1' 0'	m4	
00001158 00001160	E5E2E4D4 40404040 000011C8			568+ 569+	DC DC	CL8' VSUM A(RE2+16)	instruction name address of v2 source	
00001164	000011D8			570 +	DC	A(RE2+32)	address of v3 source	
00001168 0000116C	00000010 000011B8			571+ 572+ RE A2	DC DC	A(16) A(RE2)	result length result address	
00001170	0000000 00000000			573 +	DS	FD	gap V1 output	
00001178 00001180	00000000 00000000 0000000 00000000			574+V102	DS	XL16	V1 output	
00001188	00000000 00000000			575+	DS	FD	gap	
00001190	F210 5010 0014		00000010	576+* 577+X2	DS	OF	lood vo gourse	
00001190 00001196	E310 5010 0014 E761 0000 0806		00000010 00000000	578+ 579+	LGF VL	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder	
0000119C	E310 5014 0014		00000014	580 +	LGF	R1, V3ADDR	load v3 source	
000011A2 000011A8	E771 0000 0806 E766 7000 0E64		00000000	581+ 582+	VL VSUM	v23, 0(R1) V22, V22, V23, 0	use v23 to test decoder test instruction (dest is a source)	
000011AE	E760 5028 080E		00001178	583 +	VST	V22, V102	save v1 output	
000011B4 000011B8	07FB			584+ 585+RE2	BR DC	R11 OF	return xl16 expected result	
000011B8				586 +	DROP	R5	-	
000011B8 000011C0	00000400 0000040B 0000002E 00000032			587	DC	XL16' 000004000000	040B 0000002E00000032' result	
000011C0 000011C8 000011D0	FFFFFFF FFFFFFF 090A0B0C 0D0E0F00			588	DC	XL16' FFFFFFFFFFF	FFFF 090A0B0C0D0E0F00' v2	
000011D8 000011E0	01020304 0C0D0E0F 01020304 05060708			589	DC	XL16' 010203040C0D	0E0F 0102030405060708' v3	
OOOOTILO	01020304 03000700			590				
000011E8				591 592+	VRR_C DS	VSUM, O OFD		
000011E8		000011E8		593+	USING		base for test data and test routine	
000011E8 000011EC	00001228			594+T3 595+	DC DC	A(X3) H' 3'	address of test routine test number	
000011EC 000011EE	0003 00			595+ 596+	DC DC	п 3 X' 00'	test number	
000011EF	00			597+	DC	HL1' 0'	m4	
000011F0 000011F8	E5E2E4D4 40404040 00001260			598+ 599+	DC DC	CL8' VSUM' A(RE3+16)	instruction name address of v2 source	
000011FC	00001270			600 +	DC	A(RE3+32)	address of v3 source	
00001200 00001204	00000010 00001250			601+ 602+REA3	DC DC	A(16) A(RE3)	result length result address	
00001208	0000000 00000000			603+	DS	FD	gap V1 output	
$00001210 \\ 00001218$	00000000 00000000 0000000 00000000			604+V103	DS	XL16	V1 output	
00001210	0000000 00000000			605+	DS	FD	gap	
00001228				606+* 607+X3	DS	0F		
00001228	E310 5010 0014		00000010	608 +	LGF	R1, V2ADDR	load v2 source	
0000122E 00001234	E761 0000 0806 E310 5014 0014		00000000 0000014	609+ 610+	VL LGF	v22, 0(R1) R1, V3ADDR	use v22 to test decoder load v3 source	
0000123A	E771 0000 0806		00000014	611+	VL	v23, 0(R1)	use v23 to test decoder	
00001240 00001246	E766 7000 0E64 E760 9010 080E		00001210	612+ 613+	VSUM VST	V22, V22, V23, 0 V22, V103	test instruction (dest is a source) save v1 output	
00001240	ELOO SOIO OOOE		00001210	013+	101	VAA, VIUJ	save vi ouchuc	

DC

A(16)

result length

662 +

00001330

00001408
0000140E
00001414

L₀C

00001334

00001338

00001340

00001348

00001350

00001358

00001358

0000135E

00001364

0000136A

00001370

00001376

0000137C

00001380

00001380

00001380

00001388

00001390

00001398 000013A0

000013A8

000013B0

000013B0

000013B0

000013B4

000013B6

000013B7

000013B8

000013C0

000013C4

000013C8

000013CC

000013D0

000013D8

000013E0

000013E8

000013FC

00001402

00001418

00001418		
00001418	00020302	00020E0D
00001420	0000171A	00002316
00001428	FEFFFFFF	FFFFFFFF

07FB

ASMA Ver. 0.7.0 zvector-e7-24-SumAcross

ADDR1

000013B0

ADDR2

0000010

00000000

0000014

0000000

00001340

00000010

0000000

0000014

00000000

000013D8

STM

664+

666+

679

680

681

682

683 +

684+

686+

687 +

688+

689 +

690 +

691+

692 +

694+

696+

699+

700+

701+

702+

703 +

704 +

705+

707+

708

709

710

706+RE6

697 + *698 + X6

693+REA6

695+V106

685 + T6

667+*

668+X5

663+REA5

665+V105

OBJECT CODE

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 1E64

E760 5028 080E

0000070A 00001316

00001F22 00002B1E

01020304 05060708

090A0B0C 0D0E0F10

01020304 05060708

090A0B0C 0D0E0F00

E5E2E4D4 40404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 1E64

E760 5028 080E

000013F0

00001428

00001438

00000010

00001418

0006

00

01

07FB

00001380

00001428 FFFFFFFF FFFFFFF 00001430 090A0B0C 0D0E0F00 00001438 01020304 OCODOE0F 01020304 05060708 00001440

669+ **LGF** 670+ VL 671 +**LGF** 672+ VL 673 +**VSUM** 674 +**VST** 675 +BR 676+RE5 677 +678

R11 DC 0F **DROP R5** DC

DC

DS

DS

DS

DS

DC

DC

VRR_C VSUM, 1

DS **OFD** USING *, R5 DC A(X6)

DS

DS

DS **LGF**

VL

LGF

VL

VST

BR

DC

DC

DC

DC

DROP

VSUM

0F

R5

DC H' 6' DC X' 00' HL1'1' DC

CL8' VSUM DC DC A(RE6+16)DC A(RE6+32)DC A(16) DC A(RE6) DS

A(RE5)

gap

m4

gap

FD

FD

0F

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

v23, 0(R1)

V22, V105

V22, V22, V23, 1

XL16

FD **XL16**

FD $\mathbf{0F}$

R1, V2ADDR v22, 0(R1)R1, V3ADDR v23, 0(R1)

V22, V22, V23, 1 V22, V106 **R11**

return

xl16 expected result XL16' 0002030200020E0D 0000171A00002316'

load v3 source

save v1 output

XL16' FFFFFFFFFFFFFF 090A0B0C0D0E0F00'

use v23 to test decoder

v2XL16' 010203040C0D0E0F 0102030405060708' $\mathbf{v3}$

test instruction (dest is a source)

resul t

ASMA Ver.	0. 7. 0 zvector- e7-	24-SumAcros	S				03 Apr 2025 15:41:23 Page	18
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
				711	TIDD G	YIOTH A		
00001110				712		VSUM, 1		
00001448		00001440		713+	DS	OFD * DF	has for tost data and tost mouting	
00001448	00001400	00001448		714+	USING		base for test data and test routine	
00001448 0000144C	00001488			715+T7	DC	A(X7) H' 7'	address of test routine	
0000144C 0000144E	0007 00			716+ 717+	DC DC	N' 00'	test number	
0000144E 0000144F	01			717+ 718+	DC DC	HL1' 1'	m4	
00001441	E5E2E4D4 40404040			719+	DC	CL8' VSUM	instruction name	
00001450	000014C0			720+	DC	A(RE7+16)	address of v2 source	
00001100 0000145C	000014D0			721+	DC	A(RE7+32)	address of v3 source	
00001460	00000010			722+	DC	A(16)	result length	
00001464	000014B0			723+REA7	DC	A(RE7)	result address	
00001468	0000000 00000000			724 +	DS	FD		
00001470	0000000 00000000			725+V107	DS	XL16	gap V1 output	
00001478	0000000 00000000						•	
00001480	0000000 00000000			726+	DS	FD	gap	
00001488				727+* 728+X7	DS	OF		
00001488	E310 5010 0014		0000010	729+	LGF	R1, V2ADDR	load v2 source	
00001488 0000148E	E761 0000 0806		00000010	730+	VL	v22, 0(R1)	use v22 to test decoder	
00001494	E310 5014 0014		00000000	730+ 731+	LGF	R1, V3ADDR	load v3 source	
00001101 0000149A	E771 0000 0806		00000000	732+	VL	v23, 0(R1)	use v23 to test decoder	
000014A0	E766 7000 1E64			733+	VSUM	V22, V22, V23, 1	test instruction (dest is a source)	
000014A6	E760 5028 080E		00001470	734+	VST	V22, V107	save v1 output	
000014AC	07FB			735+	BR	R11	return	
000014B0				736+RE7	DC	OF	xl16 expected result	
000014B0				737+	DROP	R5	•	
000014B0	0001CEAE 00015223			738	DC	XL16' 0001CEAE0001	5223 0002F3E30002F7E8' result	
000014B8	0002F3E3 0002F7E8							
000014C0	F1E1D1C1 B1A19181			739	DC	XL16' F1E1D1C1B1A1	9181 FFFFFF0FFFFFF1' v2	
000014C8	FFFFFFF FFFFFF			71.0	D.C.	W 401 000 4 0 D 0 C 0 D 0 E	0004 0400000400000000000000000000000000	
000014D0				740	DC	XL16, 030A0R0C0D0E	0F01 F1F2F3F4F5F6F7F8' v3	
UUUU14D8	F1F2F3F4 F5F6F7F8			741				
				742	VRR C	VSUM, 1		
000014E0				743+	DS DS	OFD		
000014E0		000014E0		744+	USING		base for test data and test routine	
000014E0	00001520			745+T8	DC	A(X8)	address of test routine	
000014E4	0008			746 +	DC	H' 8'	test number	
000014E6	00			747+	DC	X' 00'		
000014E7	01			748+	DC	HL1' 1'	m4	
000014E8	E5E2E4D4 40404040			749 +	DC	CL8' VSUM	instruction name	
000014F0	00001558			750+	DC	A(RE8+16)	address of v2 source	
000014F4	00001568			751+	DC	A(RE8+32)	address of v3 source	
000014F8	00000010			752+ 752+DEAQ	DC DC	A(16)	result length	
000014FC 00001500	00001548 00000000 00000000			753+REA8 754+	DC DS	A(RE8) FD	result address	
00001500	00000000 00000000			754+ 755+V108	DS DS	XL16	gap V1 output	
00001508				73377100	טע	ALIU	vi ouchuc	
00001518	0000000 0000000			756+	DS	FD	gap	
				757+*			0-r	
00001520				758+X8	DS	0F		
00001520	E310 5010 0014		00000010	759+	LGF	R1, V2ADDR	load v2 source	
00001526	E761 0000 0806		0000000	760 +	VL	v22, 0(R1)	use v22 to test decoder	
0000152C	E310 5014 0014		0000014	761 +	LGF	R1, V3ADDR	load v3 source	

DC

H' 10'

test number

810 +

00001614

000A

test instruction (dest is a source)

save v1 output

xl16 expected result

return

ASMA Ver. 0.7.0 zvector-e7-24-SumAcross

ADDR1

000016A8

ADDR2

0000010

00000000

0000014

0000000

00001638

0000010

0000000

0000014

00000000

000016D0

STM

811+

812 +

813+

814+

815+

816+

818+

820+

823+

824+

825+

826+

827+

828+

829+

831 +

832

833

834

835 836

837 +

838+

840 +

841 +

842+

843+

844+

845+

846+

848+

850+

853+

854+

855+

856+

857+

858+

859+

861 +

860+RE11

851+* 852+X11

847+REA11

849+V1011

839+T11

830+RE10

821+*

822+X10

817+REA10

819+V1010

DC

DC

DC

DC

DC

DC

DC

DS

DS

DS

DC

DS

DS

DS

DS

VST

BR

DC

DROP

VSUMG V22, V22, V23, 1

R11

0F

R5

V22, V1011

OBJECT CODE

E5E2E4D4 C7404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 1E65

E760 5028 080E

00000000 00040E0B

0000000 0000372C

FFFFFFF FFFFFFF

090A0B0C 0D0E0F00

01020304 OCODOE0F

01020304 05060708

E5E2E4D4 C7404040

0000000 00000000

0000000 00000000

0000000 00000000

0000000 00000000

E310 5010 0014

E761 0000 0806

E310 5014 0014

E771 0000 0806

E766 7000 1E65

E760 5028 080E

07FB

000016E8

00001720

00001730

0000010

00001710

000B

00

01

07FB

L₀C

00001616 00

01

00001688

00001698

0000010

00001678

00001617

00001618

00001620

00001624

00001628

0000162C

00001630

00001638

00001640

00001648

00001650

00001650

00001656

0000165C

00001662

00001668

0000166E

00001674

00001678

00001678

00001678

00001680

00001688 00001690

00001698

000016A0

000016A8

000016A8

000016A8

000016AC

000016AE

000016AF

000016B0

000016B8

000016BC

000016C0

000016C4

000016C8

000016D0

000016D8

000016E0

000016E8 000016E8

000016EE

000016F4

000016FA

00001700

00001706

0000170C

00001710

	0. 7. 0 zvector- e7- 2-						03 Apr 2025	15: 41: 23	Page	21
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00001710 00001718	00000000 000315C5 00000000 0004F7F4			862	DC	XL16' 0000000000031	5C5 00000000004F7F4'	resul t		
00001720	F1E1D1C1 B1A19181 FFFFFFFF FFFFFFF			863	DC	XL16' F1E1D1C1B1A19	181 FFFFFFFFFFFFF	v2		
00001730	090A0B0C 0D0E0F01 F1F2F3F4 F5F6F7F8			864	DC	XL16' 090A0B0C0D0E0	F01 F1F2F3F4F5F6F7F8'	v3		
00001.00				865 866	VRR C	VSUMG, 1				
00001740 00001740		00001740		867+ 868+	DS USING	OFD	base for test data and t	tost routin	0	
00001740	00001780	00001740		869+T12	DC	A(X12)	address of test routine	test Toutin	E	
00001744 00001746	000C 00			870+ 871+	DC DC	H' 12' X' 00'	test number			
00001747 00001748	01 E5E2E4D4 C7404040			872+ 873+	DC DC	HL1' 1'	m4 instruction name			
00001750	000017B8			874+	DC	A(RE12+16)	address of v2 source			
00001754 00001758	000017C8 00000010			875+ 876+	DC DC		address of v3 source result length			
0000175C 00001760	000017A8 00000000 00000000			877+REA12 878+	DC DS	A(RE12)	result address			
00001768	0000000 00000000			879+V1012	DS DS	XL16	gap V1 output			
00001770 00001778	00000000 00000000 0000000 00000000			880+	DS	FD	gap			
				881+*			8°°P			
00001780 00001780	E310 5010 0014		0000010	882+X12 883+		•	load v2 source			
00001786 0000178C	E761 0000 0806 E310 5014 0014		00000000 0000014	884+ 885+		R1, V3ÀDDR	use v22 to test decoder load v3 source			
$\begin{array}{c} 00001792 \\ 00001798 \end{array}$	E771 0000 0806 E766 7000 1E65		00000000	886+ 887+	VL VSUMG	V22, V22, V23, 1	use v23 to test decoder test instruction (dest	is a sourc	e)	
0000179E 000017A4	E760 5028 080E 07FB		00001768	888+ 889+	VST BR	V22, V1012 R11	save v1 output return			
000017A8 000017A8				890+RE12 891+	DC		xl16 expected result			
000017A8	00000000 0000372C			892	DC		72C 00000000003E2D4'	resul t		
000017B0 000017B8 000017C0	00000000 0003E2D4 090A0B0C 0D0E0F00 F1F2F3F4 F5F6F7F8			893	DC	XL16' 090A0B0C0D0E0	F00 F1F2F3F4F5F6F7F8'	v2		
000017C8	01020304 05060708 090A0B0C 0D0E0F00			894	DC	XL16' 0102030405060	708 090A0B0C0D0E0F00'	v3		
00001720				895						
				896 *Wordword 897	VRR_C	VSUMG, 2				
000017D8 000017D8		000017D8		898+ 899+	DS USI NG	0FD *. R5	base for test data and t	test routin	e	
000017D8 000017DC	00001818 000D	3001710		900+T13 901+		A(X13)	address of test routine test number	Jose Toucill	-	
000017DE	00			902+	DC	X' 00'				
000017DF 000017E0	02 E5E2E4D4 C7404040			903+ 904+	DC DC	CL8' VSUMG'	m4 instruction name			
000017E8 000017EC	00001850 00001860			905+ 906+	DC DC		address of v2 source address of v3 source			
000017F0	00000010			907+	DC	A(16)	result length			
000017F4 000017F8 00001800	00001840 00000000 00000000 00000000 00000000			908+REA13 909+ 910+V1013	DC DS DS		result address gap V1 output			
					-					

ASWA Ver.	0. 7. 0 zvector- e 7- 2	4-Sumacros	S				U3 Apr 2025	15: 41: 23 Pa	age zz
LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
00001808 00001810	00000000 00000000 00000000 00000000			911+	DS	FD	gap		
00001818 00001818 0000181E 00001824 0000182A	E310 5010 0014 E761 0000 0806 E310 5014 0014 E771 0000 0806		00000010 00000000 00000014 00000000	912+* 913+X13 914+ 915+ 916+ 917+	DS LGF VL LGF VL	OF R1, V2ADDR v22, O(R1) R1, V3ADDR v23, O(R1)	load v2 source use v22 to test decoder load v3 source use v23 to test decoder		
0000182A 00001830 00001836 0000183C	E766 7000 2E65 E760 5028 080E 07FB		00001800	917+ 918+ 919+ 920+	VSUMG VST BR	V22, V22, V23, 2 V22, V1013	test instruction (dest save v1 output return	is a source)
00001830 00001840 00001840	00000000 0B0E1114			921+RE13 922+ 923	DC DROP DC	OF R5	xl16 expected result	result	
00001848 00001850 00001858	00000000 2326291C 01020304 05060708 090A0B0C 0D0E0F10			924	DC		O708 O90A0B0C0D0E0F10'	v2	
00001860 00001868	01020304 05060708 090A0B0C 0D0E0F00			925 926	DC	XL16' 0102030405060	0708 090A0B0C0D0E0F00'	v3	
00001870 00001870		00001870		927 928+ 929+	DS USING	•	base for test data and	test routine	
00001870 00001874 00001876	000018B0 000E 00			930+T14 931+ 932+	DC DC DC	A(X14) H' 14' X' 00'	address of test routine test number		
00001877 00001878 00001880	02 E5E2E4D4 C7404040 000018E8			933+ 934+ 935+	DC DC DC	HL1' 2' CL8' VSUMG' A(RE14+16)	m4 instruction name address of v2 source		
00001884 00001888 0000188C	000018F8 00000010 000018D8			936+ 937+ 938+REA14	DC DC DC	A(RE14+32) A(16) A(RE14)	address of v3 source result length result address		
00001890 00001898 000018A0	00000000 00000000 0000000 00000000 000000			939+ 940+V1014	DS DS	FD XL16	gap V1 output		
000018A8 000018B0	00000000 00000000			941+ 942+* 943+X14	DS DS_	of	gap		
000018B0 000018B6 000018BC	E310 5010 0014 E761 0000 0806 E310 5014 0014		00000010 00000000 00000014	944+ 945+ 946+	LGF VL LGF	R1, V3ADDR	load v2 source use v22 to test decoder load v3 source		
000018C2 000018C8 000018CE	E771 0000 0806 E766 7000 2E65 E760 5028 080E		00000000 00001898	947+ 948+ 949+	VST	V22, V22, V23, 2 V22, V1014	use v23 to test decoder test instruction (dest save v1 output	is a source)
000018D4 000018D8 000018D8	07FB			950+ 951+RE14 952+	BR DC DROP	OF R5	return xl16 expected result	_	
000018D8 000018E0 000018E8	00000002 0C0D0E0D 00000000 1B1E2114 FFFFFFFF FFFFFFF			953 954	DC DC		DEOD 000000001B1E2114' FFFF 090A0B0C0D0E0F00'	resul t v2	
000018F0 000018F8 00001900	090A0B0C 0D0E0F00 01020304 0C0D0E0F 01020304 05060708			955	DC	XL16' 010203040C0D0	DEOF 0102030405060708'	v3	
00001908				956 957 958+	VRR_C DS	VSUMG, 2 OFD			

ASNA Ver.	0. 7. 0 Zvector- e7- 2	24- Sunacros	S				US API 2025	15: 41: 25 Pa	ge 23
LOC	OBJECT CODE	ADDR1	ADDR2	STMF					
00001908		00001908		959+	USING	* R 5	base for test data and	test routine	
00001908	00001948	00001000		960+T15	DC	A(X15)	address of test routine		
0000190C	000F			961+	DC	H' 15'	test number		
0000190E	0001			962+	DC	X' 00'	test number		
	02			962+ 963+		А UU III 1 ! 9 !	mA		
0000190F					DC	HL1'2'	m4		
00001910	E5E2E4D4 C7404040			964+	DC	CL8' VSUMG'	instruction name		
00001918	00001980			965+	DC	A(RE15+16)	address of v2 source		
0000191C	00001990			966+	DC	A(RE15+32)	address of v3 source		
00001920	00000010			967+	DC	A(16)	result length		
00001924	00001970			968+REA15	DC	A(RE15)	result address		
00001928	0000000 00000000			969+	DS	FD	gap V1 output		
00001930	0000000 00000000			970+V1015	DS	XL16	V1 output		
00001938	00000000 00000000								
00001940	0000000 00000000			971+	DS	FD	gap		
				972+*					
00001948				973+X15	DS	OF			
00001948	E310 5010 0014		00000010	974+	LGF	R1, V2ADDR	load v2 source		
0000194E	E761 0000 0806		00000000	975+	VL	v22, 0(R1)	use v22 to test decoder		
00001954	E310 5014 0014		00000014	976+	LGF	R1, V3ADDR	load v3 source		
0000195A	E771 0000 0806		00000000	977+	VL	v23, 0(R1)	use v23 to test decoder		
00001960	E766 7000 2E65			978+		V22, V22, V23, 2	test instruction (dest		
00001966	E760 5028 080E		00001930	979+	VST	V22, V1015	save v1 output	22 2 20 20 200)	
0000196C	07FB		00001000	980+	BR	R11	return		
00001970	0.12			981+RE15	DC	0F	xl 16 expected result		
00001970				982+	DROP	R5	Allo expected result		
00001970	00000001 B0917243			983	DC		7243 00000002F5F6F7D9'	resul t	
00001978	00000002 F5F6F7D9			J U J	ЪС	ALIO OOOOOOTBOSI	7245 00000002151617 D 5	1 CSu1 C	
00001970	F1E1D1C1 B1A19181			984	DC	YI 16' F1F1D1C1R1A1	9181 FFFFFFF0FFFFFF1'	v2	
00001988	FFFFFFFO FFFFFFF1			J U 1	ЪС	ALIO IILIDICIDIAI		∀ ≈	
00001980	090A0B0C 0D0E0F01			985	DC	YI 16' 090A0R0C0D0F	OF01 F1F2F3F4F5F6F7F8'	v3	
00001998	F1F2F3F4 F5F6F7F8			303	ьс	ALIO OSOAOBOCODOLO	0101 1112131413101710	VJ	
00001330	11121314 13101716			986					
				987	VDD C	VSUMG, 2			
000019A0				988+	DS	OFD			
000019A0 000019A0		000019A0		989+	USI NG		base for test data and	toot moutine	
	000010E0	UUUUTSAU							
000019A0	000019E0			990+T16	DC	A(X16)	address of test routine		
000019A4	0010			991+	DC	H' 16'	test number		
000019A6	00			992+	DC	X' 00'	4		
000019A7	02			993+	DC	HL1'2'	m4		
000019A8	E5E2E4D4 C7404040			994+	DC	CL8' VSUMG'	instruction name		
000019B0	00001A18			995+	DC	A(RE16+16)	address of v2 source		
000019B4	00001A28			996+	DC	A(RE16+32)	address of v3 source		
000019B8	00000010			997+	DC	A(16)	result length		
000019BC	00001A08			998+REA16	DC	A(RE16)	result address		
000019C0	00000000 00000000			999+	DS	FD	gap V1 output		
000019C8	0000000 00000000			1000+V1016	DS	XL16	V1 output		
000019D0	0000000 00000000								
000019D8	0000000 00000000			1001+	DS	FD	gap		
				1002+*					
000019E0				1003+X16	DS	OF			
000019E0	E310 5010 0014		00000010	1004+	LGF	R1, V2ADDR	load v2 source		
000019E6	E761 0000 0806		0000000	1005+	VL	v22, 0(R1)	use v22 to test decoder		
000019EC	E310 5014 0014		0000014	1006+	LGF	R1, V3ÀDDR	load v3 source		
000019F2	E771 0000 0806		00000000	1007+	VL	v23, 0(R1)	use v23 to test decoder		
000019F8	E766 7000 2E65			1008+		V22, V22, V23, 2	test instruction (dest		
000019FE	E760 5028 080E		000019C8	1009+	VST	V22, V1016	save v1 output		

ASMA Ver.	0. 7. 0 zvector- e7- 2	4-SumAcros	S				03 Apr 2025	15: 41: 23	Page	24
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
00001A04	07FB			1010+	BR	R11	return			
00001A08				1011+RE16	DC	OF	xl16 expected result			
00001A08				1012+	DROP	R5		_		
00001A08	00000000 1B1E2114			1013	DC	XL16' 000000001B1E	2114 00000001F4F7FAEC'	resul t		
00001A10	00000001 F4F7FAEC				- a					
00001A18				1014	DC	XL16' 090A0B0C0D0E	0F00 F1F2F3F4F5F6F7F8'	v2		
	F1F2F3F4 F5F6F7F8			1015	D.C.	WI 101010000010700	0700 0001000000000000000	0		
	01020304 05060708			1015	DC	XL16 010203040506	0708 090A0B0C0D0E0F00'	v3		
00001A30	O9OAOBOC ODOEOFOO			1016						
				1010						
						ector Sum Across Q				
				1019 *	-					
				1020 *Word						
				1021	VRR_C	VSUMQ, 2				
00001A38				1022+	DS	OFD				
00001A38		00001A38		1023+		*, R 5	base for test data and		ne	
00001A38				1024+T17		A(X17)	address of test routine			
00001A3C	0011			1025+	DC	H' 17'	test number			
00001A3E	00			1026+	DC	X' 00'	4			
00001A3F				1027+ 1028+	DC DC	HL1'2'	m4			
00001A40 00001A48	E5E2E4D4 D8404040 00001AB0			1028+ 1029+	DC DC	CL8' VSUMQ' A(RE17+16)	instruction name address of v2 source			
00001A48				1029+	DC	A(RE17+10) A(RE17+32)	address of v3 source			
00001A4C				1031+	DC	A(16)	result length			
00001A54	00001AA0			1032+REA17	DC	A(RE17)	result address			
00001A58	00000000 00000000			1033+	DS	FD				
00001A60	00000000 00000000			1034+V1017	DS	XL16	gap V1 output			
00001A68							•			
00001A70	00000000 00000000			1035+	DS	FD	gap			
00004470				1036+*	D.C.	0.77				
00001A78	E010 7010 0014		00000010	1037+X17	DS	OF	1 1 0			
00001A78	E310 5010 0014 E761 0000 0806		$0000010 \\ 0000000$		LGF	R1, V2ADDR v22, O(R1)	load v2 source use v22 to test decoder			
00001A7E	E310 5014 0014		00000000	1039+ 1040+	VL LGF	R1, V3ADDR	load v3 source			
00001A8A	E771 0000 0806		00000014	1041+	VL	v23, O(R1)	use v23 to test decoder			
00001A90	E766 7000 2E67		0000000	1042+		V22, V22, V23, 2	test instruction (dest		ce)	
00001A96	E760 5028 080E		00001A60	1043+	VST	V22, V1017	save v1 output		,	
00001A9C	07FB			1044+	BR	R11	return			
00001AA0				1045+RE17	DC	0F	xl16 expected result			
00001AA0	000000000000000000000000000000000000000			1046+	DROP	R5	0000 0000000000000000000000000000000000	-		
00001AA0	00000000 00000000			1047	DC	XL16' 0000000000000	0000 00000000292E3328'	resul t		
00001AA8	00000000 292E3328			1040	D.C	VI 101010000040500	0700 00010000000000000101	0		
00001AB0 00001AB8	01020304 05060708 090A0B0C 0D0E0F10			1048	DC	AL10 010203040300	0708 090A0B0C0D0E0F10'	v2		
00001AB8	01020304 05060708			1049	DC	XI 16' 010203040506	0708 090A0B0C0D0E0F00'	v3		
00001AC8	090A0B0C 0D0E0F00			1010	20	ALLO VIUWUUUTUUU	O. OO OOOMODOCODOLOI OO	***		
55551100				1050						
				1051	VRR_C	VSUMQ, 2				
00001AD0				1052+	DS	OFD				
00001AD0		00001AD0		1053+	USING		base for test data and		ne	
00001AD0	00001B10			1054+T18	DC	A(X18)	address of test routine			
00001AD4	0012			1055+	DC	H' 18'	test number			
00001AD6 00001AD7	00 02			1056+ 1057+	DC DC	X' 00' HL1' 2'	m/			
00001AD7	E5E2E4D4 D8404040			1057+ 1058+	DC DC	CL8' VSUMQ'	m4 instruction name			
OUUTINO	LULALIDI DUIUIUIU			1000	DC	OLO VOUNA	instruction hane			

DC

DC

XL16' 000000000000000 0000004997A5B38'

XL16' F1E1D1C1B1A19181 FFFFFFFFFFFFFFFF

result

v2

1107

1108

00001BD0

00001BD8

00001BE0

0000000 00000000

00000004 997A5B38

F1E1D1C1 B1A19181

FD

gap

DS

1156+

1157+*

00001CD0

00001D10	
00001CR	
1165+ BR R11	s a source)
00001D00	
1169 DC XL16' 0102030405060708 090A0B0C 0D0E0F10' v2	result
1171	72
1172	⁷ 3
00001D30 00001D70 1175+T22 DC A(X22) address of test routine test number 00001D36 00 1176+ DC H'22' test number 00001D37 03 1178+ DC HL1'3' m4 00001D40 00001D40 00001D40 00001D40 instruction name 00001D40 00001D88 1180+ DC A(RE22+16) address of v2 source 00001D40 00001D8 1181+ DC A(RE22+32) address of v3 source 00001D40 00001D8 1182+ DC A(RE22) result length 00001D40 00001D98 1183+REA22 DC A(RE22) result address 00001D50 00000000 00000000 1184+ DS FD gap 00001D60 00000000 00000000 1186+ DS FD gap 00001D70 E310 5010 0014 0000010 1189+ LGF R1, V2ADDR load v2 source 00001D76 E761 0000 </td <td></td>	
00001D38 E5E2E4D4 D8404040 1179+ DC CL8' VSUMQ' instruction name 00001D40 00001D48 1180+ DC A(RE22+16) address of v2 source 00001D44 00001D88 1181+ DC A(RE22+32) address of v3 source 00001D40 00001D40 1182+ DC A(16) result length 00001D50 00000000 1184+ DS FD gap 00001D50 00000000 00000000 1185+V1022 DS XL16 V1 output 00001D60 00000000 00000000 1186+ DS FD gap 00001D70 E310 5010 0014 00000000 1189+ LGF R1, V2ADDR load v2 source 00001D70 E761 0000 0806 00000000 1190+ VL v22, 0(R1) use v22 to test decoder 00001D7C E310 5014 0014 00000014 1191+ LGF R1, V3ADDR load v3 source	st routine
00001D48 00000010 1182+ DC A(16) result length 00001D50 00000000 00000000 1184+ DS FD gap 00001D58 00000000 00000000 1185+V1022 DS XL16 V1 output 00001D60 00000000 00000000 1186+ DS FD gap 00001D70 1188+X22 DS OF 00001D70 E310 5010 0014 00000000 1189+ LGF R1, V2ADDR load v2 source 00001D76 E761 0000 0806 00000000 1190+ VL v22, 0(R1) use v22 to test decoder 00001D7C E310 5014 0014 00000014 1191+ LGF R1, V3ADDR load v3 source	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
1187+* 00001D70 1188+X22 DS 0F 00001D70 E310 5010 0014 00000010 1189+ 10ad v2 source 00001D76 E761 0000 0806 00000000 1190+ 00001D7C E310 5014 0014 00000014 1191+ 1000000000 1190+ 1000000000000000000000000000000000	
00001D70 E310 5010 0014 00000010 1189+ LGF R1, V2ADDR load v2 source 00001D76 E761 0000 0806 00000000 1190+ VL v22, 0(R1) use v22 to test decoder 00001D7C E310 5014 0014 00000014 1191+ LGF R1, V3ADDR load v3 source	
00004D00 TMM4 0000 0000 0000 0000000 4400 TIT 00 0(D4) 00 1 1	
00001D82 E771 0000 0806 0000000 1192+ VL v23, 0(R1) use v23 to test decoder 00001D88 E766 7000 3E67 1193+ VSUMQ V22, V22, V23, 3 test instruction (dest is save v1 output 00001D8E E760 5028 080E 00001D58 1194+ VST V22, V1022 save v1 output	s a source)
00001D94 07FB 1195+ BR R11 return 00001D98 00001D98 1196+RE22 DC 0F xl 16 expected result 1197+ DROP R5	
00001DA0	resul t
00001DA8 FFFFFFF FFFFFFF 1199 DC XL16' FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	
1201 1202 VRR_C VSUMQ, 3 00001DC8 1203+ DS 0FD	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	est routine

1256+RE24

1257 +

DC

DROP

0F

R5

xl16 expected result

00001EC8

00001EC8


	0. 7. 0 zvector- e7							00 Apr 20/	25 15: 41: 23	Tuge	31
LOC	OBJECT CODE	ADDR1	ADDR2	STMT							
		00000016	00000001	1349 V22	EQU	22					
		00000017 00000018	00000001	1350 V23 1351 V24	EQU EQU	23 24					
		00000019	00000001	1352 V25	EQU	25 26					
		0000001A 0000001B	00000001	1353 V26 1354 V27	EQU EQU	20 27					
		0000001C	00000001	1355 V28 1356 V29	EQU FOU	28 29					
		000001E	00000001	1357 V30	EQU	22 23 24 25 26 27 28 29 30 31					
		000001F	00000001	1358 V31 1359	EQU	31					
				1360	END						

													-				ge :
SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERE	CNCES											
EGI N	I	00000200	2	157	123	153	154	155									
TLRO	$\bar{\mathbf{F}}$	0000048C	4	352	167	168	169	170									
ECNUM	Ĉ	00001073	16	403	267	269	275	277									
TEST	4	00000000	64	417	216	~00	2.0	~									
TESTS	F	00001F00	4	1268	209												
OIT	X	00001100	18	398	268	276											
DTEST	I	00001047 0000031E	1	253	214	210											
J	Ť	0000031E	4	342	202	256											
JPSW	D	00000470	8	342	342	230											
AILCONT	U	00000400 0000030E	0	243	342												
	F	0000030E 00001000	1	380	945	254											
ILED			4		245	234											
ILMSG	U	0000030A	1	237	227												
ILPSW	D	00000478	8	344	346												
ILTEST	Į.	00000488	4	346	257	101	100										
80001	F	00000280	8	186	190	191	193										
AGE	1	00000000	8048	0	005	000	0.07										
	U	00000400		364	365	366	367										
34	Ü	00010000	1	366	0=4												
	U	00000007	1	421	274												
	Ū	00100000	1	367													
SG	Ī	000003A8	4	302	201	285											
GCMD	C	000003F6	9	332	315	316											
GMSG	C	000003FF	95	333	309	330	307										
GMVC	I	000003F0	6	330	313												
SGOK	I	000003BE	2	311	308												
GRET	I	000003DE	4	326	319	322											
SGSAVE	\mathbf{F}	000003E4	4	329	305	326											
EXTE7	U	000002D4	1	211	230	248											
PNAME	C	8000000	8	423	272												
IGE	U	00001000	1	365													
RT3	C	0000105D	18	401	268	269	270	276	277	278							
RTLINE	C	00001008	16	386	393	284											
RTLNG	U	000003F	1	393	283												
RTM4	C	00001044	2	391	278												
RTNAME	C	00001033	8	389	272												
RTNUM	Č	00001018	3	387	270												
)	Ü	00000000	Ĭ	1306	117	167	170	190	192	193	194	199	218	219	244	245	282
			•		283	286	302	305	307	309	311	326	~-0	0		., _0	
	U	0000001	1	1307	200	225	226	254	255	284	316	330	548	549	550	551	578
•	· ·	0000001	-	100.	579	580	581	608	609	610	611	638	639	640	641	669	670
					671	672	699	700	701	702	729	730	731	732	759	760	761
					762	793	794	795	796	823	824	825	826	853	854	855	856
					883	884	885	886	914	915	916	917	944	945	946	947	974
					975	976	977	1004	1005	1006	1007	1038	1039	1040	1041	1068	1069
						1071	1098	1099	1100	1101	1128	1129	1130	1131		1160	1161
						1189	1190	1191	1192	1219	1220	1221	1222	1249		1251	1252
.0	U	000000A	1	1316	155	164	165	1101	1106	1~10	1~~0	1~~1	- ~~~	1~10	1~00	1~01	1~0~
1	Ü	0000000A	1	1317	222	223	554	584	614	644	675	705	735	765	799	829	859
1	U	OUUUUUU	1	1317	889	920	950	980	1010	1044	1074	1104	1134	1165		1225	1255
9	U	000000C	1	1318	209	920 212	930 229	980 247	1010	1044	10/4	1104	1134	1103	1193	1223	1233
2			1		LUY	212	LLY	241									
3	U	000000D	1	1319													
4	U	000000E	1	1320	മാര	969	oon	200									
5	U	000000F	<u> </u>	1321	238	263	289	290	075	000	005	000	200	205	011	910	010
2	U	0000002	1	1308	201	266	267	274	275	282	285	286	303	305	311	312	313
3		0000000		4000	315	321	326	327									
	U	00000003	1	1309													

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES											
	••		_	4040													
4	U	00000004		1310	010	010	010	004	000	700		700	700	700	010	000	0.40
5	U	00000005	1	1311	212	213	216	264	288	533	556	563	586	593	616	623	646
					654	677	684	707	714	737	744	767	778	801	808	831	838
					861	868	891	899	922	929	952	959	982	989	1012	1023	1046
					1053 1257	1076	1083	1106	1113	1136	1144	1167	1174	1197	1204	1227	1234
6	U	0000006	1	1312	1237												
7	Ŭ	00000007	ī	1313													
8	U	8000000	1	1314	153	157	158	159	161								
9	U	00000009	1	1315	154	161	162	164									
E1	F	00001120	4	555	539	540	542										
E10	F	00001678	4	830	814	815	817										
E11	F	00001710	4	860	844	845	847										
E12	F	000017A8	4	890	874	875	877										
E13	\mathbf{F}	00001840	4	921	905	906	908										
E14	<u>F</u>	000018D8	4	951	935	936	938										
E15	<u> </u>	00001970	4	981	965	966	968										
E16	F	00001A08	4	1011	995	996	998										
E17	F	00001AA0	4	1045	1029	1030	1032										
E18	F	00001B38	4	1075	1059	1060	1062										
E19	F	00001BD0	4	1105	1089	1090	1092										
E2	r F	000011B8	4	585	569	570	572										
E20	F	00001C68	4	1135	1119	1120	1122										
E21 E22	F F	00001D00 00001D98	4	1166 1196	1150 1180	1151 1181	1153 1183										
E23	F	00001D38	4 4	1226	1210	1211	1213										
E24	F	00001E30	4	1256	1240	1241	1243										
E3	F	00001250	4	615	599	600	602										
E4	F	00001250 000012E8	4	645	629	630	632										
E5	F	00001220	4	676	660	661	663										
E6	F	00001333	4	706	690	691	693										
E7	F	00001110 000014B0	$\overline{4}$	736	720	721	723										
E8	F	00001548	4	766	750	751	753										
E9	$ar{\mathbf{F}}$	000015E0	$\bar{4}$	800	784	785	787										
EA1	Ā	000010D4	$ar{4}$	542													
EA10	A	0000162C	4	817													
EA11	A	000016C4	4	847													
EA12	A	0000175C	4	877													
EA13	A	000017F4	4	908													
EA14	A	0000188C	4	938													
EA15	A	00001924	4	968													
EA16	A	000019BC	4	998													
EA17	A	00001A54	4	1032													
EA18	A	00001AEC	4	1062													
EA19	A	00001B84	4	1092													
EA2	A	0000116C	4	572													
EA20	A	00001C1C	4	1122													
EA21	A	00001CB4	4	1153													
EA22	A	00001D4C	4	1183													
EA23 EA24	A	00001DE4 00001E7C	4	1213 1243													
EA24 EA3	A	00001E7C 00001204	4	602													
EA4	A	00001204 0000129C	4	632													
EA5	A	00001290	4	663													
EA6	A	00001334 000013CC	4	693													
EA7	A	00001366	4	723													

CVA POOT	(E)E (FA E)	- e7- 24- SumA		Deres	District	arc							03 Apr	~~~	10. 11.	20 10	ge
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFEREN	ES											
.011	X	000016D0	16	849	858												
.012	X	00001768	16	879	888												
.013	X	00001800	16	910	919												
.014	X	00001898	16	940	949												
.015 .016	X X	00001930 000019C8	16 16	970 1000	979 1009												
017	X	000019C8	16	1034	1009												
018	X	00001A00	16	1064	1073												
019	X	00001HO	16	1094	1103												
.02	X	00001178	16	574	583												
.020	X	00001C28	16	1124	1133												
.021	X	00001CC0	16	1155	1164												
022	X	00001D58	16	1185	1194												
.023	X	00001DF0	16	1215	1224												
024	X	00001E88	16	1245	1254												
.03	X	00001210	16	604	613												
.04	X	000012A8	16	634	643												
.05	X	00001340	16	665	674												
.06 .07	X X	000013D8 00001470	16 16	695 725	704 734												
.08	X	00001470	16	755	764 764												
.09	X	00001500 000015A0	16	789	79 1												
OUTPUT	X	00000028	16	429	226												
,	Ü	00000002	1	1329	220												
20	Ū	0000014	1	1347													
21	U	0000015	1	1348													
22	U	0000016	1	1349			553 700	579 703	582 704	583 730	609 733	612 734	613 760	639 763	642 764	643 794	670 797
							827	828	854	857	858	884	887	888	915	918	919
							949	975	978	979	1005	1008	1009	1039	1042	1043	1069
							099	1102	1103	1129	1132	1133	1160	1163	1164	1190	1193
							223	1224	1250	1253	1254						
23	U	0000017	1	1350			581	582	611	612	641	642	672	673	702	703	732
							763	796	797	826	827	856	857	886	887	917	918
							977	978	1007	1008	1041	1042	1071	1072	1101	1102	1131
	***	00000010		1051	1132 1	162 1	163	1192	1193	1222	1223	1252	1253				
24	U	00000018	1	1351													
25	U	00000019	1 1	1352													
26 27	U	0000001A 0000001B	1	1353 1354													
28	U	0000001B	1	1354													
29	Ü	0000001C	1	1356													
ADDR	Ă	00000012	$\stackrel{f i}{4}$	424	548	578	608	638	669	699	729	759	793	823	853	883	914
	•	3000010	•				004	1038	1068	1098	1128	1159	1189	1219	1249		
	U	0000003	1	1330													
80	U	000001E	1	1357													
81	U	000001F	1	1358													
SADDR	A	0000014	4	425			610	640	671	701	731	761	795	825	855	885	916
					946	976 1	006	1040	1070	1100	1130	1161	1191	1221	1251		
	U	00000004	1	1331													
	U	00000005	1	1332													
	U	00000006	1	1333													
	U	00000007	1	1334													
	U	00000008	1	1335													
	Ü	0000009	1	1336													

SMA Ver. MACRO) zvect REFERE		24- SumAc	cross									03 Apr	2025	15: 41: 23	Page	37
HECK TABLE CR_C	69 493	176 1269	E01	501	001	CE O	600	710	740	770	900	000	000	907	007	057	007	1001
ck_C	448	531 1051	561 1081	591 1111	621 1142	652 1172	682 1202	712 1232	742	776	806	836	866	897	927	957	987	1021



MA Ver. 0.7.0	zvector-e7-24-SumAcross	03 Apr 2025 15:41:23 Page 39
STMF	FILE NAME	
/home/tn529/	/sharedvfp/tests/zvector-e7-24-SumAcross.asm	
NO ERRORS FOUNI	D **	