		20 SIII I CDO	ubl eByBi t	21 Apr 2025 13: 59: 40 Page
LOC	OBJECT CODE	ADDR1	ADDR2	STMF
				• ************************************
				2 ************************************
				4 * Zvector E7 instruction tests for VRI-d encoded:
				5 * 6 * E786 VSLD - Vector Shift Left Double By Bit
				7 * E787 VSRD - Vector Shift Right Double By Bit
				8 * 9 * James Wekel April 2025
				10 ************************************
				12 *********************
				13 *
				14 * basic instruction tests 15 *
				16 **********************
				17 * This program tests proper functioning of the z/arch E7 VRI-d 18 * Vector Shift Double By Bit (left and right) instructions.
				18 * Vector Shift Double By Bit (left and right) instructions. 19 *
				20 * Exceptions are not tested.
				21 * 22 * PLEASE NOTE that the tests are very SIMPLE TESTS designed to catch
				23 * obvious coding errors. None of the tests are thorough. They are
				24 * NOT designed to test all aspects of any of the instructions. 25 *
				26 **********************
				27 *
				28 * *Testcase zvector-e7-29-ShiftDoubleByBit 29 * *
				30 * * Zvector E7 instruction tests for VRI-d encoded:
				31 * * 32 * * E786 VSLD - Vector Shift Left Double By Bit
				33 * * E787 VSRD - Vector Shift Right Double By Bit
				34 * * 35 * * #
				36 * * # This tests only the basic function of the instructions.
				37 * * # Exceptions are NOT tested.
				38 * * # 39 * *
				40 * mainsize 2
				41 * numcpu 1 42 * sysclear
				43 * archlvl z/Arch
				44 *
				45 * loadcore "\$(testpath)/zvector-e7-29-ShiftDoubleByBit.core" 0x0 46 *
				47 * diag8cmd enable # (needed for messages to Hercules console)
				48 * runtest 2 49 * diag8cmd disable # (reset back to default)
				50 *
				51 * *Done 52 *
				52 * 53 **********************************

vA Ver.	0. 7. 0 zvector- e7-	Z9-ShiftDo	udi egagi t			21 Apr 2025 13: 59: 40 I	rage
.0C	OBJECT CODE	ADDR1	ADDR2	STMT			
				55 ****	************	********	***
				56 *	FCHECK Macro - Is a Facility Bit set	?	
				57 * 58 *	If the facility bit is NOT set, an m	essage is issued and	
				59 *	the test is skipped.		
				60 * 61 *	Fcheck uses RO, R1 and R2		
				62 *	relieck uses no, ni aliu nz		
				63 * eg.	FCHECK 134, 'vector-packed-decimal'		ala ala ala
				64 ***** 65	**************************************	*******	***
				66	FCHECK &BITNO, &NOTSETMSG		
				67 .*	&BITNO: facility b	it number to check	
				68 · * 69	&NOTSETMSG: 'facil LCLA &FBBYTE Facility bit	in Ryte	
				70	LCLA &FBBIT Facility bit		
				71	ICIA OI (O)	-	
				72 73 &L(1)	LCLA &L(8) SetA 128, 64, 32, 16, 8, 4, 2, 1 bit posi	tions within byte	
				74			
				75 &FBBY 76 &FBB	SETA &BITNO/8 SETA &L((&BITNO-(&FBBYTE*8))+1)		
				70 &FBB	MNOTE 0, 'checking Bit=&BITNO: FBBYTE	=&FBBYTE, FBBIT=&FBBIT'	•
				78	ŭ	,	
				79 80 *	B X&SYSNDX Echeck	data area	
				81 *	ski p m		
					DX DC C' Skipping tests: '	S	
				83 84	DC C&NOTSETMSG DC C' (bit &BITNO) is not install	ed. '	
				85 SKL&	DX EQU *-SKT&SYSNDX		
				86 * 87		ty bits	
				88 FB&S	DS FD gap X DS 4FD		
				89	DS FD gap		
				90 * 91 X&SYS			
				92	LA RO, ((X&SYSNDX-FB&SYSNDX)/8)-1		
				93		cility bits	
				94 95	XGR RO, RO		
				96	IC RO, FB&SYSNDX+&FBBYTE get fb	it byte	
				97	N RO, $=F'$ &FBBIT' is bit	set?	
				98 99 *	BNZ XC&SYSNDX		
				100 * fac	ty bit not set, issue message and exi	t	
				101 *			
				102 103	LA RO, SKL&SYSNDX messag LA R1, SKT&SYSNDX messag	e length e address	
				104	BAL R2, MSG		
				105 106	в ЕОЈ		
				106 107 XC&S			
				108	MEND		

ASMA Ver.	0. 7. 0 zvector- e7-2	29- Shi ftDou	bl eByBi t				21 Apr 2025 13: 59: 40 Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				110 ******* 111 * 112 ******	Low co	**************************************	***********	
00000000		00000000 00000000	0000181F	113 ZVE7TST 114	START		Low core addressability	
		00000140	00000000	115 116 SVOLDPSW	V EQU	ZVE7TST+X' 140'	z/Arch Supervisor call old PSW	
00000000 000001A0	0000001 80000000	00000000	000001A0	118 119	DC	ZVE7TST+X' 1A0' X' 000000018000000	z/Architecure RESTART PSW	
000001A8	00000000 00000200			120	DC	AD(BEGIN)		
000001B0 000001D0 000001D8	00020001 80000000 0000000 0000DEAD	000001B0	000001D0	122 123 124	DC	ZVE7TST+X' 1D0' X' 000200018000000 AD(X' DEAD')	z/Architecure PROGRAM CHECK PSW 00'	
000001E0		000001E0	00000200	126	ORG	ZVE7TST+X' 200'	Start of actual test program	
				128 ******* 129 *	*****	**************************************	**************************************	
				130 ******* 131 * 132 * Archi		************ e Mode: z/Arch	************	
				134 *	ster Usa	_		
				135 * R0 136 * R1-4	! (v	work) work)		
				137 * R5 138 * R6-R	27 (v	work)	ole - current test base	
				139 * R8 140 * R9	Fi Se	irst base registe econd base registe	r er	
				141 * R10 142 * R11	Tŀ	hird base register TTEST call return	r	
				143 * R12 144 * R13	E7	7TESTS register work)		
				145 * R14	Su	ubroutine call		
				146 * R15 147 * 148 ******	*****	econdary Subrouti: ********	ne call or work	
00000200 00000200		00000200 00001200		150 151		BEGIN, R8 BEGIN+4096, R9	FIRST Base Register SECOND Base Register	
00000200		00002200		152		BEGIN+8192, R10	THIRD Base Register	
00000200	0580			154 BEGIN	BALR		Initalize FIRST base register	
00000202 00000204	0680 0680			155 156	BCTR BCTR		Initalize FIRST base register Initalize FIRST base register	
	4190 8800 4190 9800		00000800 0000800	158 159 160		R9, 2048(, R8) R9, 2048(, R9)	Initalize SECOND base register Initalize SECOND base register	

ASMA Ver.	0. 7. 0 zvector- e7-2	29- Shi ftDou	bl eByBi t				21 Apr 2025 13: 59: 40 Page	4
LOC	OBJECT CODE	ADDR1	ADDR2	STM				
0000020E 00000212	41A0 9800 41A0 A800		00000800 00000800	161 162 163	LA LA	R10, 2048(, R9) R10, 2048(, R10)	Initalize THIRD base register Initalize THIRD base register	
00000216 0000021A	B600 83EC 9604 83ED		000005EC 000005ED	164 165	$\mathbf{0I}$	RO, RO, CTLRO CTLRO+1, X' 04'	Store CRO to enable AFP Turn on AFP bit	
0000021E 00000222	9602 83ED B700 83EC		000005ED 000005EC	166 167 168	0I LCTL		Turn on Vector bit Reload updated CRO	
				171 ******	***** rchi te *****	cture vector faci	**************************************	
00000226	47F0 80A8		000002A8	172 173 174+	FCHEC B	K 129, 'z/Archi tec X0001	ture vector facility'	
0000022A	40404040 E2928997			175+* 176+* 177+SKT0001	DC	C' Skipping to	Fcheck data area skip messgae ests: '	
0000023E 0000025C	A961C199 838889A3 404D8289 A340F1F2	000004E	00000001	178+ 179+ 180+SKL0001	DC DC EQU	C'z/Architecture C' (bit 129) is *-SKT0001	vector facility'	
00000278 00000280	0000000 00000000 0000000 00000000			181+* 182+ 183+FB0001	DS DS	FD 4FD	facility bits gap	
000002A0	00000000 00000000	000002A8	00000001	184+ 185+* 186+X0001	DS EQU	FD *	gap	
000002A8 000002AC 000002B0	4100 0004 B2B0 8080 B982 0000	000002/10	00000001 00000004 00000280	187+ 188+ 189+	LA	RO, ((X0001-FB000 FB0001 RO, RO	1)/8)-1 get facility bits	
000002B4 000002B8 000002BC	4300 8090 5400 83F4 4770 80D0		00000290 000005F4 000002D0	190+ 191+ 192+	IC N BNZ	RO, FB0001+16 RO, =F' 64' XC0001	get fbit byte is bit set?	
				193+* 194+* facili 195+*	ty bit	not set, issue m	essage and exit	
000002C0 000002C4 000002C8	4100 004E 4110 802A 4520 8308		0000004E 0000022A 00000508	196+ 197+ 198+	LA LA BAL	RO, SKL0001 R1, SKT0001 R2, MSG	message length message address	
000002CC	47F0 83D0	000002D0	000005D0 00000001	199+ 200+XC0001 201	B EQU	E0J *		
				202 ******* 203 * Is z/A	****** rchi te *****	cture vector-enha	**************************************	
000002D0	47F0 8158		00000358	205 206 207+	FCHEC B	K 135, 'vector-enh X0002	ancements facility 1'	
000002D4	40404040 E2928997			208+* 209+* 210+SKT0002	DC	C' Skipping to	Fcheck data area skip messgae ests: '	
000002E8 00000306	A58583A3 96996085 404D8289 A340F1F3	0000004E	00000001	211+ 212+ 213+SKL0002	DC DC EQU	C' vector-enhance C' (bit 135) is *-SKT0002	ments facility 1'	
00000328 00000330	00000000 00000000 00000000 00000000			214+* 215+ 216+FB0002	DS DS	FD 4FD	facility bits gap	

ASMA Ver.	0. 7. 0 zvector-e7-	29-Shi ftDou	bl eByBi t				21 Apr 2025 13: 59: 40 Page 6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT			
				269 ******	****	* * * * * * * * * * * * * * * * * * * *	**********
				270 *		Do tests in the I	E7TESTS table
				271 ******	****	*******	**********
00000430	58C0 8400		00000600	272 273	L	R12 , = A (E7TESTS)	get table of test addresses
0000430	3800 8400		0000000	274	ь	R12, =A(E71E313)	get table of test addresses
		00000434	00000001	275 NEXTE7	EQU	*	
00000434	5850 C000		00000000	276	L	R5, 0(0, R12)	get test address
00000438	1255		00000477	277	LTR	R5, R5	have a test?
0000043A	4780 827E		0000047E	278	BZ	ENDTEST	done?
0000043E		0000000		279 280	USTNC	E7TEST, R5	
0000043L		0000000		281	UDING	L'ILSI, NO	
0000043E	4800 5004		00000004	282	LH	RO, TNUM	save current test number
00000442	5000 8E04		00001004	283	ST	RO, TESTING	for easy reference
00000446	E710 8E94 0006		00001094	284 285	VL	V1, V1FUDGE	
00000440 0000044C	58B0 5000		00001034	286	L	R11, TSUB	get address of test routine
00000450	05BB		0000000	287	BALR	R11, R11	do test
				288		,	
00000452	E310 501C 0014	0000000	0000001C	289	LGF	R1, READDR	get address of expected result
00000458	D50F 5028 1000	00000028	00000000	290	CLC	V10UTPUT, O(R1)	valid?
0000045E	4770 826A		0000046A	291 292	BNE	FAILMSG	no, issue failed message
00000462	41C0 C004		0000004	293	LA	R12, 4(0, R12)	next test address
00000466	47F0 8234		00000434	294	B	NEXTE7	110110 0000 3441 000

ASMA Ver.	0. 7. 0 zvector-e7-2	9-Shi ftDou	bl eByBi t				21 Apr 2025 13: 59: 40 Page 9
LOC	OBJECT CODE	ADDR1	ADDR2	STM			
				361 ******** 362 * 363 * 364 ******		HERCULES MESSAGE poin R2 = return address	**************************************
00000508 0000050C	4900 8404 07D2		00000604	366 MSG 367	CH BNHR	RO, =H' O' R2	Do we even HAVE a message? No, ignore
0000050E	9002 8344		00000544	369	STM	RO, R2, MSGSAVE	Save registers
00000512 00000516 0000051A	4900 8406 47D0 831E 4100 005F		00000606 0000051E 0000005F	371 372 373	CH BNH LA	RO, =AL2(L' MSGMSG) MSGOK RO, L' MSGMSG	Message length within limits? Yes, continue No, set to maximum
0000051E 00000520 00000522	1820 0620 4420 8350		00000550	375 MSGOK 376 377	LR BCTR EX	R2, R0 R2, 0 R2, MSGMVC	Copy length to work register Minus-1 for execute Copy message to O/P buffer
00000526 0000052A	4120 200A 4110 8356		0000000A 00000556	379 3 8 0	LA LA	R2, 1+L' MSGCMD(, R2) R1, MSGCMD	Calculate true command length Point to true command
0000052E 00000532	83120008 4780 833E		0000053E	382 383	DC BZ	X' 83', X' 12', X' 0008' MSGRET	Issue Hercules Diagnose X'008' Return if successful
00000536 00000538	1222 4780 833E		0000053E	384 385 386	LTR BZ	R2, R2 MSGRET	Is Diag8 Ry (R2) 0? an error occurred but coninue
0000053C	0000			387 388	DC	Н' О'	CRASH for debugging purposes
0000053E 00000542	9802 8344 07F2		00000544	390 MSGRET 391	LM BR	RO, R2, MSGSAVE R2	Restore registers Return to caller
00000544 00000550	00000000 00000000 D200 835F 1000	0000055F	00000000	393 MSGSAVE 394 MSGMVC	DC MVC	3F' 0' MSGMSG(0), 0(R1)	Registers save area Executed instruction
00000556 0000055F	D4E2C7D5 D6C8405C 40404040 40404040			396 MSGCMD 397 MSGMSG 398	DC DC	C' MSGNOH * ' CL95' '	*** HERCULES MESSAGE COMMAND *** The message text to be displayed

ASMA Ver.	0. 7. 0 zvector-e7-2	9- Shi ftDou	bl eByBi t					21 Apr 2025 13: 59: 40 Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STM					
				400 * 401 * 402 *	******* * ******	****** Normal *****	**************************************	**************************************	
00000500	00000001 00000000			404 1	eo ibew	D.C.	ODLOL VI OOOGOO	0190000001 AR(0)	
000005C0	00020001 80000000		00000740					0180000000', AD(0)	
000005D0	B2B2 83C0		000005C0	406 I	E0J	LPSWE	EOJPSW	Normal completion	
000005D8	00020001 80000000			408 I	FAILPSW	DC	0D' 0' , X' 0002000	018000000', AD(X'BAD')	
000005E8	B2B2 83D8		000005D8	410 I	FAI LTEST	LPSWE	FAILPSW	Abnormal termination	
				412 *	*****	*****	·************	************	
				413	* *****		ng Storage	************	
000005EC 000005F0	00000000 0000000			416 (417	CTLRO	DS DS	F F	CRO	
000005F4				419		LTORG		Literals pool	
000005F4 000005F8	00000040 00000001			420 421		LIONG	-F' 64' -F' 1'	Li cerurs poor	
000005FC 00000600	00000008 000017E0			422 423			=F' 8' =A(E7TESTS)		
00000604	0000			424			=H'0'		
00000606	005F			425 426	k	G. 2	=AL2(L' MSGMSG)		
				427 * 428			constants		
		00000400 00001000 00010000	00000001 00000001 00000001	429 I 430 I 431 I	PAGE	EQU EQU EQU	1024 (4*K) (64*K)	One KB Size of one page 64 KB	
		00100000	00000001	432 N		EQU	(K*K)	1 MB	
		AABBCCDD	00000001		REG2PATT		X' AABBCCDD'	Polluted Register pattern	
		00000DD	0000001	435 I	REG2LOW	EQU	X' DD'	(last byte above)	

ASMA Ver.	0. 7. 0 zvector- e7- 2	29- Shi ftDou	bl eByBi t				21 Apr 2025 13: 59: 40 Page 13
LOC	OBJECT CODE	ADDR1	ADDR2	STMI			
				478 ******* 479 * 480 ******		**************************************	*************
00000004	00000000 0000 00			482 E7TEST 483 TSUB 484 TNUM 485	DSECT DC DC DC	, A(0) H' 00' X' 00'	pointer to test Test Number
00000007				486 I4 487	DC DC	HL1'00'	i4 field
00000014 00000018 0000001C 00000020 00000028	40404040 40404040 00000000 00000000 00000000			488 OPNAME 489 V2ADDR 490 V3ADDR 491 RELEN 492 READDR 493 494 V10UTPUT 495 496	DC DC DC DC DC DS DS DS	CL8' ' A(0) A(0) A(0) A(0) FD XL16 FD	E7 name address of v2 source address of v3 source RESULT LENGTH result (expected) address gap V1 Output gap
				497 * 498 * 499 * 500 *	follow		e here (from VRI-d macro)
000010B4		00000000	0000181F	502 ZVE7TST 503	CSECT DS	о́F	
				506 * Ma	cros to	help build te	**************************************
				509 * 510 * macro * 511 *	to gene	erate individua	al test
				512 513	MACRO VRI D	&I NST, &I 4	
				514 . * 515 . * 516	, , , , , , , , , , , , , , , , , , ,	uz	&INST - VRI-d instruction under test &I4 - shift
				517 518 &TNUM 519		&TNUM &TNUM+1	
				520 521 522	DS USING	OFD *, R5	base for test data and test routine
				523 T&TNUM 524 525	DC	A(X&TNUM) H' &TNUM X' 00'	address of test routine test number
				526 527 528		HL1' &I 4' CL8' &I NST' A(RE&TNUM+16)	i4 field instruction name address of v2 source

LOC	OBJECT CODE	ADDR1	ADDR2	STMI			

				578 * 579 ******		I-d tests *******	**********
				580	PRINT		
				581			
					VSLD		Left Double By Bit
				583 * E787 584	V VSRD	- vector Snift	Right Double By Bit
				585 *	VRI - d	instruction, i4	
				586 * 587 *		followed by	ated magult (V1)
				588 *		16 byte expedition 16 byte V2 se	cted result (V1) ource
				589 *		16 byte V3 so	
				590 * 591 * VSLI	V	acton Chift Ioft	Double Dr. Dit
				591 * VSLI 592 *	V	ector Shift Left	Double by bit
				593		TIGE B. C	
0010B8				594 595+	VRI_D DS	VSLD, 0 OFD	
0010B8		000010B8		596+	USI NG		base for test data and test routine
0010B8	000010F8			597+T1	DC	A(X1)	address of test routine
0010BC 0010BE	0001 00			598+ 599+	DC DC	H' 1' X' 00'	test number
010BE	00			600+	DC	HL1' 0'	i4 field
010C0	E5E2D3C4 40404040			601+	DC	CL8' VSLD'	instruction name
010C8 010CC	00001130 00001140			602+ 603+	DC DC	A(RE1+16) A(RE1+32)	address of v2 source address of v3 source
0010CC				604+	DC	A(16)	result length
0010D4	00001120			605+REA1	DC	A(RE1)	result address
0010D8 0010E0	00000000 00000000 00000000 00000000			606+ 607+V101	DS DS	FD XL16	gap V1 output
0010E8	0000000 0000000			00717101	DO	ALIO	VI oucput
0010F0	00000000 00000000			608+	DS	FD	gap
0010F8				609+* 610+X1	DS	0F	
0010F8	E310 5010 0014		0000010	611+	LGF	R1, V2ADDR	load v2 source
0010FE	E761 0000 0806		0000000	612+	VL	v22, 0(R1)	use v22 to test decoder
001104 00110A	E310 5014 0014 E771 0000 0806		00000014 00000000	613+ 614+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder
001110	E766 7000 0E86			615 +	VSLD	V22, V22, V23, 0	test instruction (dest is a source)
001116	E760 5028 080E		000010E0	616+	VST	V22, V101	save v1 output
00111C 001120	07FB			617+ 618+RE1	BR DC	R11 OF	return xl16 expected result
001120				619 +	DROP	R5	
001120 001128	01020304 05060708 A0A0A0A0 A0A0A0A0			620	DC	XL16' 01020304050	060708 A0A0A0A0A0A0A0A0' result
001128				621	DC	XL16' 01020304050	060708 A0A0A0A0A0A0A0A0' v2
001138	AOAOAOAO AOAOAOAO						
	FFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFF			622	DC	XL16' FFFFFFFFF	FFFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
701110				623			
001170				624		VSLD, 1	
001150 001150		00001150		625+ 626+	DS USING	OFD *. R5	base for test data and test routine
001150	00001190	00001100		627+T2	DC	A(X2)	address of test routine
01154	0002			628 +	DC	H' 2'	test number

LOC	OBJECT CODE	ADDR1	ADDR2	STMI					
001250 001258	04080C10 14181C22 82828282 82828283			680	DC	XL16' 04080C1014181	C22 82828282828283'	result	
001260 001268	01020304 05060708 A0A0A0A0 A0A0A0A0			681	DC	XL16' 0102030405060	708 AOAOAOAOAOAOAO'	v2	
001270	FFFFFFF FFFFFFF			682	DC	XL16' FFFFFFFFFFFF	FFF FFFFFFFFFFFF	v 3	
001278	FFFFFFF FFFFFFF			683					
				684		VSLD, 4			
001280		00001990		685+	DS	OFD * DE	hase for test data and t	-ast mantina	
001280 001280	000012C0	00001280		686+ 687+T4	USI NG DC	т, ко A(X4)	base for test data and taddress of test routine	test routine	
01284	0004			688+	DC	H' 4'	test number		
01286	00			689+	DC	X' 00'			
01287	04			690 +	DC	HL1' 4'	i4 field		
001288	E5E2D3C4 40404040			691+	DC	CL8' VSLD'	instruction name		
001290 001294	000012F8 00001308			692+ 693+	DC DC	A(RE4+16) A(RE4+32)	address of v2 source address of v3 source		
01298	00001308			694+	DC	A(16)	result length		
0129C	000012E8			695+REA4	DC	A(RE4)	result address		
012A0	0000000 00000000			696 +	DS	FD	gap V1 output		
012A8	00000000 00000000			697+V104	DS	XL16	V1 output		
012B0 012B8	00000000 00000000 0000000 00000000			698 +	DS	FD	dan		
UI & DO	0000000 0000000			699+*	טע	TU	gap		
012C0				700+X4	DS	OF			
012C0	E310 5010 0014		00000010	701+	LGF	R1, V2ADDR	load v2 source		
012C6	E761 0000 0806		00000000	702+	VL	v22, 0(R1)	use v22 to test decoder		
012CC 012D2	E310 5014 0014 E771 0000 0806		$00000014 \\ 00000000$	703+ 704+	LGF VL	R1, V3ADDR v23, O(R1)	load v3 source use v23 to test decoder		
012D2	E766 7004 0E86		0000000	704+ 705+	VL VSLD	V23, U(N1) V22, V22, V23, 4	test instruction (dest	is a source)	
012DE	E760 5028 080E		000012A8	706 +	VST	V22, V104	save v1 output	is a source,	
012E4	07FB			707+	BR	R11	return		
012E8				708+RE4	DC	0F	xl16 expected result		
012E8 012E8	10203040 5060708A			709+ 710	DROP DC	R5	'O8A OAOAOAOAOAOAOF'	result	
012E0	OAOAOAOA OAOAOAOF			710	ьс	XL10 1020304030007	OOA OAOAOAOAOAOAOA	1 esui t	
012F8	01020304 05060708			711	DC	XL16' 0102030405060	708 A0A0A0A0A0A0A0A0'	v2	
01300	AOAOAOAO AOAOAOAO								
01308 01310	FFFFFFFF FFFFFFFF FFFFFFFFFFFFFFFFFFFF			712	DC	XL16' FFFFFFFFFFFF	'FFF FFFFFFFFFFFFF'	$\mathbf{v3}$	
				713		WOLD O			
01910				714	VRI_D V				
01318 01318		00001318		715+ 716+	DS USI NG	OFD * R5	base for test data and t	est routine	
01318	00001358	00001010		717+T5	DC	A(X5)	address of test routine	cose routine	
0131C	0005			718+	DC	H' 5'	test number		
0131E	00			719+	DC	X' 00'	24 62.11		
0131F 01320	06 E5E2D3C4 40404040			720+ 721+	DC DC	HL1'6' CL8'VSLD'	i4 field instruction name		
01320	00001390			721+ 722+	DC DC	A(RE5+16)	address of v2 source		
0132C	00001340			723+	DC	A(RE5+32)	address of v3 source		
001330	0000010			724 +	DC	A(16)	result length		
001334	00001380			725+REA5	DC	A(RE5)	result address		
001338 001340 001348	00000000 00000000 00000000 00000000 000000			726+ 727+V105	DS DS	FD XL16	gap V1 output		

*_____

775 * VSRD - Vector Shift Right Double By Bit

R1, V2ADDR

v22, 0(R1)

R1, V3ADDR

load v2 source

load v3 source

use v22 to test decoder

LGF

VL

LGF

00001520

00001526

0000152C

E310 5010 0014

E761 0000 0806

E310 5014 0014

0000010

0000000

00000014

825+

826+

827+

DC

A(RE10+16)

876+

00001620

00001688

instruction name

address of v2 source

DC

v2

925

00001720

00001728

FFFFFFF FFFFFFF

FFFFFFF FFFFFFF

wa ver.	0. 7. 0 zvector-e7-	20 Shii edoc	ioi cby bi c					21 Apr 2025 13: 59: 40	Tage	23
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
001800 001804	00001578 00001610			977+ 978+	DC DC DC DC	A(T9) A(T10) A(T11)				
001808	000016A8			979+	DC	A(T11)				
				980+ 981+*		A(T12)				
001810 001814	00000000 0000000			982+ 983+	DC DC	A(0) A(0)	END OF TABLE	3		
	0000000			983+ 984 985		F' 0'	END OF TABLE			
00181C	00000000			986	DC DC	F' 0'				

	0. 7. 0 zvector- e7							21 Apr 2025	O	25
LOC	OBJECT CODE	ADDR1	ADDR2	STMI						
		00000016	00000001	1035 V22	EQU	22				
		00000017 00000018	00000001	1036 V23 1037 V24	EQU EQU	23 24				
		00000019	0000001	1038 V25	EQU	25				
		0000001A 0000001B	0000001	1040 V27	EQU EQU	26 27				
		0000001C	0000001	1041 V28 1042 V29	EQU FOU	28 20				
		000001E	0000001	1043 V30	EQU EQU EQU EQU EQU EQU EQU EQU EQU	22 23 24 25 26 27 28 29 30 31				
		000001F	0000001	1044 V31 1045	EQU	31				
				1046	END					

A			tDoubl eByBi									-	·-P·	2020	13: 59: 4	0 Pag	ge 2
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERE	ENCES											
EGI N	I	00000200	2	154	120	150	151	152									
TLRO	F	000005EC	4	416	164	165	166	167									
ECNUM	C	00001074	16	468	331	333	339	341									
7TEST	4	00000000	64	482	280			0									
7TESTS	F	000017E0	4	966	273												
DIT	X	00001720	18	463	332	340											
NDTEST	Ü	00001046 0000047E	10	317	278	340											
0J	Ť	0000047E	4	406	199	232	265	320									
OJPSW	D	000005E0	8	404	406	202	200	JAU									
AILCONT	U	000003C0 0000046E	0	307	400												
	F	00001000	1	307 445	200	318											
AILED			4		309	310											
ALLDOW	U	0000046A	1	301	291												
ALLERSW	D	000005D8	8	408	410												
AILTEST	T T	000005E8	4	410	321	400	400										
B0001	F	00000280	8	183	187	188	190										
B0002	F	00000330	8	216	220	221	223										
B0003	F	000003E0	8	249	253	254	256										
4	U	0000007	1	486	338												
WAGE	1	00000000	6176	0													
	U	00000400	1	429	430	431	432										
64	U	00010000	1	431													
В	U	00100000	1	432													
SG	I	00000508	4	366	198	231	264	349									
SGCMD	C	00000556	9	396	379	380											
SGMSG	Č	0000055F	95	397	373	394	371										
SGMVC	Ť	00000550	6	394	377		0										
SGOK	Î	0000051E	2	375	372												
SGRET	Ť	0000051E	${f \tilde{4}}$	390	383	386											
SGSAVE	F	0000053E	4	393	369	390											
EXTE7	Ü	00000344	1	275	294	312											
EAIE/ DNAME			1			312											
PNAME A CE	C	00000008	8	488	336												
AGE	U	00001000	10	430	000	000	004	0.40	0.41	0.40							
RT3	C	0000105E	18	466	332	333	334	340	341	342							
RTI 4	C	00001044	3	456	342	0.40											
RTLINE	C	00001008	16	451	458	348											
RTLNG	Ų	00000040	1	458	347												
RTNAME	C	00001033	8	454	336												
RTNUM	C	00001018	3	452	334												
0	U	0000000	1	992	114	164	167	187	189	190	191	196	220	222	223	224	229
					253	255	256	257	262	282	283	308	309	346	347	350	366
					369	371	373	375	390								
1	U	0000001	1	993	197	230	263	289	290	318	319	348	380	394	611	612	613
					614	641	642	643	644	671	672	673	674	701	702	703	704
					731	732	733	734	761	762	763	764	795	796	797	798	825
					826	827	828	855	856	857	858	885	886	887	888	915	916
					917	918	945	946	947	948							•
10	U	000000A	1	1002	152	161	162	310	J 11	0.10							
11	Ü	0000000A	1	1002	286	287	617	647	677	707	737	767	801	831	861	891	921
1 1	U	ооооооо	1	1003	951	201	017	0-17	011	707	131	707	001	001	001	001	JWI
12	U	0000000	1	1004	273	276	293	311									
		000000C	1	1004	213	210	233	311									
13	U	000000D	1	1005													
14	U	000000E	Ţ	1006	000	007	050	054									
15	U	000000F	1	1007	302	327	353	354	001	000	000	0.40	0.40	050	007	000	0~~
2	U	0000002	1	994	198	231	264	330	331	338	339	346	349	350	367	369	375
					376	377	379	385	390	391							
3	U	0000003	1	995													

SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFERI	INCES											
						III CLO											
24	Ü	00000004	1	996	070	0~~	000	000	050	700	040	000	0.40	050	070	000	700
5	U	00000005	1	997	276	277	280	328	352	596	619	626	649	656	679	686	709
					716	739	746 052	769	780	803	810	833	840	863	870	893	900
e	TI	0000000	1	000	923	930	953										
26 27	U	00000006	1	998													
7 10	U U	00000007 00000008	1	999 1000	150	151	155	156	150								
8 9	U	00000008	1	1000	150 151	154 158	155 159	156 161	158								
EE1	F	0000009	4	618	602	603	605	101									
E10	F	00001120	4	892	876	877	879										
RE11	F	00001078	4	922	906	907	909										
RE12	F	00001710 000017A8	4	952	936	937	939										
RE2	F	000017110 000011B8	4	648	632	633	635										
RE3	F	00001120	$\dot{4}$	678	662	663	665										
RE4	F	000012E8	4	708	692	693	695										
RE5	$ar{\mathbf{F}}$	00001380	$ar{4}$	738	722	723	725										
RE6	$ar{\mathbf{F}}$	00001418	$ar{4}$	768	752	753	755										
RE7	F	000014B0	4	802	786	787	789										
RE8	F	00001548	4	832	816	817	819										
RE9	F	000015E0	4	862	846	847	849										
REA1	A	000010D4	4	605													
REA10	A	0000162C	4	879													
REA11	A	000016C4	4	909													
REA12	A	0000175C	4	939													
REA2	A	0000116C	4	635													
REA3	A	00001204	4	665													
REA4	A	0000129C	4	695													
REA5	A	00001334	4	725													
REA6	A	000013CC	4	755													
REA7	A	00001464	4	789													
REA8	A	000014FC	4	819													
REA9	A	00001594	4	849	200												
READDR	A	0000001C	4	492	289												
REG2LOW	Ü	00000DD	1	435													
REG2PATT	U	AABBCCDD	1	434													
RELEN	A	00000018	4	491	0.40	050											
RPTDWSAV	Д	000004F8	8	359	346	350											
RPTERROR	I F	0000048C	4	327	302	252											
RPTSAVE RPTSVR5	r E	000004F0	4	356 257	327	353 252											
KP15VK5 SKL0001	r 11	000004F4 0000004E	4	357 180	328 196	352											
SKLOOO1 SKLOOO2	U II	0000004E	1	213	229												
SKL0002 SKL0003	I	0000004E 0000004E	1	213 246	262												
SKT0001	C	0000004E 0000022A	20	177	180	197											
SKT0001 SKT0002	Č	0000022A 000002D4	20	210	213	230											
SKT0002 SKT0003	č	00000204	20	243	246	263											
SVOLDPSW	Ŭ	00000334	0	116	210	200											
1	A	0000140 000010B8	4	597	969												
10	Ä	00001610	4	871	978												
711	Ä	00001618	$\dot{4}$	901	979												
12	Ä	00001740	4	931	980												
12	Ä	00001110	4	627	970												
3	Ā	000011E8	$\overline{4}$	657	971												
'4	A	00001280	$ar{4}$	687	972												
	Ä	00001318	$\tilde{4}$	717	973												
6	Ā	000013B0	$\bar{4}$	747	974												

SYMB0L	TYPE	VALUE	LENGTH	DEFN	REFERI	ENCES											
7	A	00001448	4	781	975												
3	A	000014E0	4	811	976												
)	A	00001578	4	841	977												
ESTI NG	F	00001004	4	446	283	222											
NUM	H	00000004	2	484	282	330											
SUB	A	0000000	4	483	286												
TABLE	F	000017E0	4	968													
)	U	00000000	1	1013	007												
1	U	00000001	1	1014	285												
10	U	0000000A	1	1023													
11	U	0000000B	I	1024													
12	U	000000C	1	1025													
13	U	000000D	1	1026													
14	U	000000E	<u>I</u>	1027													
15	U	000000F	1	1028													
16	U	00000011	1	1029													
17	U	00000011	I 1	1030													
18	U	00000012	l 1	1031													
19 LEUDCE	U	00000013	1	1032	905												
I FUDGE	X	00001094	16	475	285												
101	X	000010E0	16	607	616												
1010	X	00001638	16	881	890												
1011	X	000016D0	16	911	920												
1012	X	00001768	16	941	950												
102	X	00001178	16	637	646												
103	X	00001210	16	667	676												
104	X	000012A8	16	697	706												
105	X	00001340	16	727	736 766												
106	X	000013D8	16	757	766												
107	X	00001470	16	791	800												
108	X	00001508	16	821	830												
109	X	000015A0	16	851	860												
OUTPUT	X	00000028	16	494	290												
2	U	00000002	1	1015													
20	U	00000014	I 1	1033													
21	U	00000015	1	1034	010	015	010	0.40	0.45	0.40	070	075	070	700	705	700	700
22	U	0000016	1	1035	612	615	616	642	645	646	672	675	676	702	705	706	732
					735	736	762	765	766	796	799	800	826	829	830	856	859
20	TT	00000017	1	1000	860	886	889	890	916	919	920	946	949	950 705	704	705	700
23	U	0000017	1	1036	614	615	644	645	674	675	704	705	734	735	764	765	798
0.4	TT.	00000010	4	1007	799	828	829	858	859	888	889	918	919	948	949		
24	U	00000018	I 1	1037													
25	U	00000014	I 1	1038													
26	U	0000001A	1	1039													
27	U	0000001B	1	1040													
28 20	U	0000001C	1	1041													
29 2ADDR	U	0000001D	1	1042	Q11	G / 1	671	701	791	761	705	995	QEE	905	015	045	
	A	00000010	4	489	611	641	671	701	731	761	795	825	855	885	915	945	
3	U	00000003	1	1016													
30	U	0000001E	l 1	1043													
31	U	0000001F	1	1044	010	040	640	700	700	700	707	007	057	007	017	047	
BADDR	A	00000014	4	490	613	643	673	703	733	763	797	827	857	887	917	947	
<u> </u>	U	00000004	1	1017													
Š	U	00000005	1	1018													
3	U	00000006	1	1019 1020													

		REFEREN	or- e7- 2 CES	J SIII I C.	DOUDI CD	уыс								21 Apr 2	2023 10	. 55. 40	Tage	30
CHECK TABLE		173 967 594																
I_D	513	594	624	654	684	714	744	778	808	838	868	898	928					

