

01 Structure

O2 Demo & Deliverable

03 Contribution


ATALOGUE








Task Assignment





Planning





Architectural Design

```
README.md
— docs
                            // report and documents of our project
— references
                            // to add assembly document
 — src-tauri
                            // backend
   - Cargo lock
   — Cargo.toml
   — build.rs
    — src
                            // backend source code root folder
       ├─ assembler
       interface
                            // interface of each components
            — assembler.rs
            — frontend.rs
           — middleware.rs
            — mod.rs
           — parser.rs
           — simulator.rs
           __ storage.rs
         — io
        — main.rs
                            // entry of the backend
         - menu

    middleware

        — modules
                            // implemntation of each architecture
           — mips
                            // mips
           - mod.rs
          └─ riscv
               basic
                            // basic file of each components (parser, assembler, s
               - mod.rs
               └─ rv32i
                            // some constants of rv32i
                            // to add more extension of riscv
        — parser
       — simulator
       - storage
       — types
       └─ utility
    — tauri.conf.json
  src-ui
                            // frontend
    - README.md
       favicon.ico
       — globals.css
       layout.js
        — page.js

    □ providers.jsx

       components
       - Code.jsx
       MessageI0.jsx
       - Register.jsx
       — Taskbar.jsx


	─ TestPage.jsx


      jsconfig.json
      next.config.mjs
      package-lock.json
     package.json
      postcss.config.js
     — tailwind.config.js
```



UI Design












RISC-V Document UI

This is version 2.2 of the document describing the RISC-V user-level architecture. The document contains the following versions of the RISC-V ISA modules:

Base	Version	Frozen?
RV32I	2.0	Y
RV32E	1.9	N
RV64I	2.0	Y
RV128I	1.7	N
Extension	Version	Frozen?
M	2.0	Y
\mathbf{A}	2.0	Y
\mathbf{F}	2.0	Y
D	2.0	Y
\mathbf{Q}	2.0	Y
\mathbf{L}	0.0	N
\mathbf{C}	2.0	Y
В	0.0	N
J	0.0	N
\mathbf{T}	0.0	N
P	0.1	N
V	0.2	N
N	1.1	N




UI Demo






UI Demo






UI Demo







Collaboration





Network



