




## ***i.MX8M PWR***





Title			
Rototype - RLB			
Size	Document Number		Rev
C	LMX8M - 01 - MC - C-04 CPU PWR		1.0
Date:	Tuesday, December 01, 2020	Sheet	0 of 47

# LPDDR4







R721 e R722 come su demoboard  
valutare se introdurre OR





Title			
Rototype - RLB			
Size C	Document Number LMX8M - 01 - MC - C-05 LPDDR4	Rev 1.0	
Date:	Tuesday, December 01, 2020	Sheet	0 of 47



MIMX8MD6DVAJZAB



Note: MC\_Boot\_FPGA shall be set at '1' at the end of Linux boot to boot FPGA

Note: MC\_Boot\_Soc shall be set at '1' at the end of Linux boot to boot SOC







i.MX8M MISC

VDD\_PHY\_3V3 → VDD\_PHY\_3V3  
VDD\_PHY\_1V8 → VDD\_PHY\_1V8  
VDD\_PHY\_0V9 → VDD\_PHY\_0V9



HDMI:a 499 $\Omega$ , (1% tolerance) resistor to-ground on the board



Title Prototype - RLB			
Size C	Document Number LMX8M - 01 - MC - C-08 CPU PHY		Rev 1.0
Date:	Tuesday, December 01, 2020	Sheet	0 of 47



## eMMC 5.0 Footprint




## QSPI-A



Title		
Rototype - RLB		
Size	Document Number	Rev
C	i.MX8M - 01 - MC - C-09eMMC/NAND/TF/QSPI	1.0
Date:	Tuesday, December 01, 2020	Sheet 0 of 47

## SYS PMIC/PWR



I.MX8M PWR		GND			
SEQ	PWR	MIN	TYP	MAX	Curr(mA)
1	NVCC_SNVS	3	3.3	3.6	2
2	VDD_SNVS	0.81	0.9	0.99	2
3	RTC_RESET_B				
4	VDD_SOC/VDDA_0P9	0.81	0.9	0.99	3600
5	VDD_GPU	0.81	0.9/1.0	1.1	2000
6	VDD_VPU	0.81	0.9/1.0	1.1	1000
7	VDD_DRAM	0.81	1.0	1.05	2500
8	VDD_ARM	0.81	0.9/1.0	1.1	4000
9	VDDA_1P8_xxx	1.62	1.8	1.89	250
10	VDDA_DRAM	1.71	1.8	1.89	50
11	NVCC_DRAM		1.1/1.2/1.35		2170
12	NVCC_3V3	3	3.3	3.6	100
13	NVCC_1V8	1.65	1.8	1.95	450
14					
15	3.3V PHY	3.069	3.3	3.63	100
16	1.8V PHY	1.674	1.8	1.98	50
17	0.9V PHY	0.837	0.9	0.99	250
18	POR_B				


Boot ROM Fuse

<Default: eMMC BOOT>, QSPI boot is not supported by ROM


Address	7	6	5	4	3	2	1	0		
	0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]	
	0x470[15:8]	Infinet-Loop (Debug USE only) 0 - Disable 1 - Enable	001 - SD/eSD			Port Select: 00 - eSDHC1 01 - eSDHC2		Power Cycle Enable '0' - No power cycle '1' - Enabled via	SD Loopback Clock Source Sel (for SDR50 and SDR104 only) '0' - through SD pad '1' - direct	
	0x470[15:8]		010 - MMC/eMMC							
	0x470[15:8]		011 - NAND			Pages In Block: 00 - 128 01 - 64 10 - 32 11 - 256		Nand_Row_address_bytes: 00 - 3 01 - 2 10 - 4 11 - 5		
	0x470[15:8]		100 - QSPI			QSPI Instance 0 - QuadSPI0 1 - Reserved	SDR SMP: "000" : Default "001-111"			
	0x470[15:8]		110 - SPI NOR			Port Select: 000 - eCSP11 001 - eCSP12			SPI Addressing: 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)	
	0x470[15:8]	Others - Reserved for future use								
		BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]	
SD/eSD	0x470[7:0]	Fast Boot: 0 - Regular 1 - Fast Boot	Reserved		Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 101 - Reserved for DDR50 Others - Reserved			Reserved
MMC/eMMC	0x470[7:0]		Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.			Speed 00 - Normal 01 - High 10 - Reserved for HS200 11 - Reserved		USDHC1 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	USDHC2 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	
NAND	0x470[7:0]	BT_TOGGLEMODE	BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8		Toggle Mode 33MHz Preamble Delay, Read Latency: '000' - 16 GPMICLK cycles. '001' - 1 GPMICLK cycles. '010' - 2 GPMICLK cycles. '011' - 3 GPMICLK cycles. '100' - 4 GPMICLK cycles. '101' - 5 GPMICLK cycles. '110' - 6 GPMICLK cycles. '111' - 7 GPMICLK cycles. '1111' - 15 GPMICLK cycles.				Reserved	
QSPI	0x470[7:0]	HSPHS: Half Speed Phase Selection 0 : select sampling at non-inverted clock 1: select sampling at inverted clock	HSDLY: Half Speed Delay selection 0 : one clock delay 1: two clock delay	FSPHS: Full Speed Phase Selection 0 : select sampling at non-inverted clock 1: select sampling at inverted clock	FSDLY: Full Speed Delay selection 0 : one clock delay 1: two clock delay	Reserved	Reserved	Reserved	Reserved	
SPINOR	0x470[7:0]	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	

BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved

# Boot Device: eMMC/MicroSD



item	Power state	ONOFF	RST	OE	DIP SW	BM1	BMO	Note	Description
1	During Power Up	H (No press)	L	H	1-4 : OFF; 2-3 : ON	0	1	Serial Downloader	item 1/2 for system development
2	During Power Up	H (No press)	L	H	1-4 : ON; 2-3 : OFF	1	0	Internal Boot	item 2/3 for system upgrade
3	During Power Up	L (Press)	L	L	1-4 : ON; 2-3 : OFF	0	1	Serial Downloader	
4	After Power Up	H (No press)	H	H	/	/	/	No power key event	Normal power key function
5	After Power Up	L (Short Press)	H	H	/	/	/	Power key event	
6	After Power Up	L (Long Press)	H	H	/	/	/	System power down	





Title			Prototype - RLB		
Size	Document Number				Rev
C	iMX8M - 01 - MC - C-11 BOOT CFG				1.0
Date:	Wednesday, December 02, 2020				Sheet 0 of 47






HDMI 2.0a TX

HDMI data EMI/ESD





# Audio DAC

## 24-bit 192kHz Stereo DAC 2Vrms Line Out




## RGMII 10/100/1000 Ethernet




## Power-on Strapping Pins

PHY PIN	PHY CFG	Default	Definition
RXD0	PHYADDRESS0	0	LED_ACT and RXD1-0 set the lower three bits of the physical address. The upper two bits of the physical address are set to the default, 1'001.
RXD1	PHYADDRESS1	0	
LED_ACT	PHYADDRESS2	1	
RX_DV	MODE[0]	0	0000 1000 Base-T, RGMII; 1000 1000 Base-T, SGMII; 0010 1000 Base-X, RGMII, 50; 0011 1000 Base-X, RGMII, 75; 0100 1000 Base-X/T, TRANS, 50; 0101 1000 Base-X/T, TRANS, 75; 0110 1000 Base-FX, RGMII, 50; 0111 1000 Base-FX/TX, TRANS, 50; 1001 N/A; copper fiber auto-detection; 1100 1000 Base-FX, RGMII, 75; 1111 1000 Base-FX/TX, TRANS, 75; Others Reserved
LED_LINK1000	INT_SELECT	1	0: INT; 1:GPIO



## Power-on Strapping Pins CFG



Title				
Rototype - RLB				
Size C	Document Number LMX3M-01 - MC - C-15 Ethernet 1Gbps			Rev 1.0
Date:	Tuesday, December 01, 2020	Sheet	0 of 47	


The diagram illustrates the PCB layout for the EXP PCIe interface, showing signal traces, termination resistors, and bypass capacitors. The layout is organized into three main sections: CLK, TX, and RX.

**CLK Section:** The top section shows the EXP\_PCIE\_CLKP and EXP\_PCIE\_CLKN signals. These signals are terminated to GND using resistors R244 and R245 (20Ω). Bypass capacitors C357 and C358 (3.9pF, 50V DNP) are connected to GND.

**TX Section:** The middle section shows the EXP\_PCIE\_TX\_P and EXP\_PCIE\_TX\_N signals. These signals are terminated to GND using resistors R246 and R247 (20Ω). Bypass capacitors C359 and C360 (0.3pF, 50V DNP) are connected to GND. Inductors L17 and L18 (15nH DNP) are also present.

**RX Section:** The bottom section shows the EXP\_PCIE\_RX\_P and EXP\_PCIE\_RX\_N signals. These signals are terminated to GND using resistors C361 and C362 (10nF, 50V).




## PCIe MEMS OSC



Title			
Rototype - RLB			
Size	Document Number		Rev
C	LMX8M - 01 - MC - C-16 PCI1 Conn e CLK		1.0
Date:	Tuesday, December 01, 2020	Sheet	0 of 47






## MicroSD/Infrared/LED




Title			
Rototype - RLB			
Size	Document Number		Rev
C	IMX8M - 01 - MC - C - 19 mSD/Infr/Led/BTN		1.0
Date:	Tuesday, December 01, 2020	Sheet	0 of 47

UART-USB DBG




# i.MX8M Display & Fan



Title		
Rototype - RLB		
Size	Document Number	Rev
A4	i.MX8M - 01 - MC - D - Display Fan	1.0
Date:	Tuesday, December 01, 2020	Sheet 0 of 47

# i.MX8M EEPROM




Title		
Rototype - RLB		
Size	Document Number	Rev
A4	i.MX8M - 01 - MC - D - EEPROM	1.0
Date:	Tuesday, December 01, 2020	Sheet 0 of 47





Title Rototype - RLB			
Size A3	Document Number i.MX8M - 01 - MC - D - I210 CPI to ETH		Rev 1.0
Date:	Tuesday, December 01, 2020	Sheet 0 of 47	

# i.MX8M QSPI - SoC & FPGA




Title		
Rototype - RLB		
Size	Document Number	Rev
A4	i.MX8M - 01 - MC - D - QSPI	1.0
Date:	Tuesday, December 01, 2020	Sheet 0 of 47

# i.MX8M Reset SoC e FPGA


Logica di reset, la MC controlla il reset della SoC e il SoC il reset dell' FPGA

~~Logica di boot, la MC controlla il boot della SoC e della FPGA (indipendenti), il SoC puo' comunque controllare il boot dell' FPGA~~





Title Rototype - RLB			
Size A3	Document Number i.MX8M - 01 - MC - D - Reset		Rev 1.0
Date:	Wednesday, December 02, 2020	Sheet 0 of 47	

# USB Hubs



# SoC - ADCn


According to Xapp 795 ("Driving the Xilinx Analog-to-Digital Converter" pag. 3)  
See Anti-Aliasing\_calculation.xls; Fcut = ~300kHz @ 12 bit resolution



Title		
Rototype - RLB		
Size	Document Number	Rev
A4	SoC - 02 - SoC - ADC	1.0
Date:	Tuesday, December 01, 2020	Sheet 0 of 47




# SoC - USB Debug




Title		
Rototype - RLB		
Size	Document Number	Rev
A4	SoC - 02 - SoC - DBG UART	1.0
Date:	Tuesday, December 01, 2020	Sheet 0 of 47

Stefano - 17/12/2019




# SoC - EXP





Title		
Rototype - RLB		
Size	Document Number	Rev
A4	SoC - 02 - SoC - HWC_EXP	1.0
Date:	Tuesday, December 01, 2020	Sheet 0 of 47

# SoC - JTAG





Title		
Rototype - RLB		
Size	Document Number	Rev
A4	SoC - 02 - SoC - JTAG	1.0
Date:	Tuesday, December 01, 2020	Sheet 0 of 47

# SoC - PL



S\_spare connesso ma non presente in EXCEL




Title			Rototype - RLB
Size	Document Number	Rev	
A3	SoC - 02 - SoC - PL	1.0	
Date:	Tuesday, December 01, 2020	Sheet	0 of 47





# SoC - PS



SoC\_DDR\_D0  
SoC\_DDR\_D1  
SoC\_DDR\_D7  
SoC\_DDR\_D3  
SoC\_DDR\_D5  
SoC\_DDR\_D2  
SoC\_DDR\_D4  
SoC\_DDR\_D6  
SoC\_DDR\_D8  
SoC\_DDR\_D12  
SoC\_DDR\_D11  
SoC\_DDR\_D15  
SoC\_DDR\_D13  
SoC\_DDR\_D9  
SoC\_DDR\_D10  
SoC\_DDR\_D14  
SoC\_DDR\_D16  
SoC\_DDR\_D21  
SoC\_DDR\_D22  
SoC\_DDR\_D19  
SoC\_DDR\_D18  
SoC\_DDR\_D23  
SoC\_DDR\_D20  
SoC\_DDR\_D17  
SoC\_DDR\_D24  
SoC\_DDR\_D30  
SoC\_DDR\_D27  
SoC\_DDR\_D26  
SoC\_DDR\_D25  
SoC\_DDR\_D29  
SoC\_DDR\_D28  
SoC\_DDR\_D31  
SoC\_DDR\_DM0  
SoC\_DDR\_DM1  
SoC\_DDR\_DM2  
SoC\_DDR\_DM3  
SoC\_DDR\_DQS0\_P  
SoC\_DDR\_DQS0\_N  
SoC\_DDR\_DQS1\_P  
SoC\_DDR\_DQS1\_N  
SoC\_DDR\_DQS2\_P  
SoC\_DDR\_DQS2\_N  
SoC\_DDR\_DQS3\_P  
SoC\_DDR\_DQS3\_N

SoC\_DDR\_D0  
SoC\_DDR\_D1  
SoC\_DDR\_D7  
SoC\_DDR\_D3  
SoC\_DDR\_D5  
SoC\_DDR\_D2  
SoC\_DDR\_D4  
SoC\_DDR\_D6  
SoC\_DDR\_D8  
SoC\_DDR\_D12  
SoC\_DDR\_D11  
SoC\_DDR\_D15  
SoC\_DDR\_D13  
SoC\_DDR\_D9  
SoC\_DDR\_D10  
SoC\_DDR\_D14  
SoC\_DDR\_D16  
SoC\_DDR\_D21  
SoC\_DDR\_D22  
SoC\_DDR\_D19  
SoC\_DDR\_D18  
SoC\_DDR\_D23  
SoC\_DDR\_D20  
SoC\_DDR\_D17  
SoC\_DDR\_D24  
SoC\_DDR\_D30  
SoC\_DDR\_D27  
SoC\_DDR\_D26  
SoC\_DDR\_D25  
SoC\_DDR\_D29  
SoC\_DDR\_D28  
SoC\_DDR\_D31  
SoC\_DDR\_DM0  
SoC\_DDR\_DM1  
SoC\_DDR\_DM2  
SoC\_DDR\_DM3  
SoC\_DDR\_DQS0\_P  
SoC\_DDR\_DQS0\_N  
SoC\_DDR\_DQS1\_P  
SoC\_DDR\_DQS1\_N  
SoC\_DDR\_DQS2\_P  
SoC\_DDR\_DQS2\_N  
SoC\_DDR\_DQS3\_P  
SoC\_DDR\_DQS3\_N

SoC\_DDR\_D0  
SoC\_DDR\_D1  
SoC\_DDR\_D7  
SoC\_DDR\_D3  
SoC\_DDR\_D5  
SoC\_DDR\_D2  
SoC\_DDR\_D4  
SoC\_DDR\_D6  
SoC\_DDR\_D8  
SoC\_DDR\_D12  
SoC\_DDR\_D11  
SoC\_DDR\_D15  
SoC\_DDR\_D13  
SoC\_DDR\_D9  
SoC\_DDR\_D10  
SoC\_DDR\_D14  
SoC\_DDR\_D16  
SoC\_DDR\_D21  
SoC\_DDR\_D22  
SoC\_DDR\_D19  
SoC\_DDR\_D18  
SoC\_DDR\_D23  
SoC\_DDR\_D20  
SoC\_DDR\_D17  
SoC\_DDR\_D24  
SoC\_DDR\_D30  
SoC\_DDR\_D27  
SoC\_DDR\_D26  
SoC\_DDR\_D25  
SoC\_DDR\_D29  
SoC\_DDR\_D28  
SoC\_DDR\_D31  
SoC\_DDR\_DM0  
SoC\_DDR\_DM1  
SoC\_DDR\_DM2  
SoC\_DDR\_DM3  
SoC\_DDR\_DQS0\_P  
SoC\_DDR\_DQS0\_N  
SoC\_DDR\_DQS1\_P  
SoC\_DDR\_DQS1\_N  
SoC\_DDR\_DQS2\_P  
SoC\_DDR\_DQS2\_N  
SoC\_DDR\_DQS3\_P  
SoC\_DDR\_DQS3\_N

SoC\_DDR\_D0  
SoC\_DDR\_D1  
SoC\_DDR\_D7  
SoC\_DDR\_D3  
SoC\_DDR\_D5  
SoC\_DDR\_D2  
SoC\_DDR\_D4  
SoC\_DDR\_D6  
SoC\_DDR\_D8  
SoC\_DDR\_D12  
SoC\_DDR\_D11  
SoC\_DDR\_D15  
SoC\_DDR\_D13  
SoC\_DDR\_D9  
SoC\_DDR\_D10  
SoC\_DDR\_D14  
SoC\_DDR\_D16  
SoC\_DDR\_D21  
SoC\_DDR\_D22  
SoC\_DDR\_D19  
SoC\_DDR\_D18  
SoC\_DDR\_D23  
SoC\_DDR\_D20  
SoC\_DDR\_D17  
SoC\_DDR\_D24  
SoC\_DDR\_D30  
SoC\_DDR\_D27  
SoC\_DDR\_D26  
SoC\_DDR\_D25  
SoC\_DDR\_D29  
SoC\_DDR\_D28  
SoC\_DDR\_D31  
SoC\_DDR\_DM0  
SoC\_DDR\_DM1  
SoC\_DDR\_DM2  
SoC\_DDR\_DM3  
SoC\_DDR\_DQS0\_P  
SoC\_DDR\_DQS0\_N  
SoC\_DDR\_DQS1\_P  
SoC\_DDR\_DQS1\_N  
SoC\_DDR\_DQS2\_P  
SoC\_DDR\_DQS2\_N  
SoC\_DDR\_DQS3\_P  
SoC\_DDR\_DQS3\_N

SoC\_DDR\_D0  
SoC\_DDR\_D1  
SoC\_DDR\_D7  
SoC\_DDR\_D3  
SoC\_DDR\_D5  
SoC\_DDR\_D2  
SoC\_DDR\_D4  
SoC\_DDR\_D6  
SoC\_DDR\_D8  
SoC\_DDR\_D12  
SoC\_DDR\_D11  
SoC\_DDR\_D15  
SoC\_DDR\_D13  
SoC\_DDR\_D9  
SoC\_DDR\_D10  
SoC\_DDR\_D14  
SoC\_DDR\_D16  
SoC\_DDR\_D21  
SoC\_DDR\_D22  
SoC\_DDR\_D19  
SoC\_DDR\_D18  
SoC\_DDR\_D23  
SoC\_DDR\_D20  
SoC\_DDR\_D17  
SoC\_DDR\_D24  
SoC\_DDR\_D30  
SoC\_DDR\_D27  
SoC\_DDR\_D26  
SoC\_DDR\_D25  
SoC\_DDR\_D29  
SoC\_DDR\_D28  
SoC\_DDR\_D31  
SoC\_DDR\_DM0  
SoC\_DDR\_DM1  
SoC\_DDR\_DM2  
SoC\_DDR\_DM3  
SoC\_DDR\_DQS0\_P  
SoC\_DDR\_DQS0\_N  
SoC\_DDR\_DQS1\_P  
SoC\_DDR\_DQS1\_N  
SoC\_DDR\_DQS2\_P  
SoC\_DDR\_DQS2\_N  
SoC\_DDR\_DQS3\_P  
SoC\_DDR\_DQS3\_N



SoC\_DDR\_D0  
SoC\_DDR\_D1  
SoC\_DDR\_D7  
SoC\_DDR\_D3  
SoC\_DDR\_D5  
SoC\_DDR\_D2  
SoC\_DDR\_D4  
SoC\_DDR\_D6  
SoC\_DDR\_D8  
SoC\_DDR\_D12  
SoC\_DDR\_D11  
SoC\_DDR\_D15  
SoC\_DDR\_D13  
SoC\_DDR\_D9  
SoC\_DDR\_D10  
SoC\_DDR\_D14  
SoC\_DDR\_D16  
SoC\_DDR\_D21  
SoC\_DDR\_D22  
SoC\_DDR\_D19  
SoC\_DDR\_D18  
SoC\_DDR\_D23  
SoC\_DDR\_D20  
SoC\_DDR\_D17  
SoC\_DDR\_D24  
SoC\_DDR\_D30  
SoC\_DDR\_D27  
SoC\_DDR\_D26  
SoC\_DDR\_D25  
SoC\_DDR\_D29  
SoC\_DDR\_D28  
SoC\_DDR\_D31  
SoC\_DDR\_DM0  
SoC\_DDR\_DM1  
SoC\_DDR\_DM2  
SoC\_DDR\_DM3  
SoC\_DDR\_DQS0\_P  
SoC\_DDR\_DQS0\_N  
SoC\_DDR\_DQS1\_P  
SoC\_DDR\_DQS1\_N  
SoC\_DDR\_DQS2\_P  
SoC\_DDR\_DQS2\_N  
SoC\_DDR\_DQS3\_P  
SoC\_DDR\_DQS3\_N

SoC\_DDR\_D0  
SoC\_DDR\_D1  
SoC\_DDR\_D7  
SoC\_DDR\_D3  
SoC\_DDR\_D5  
SoC\_DDR\_D2  
SoC\_DDR\_D4  
SoC\_DDR\_D6  
SoC\_DDR\_D8  
SoC\_DDR\_D12  
SoC\_DDR\_D11  
SoC\_DDR\_D15  
SoC\_DDR\_D13  
SoC\_DDR\_D9  
SoC\_DDR\_D10  
SoC\_DDR\_D14  
SoC\_DDR\_D16  
SoC\_DDR\_D21  
SoC\_DDR\_D22  
SoC\_DDR\_D19  
SoC\_DDR\_D18  
SoC\_DDR\_D23  
SoC\_DDR\_D20  
SoC\_DDR\_D17  
SoC\_DDR\_D24  
SoC\_DDR\_D30  
SoC\_DDR\_D27  
SoC\_DDR\_D26  
SoC\_DDR\_D25  
SoC\_DDR\_D29  
SoC\_DDR\_D28  
SoC\_DDR\_D31  
SoC\_DDR\_DM0  
SoC\_DDR\_DM1  
SoC\_DDR\_DM2  
SoC\_DDR\_DM3  
SoC\_DDR\_DQS0\_P  
SoC\_DDR\_DQS0\_N  
SoC\_DDR\_DQS1\_P  
SoC\_DDR\_DQS1\_N  
SoC\_DDR\_DQS2\_P  
SoC\_DDR\_DQS2\_N  
SoC\_DDR\_DQS3\_P  
SoC\_DDR\_DQS3\_N


SoC\_DDR\_D0  
SoC\_DDR\_D1  
SoC\_DDR\_D7  
SoC\_DDR\_D3  
SoC\_DDR\_D5  
SoC\_DDR\_D2  
SoC\_DDR\_D4  
SoC\_DDR\_D6  
SoC\_DDR\_D8  
SoC\_DDR\_D12  
SoC\_DDR\_D11  
SoC\_DDR\_D15  
SoC\_DDR\_D13  
SoC\_DDR\_D9  
SoC\_DDR\_D10  
SoC\_DDR\_D14  
SoC\_DDR\_D16  
SoC\_DDR\_D21  
SoC\_DDR\_D22  
SoC\_DDR\_D19  
SoC\_DDR\_D18  
SoC\_DDR\_D23  
SoC\_DDR\_D20  
SoC\_DDR\_D17  
SoC\_DDR\_D24  
SoC\_DDR\_D30  
SoC\_DDR\_D27  
SoC\_DDR\_D26  
SoC\_DDR\_D25  
SoC\_DDR\_D29  
SoC\_DDR\_D28  
SoC\_DDR\_D31  
SoC\_DDR\_DM0  
SoC\_DDR\_DM1  
SoC\_DDR\_DM2  
SoC\_DDR\_DM3  
SoC\_DDR\_DQS0\_P  
SoC\_DDR\_DQS0\_N  
SoC\_DDR\_DQS1\_P  
SoC\_DDR\_DQS1\_N  
SoC\_DDR\_DQS2\_P  
SoC\_DDR\_DQS2\_N  
SoC\_DDR\_DQS3\_P  
SoC\_DDR\_DQS3\_N

SoC\_DDR\_D0  
SoC\_DDR\_D1  
SoC\_DDR\_D7  
SoC\_DDR\_D3  
SoC\_DDR\_D5  
SoC\_DDR\_D2  
SoC\_DDR\_D4  
SoC\_DDR\_D6  
SoC\_DDR\_D8  
SoC\_DDR\_D12  
SoC\_DDR\_D11  
SoC\_DDR\_D15  
SoC\_DDR\_D13  
SoC\_DDR\_D9  
SoC\_DDR\_D10  
SoC\_DDR\_D14  
SoC\_DDR\_D16  
SoC\_DDR\_D21  
SoC\_DDR\_D22  
SoC\_DDR\_D19  
SoC\_DDR\_D18  
SoC\_DDR\_D23  
SoC\_DDR\_D20  
SoC\_DDR\_D17  
SoC\_DDR\_D24  
SoC\_DDR\_D30  
SoC\_DDR\_D27  
SoC\_DDR\_D26  
SoC\_DDR\_D25  
SoC\_DDR\_D29  
SoC\_DDR\_D28  
SoC\_DDR\_D31  
SoC\_DDR\_DM0  
SoC\_DDR\_DM1  
SoC\_DDR\_DM2  
SoC\_DDR\_DM3  
SoC\_DDR\_DQS0\_P  
SoC\_DDR\_DQS0\_N  
SoC\_DDR\_DQS1\_P  
SoC\_DDR\_DQS1\_N  
SoC\_DDR\_DQS2\_P  
SoC\_DDR\_DQS2\_N  
SoC\_DDR\_DQS3\_P  
SoC\_DDR\_DQS3\_N


Note: the (XCZ\_tx+ + RGMII\_tx\*) line lenghts (TX\_RGMII) between XC7Z015 and KSZ9893R must be closely matched to each other Place 22 ohm resistors near XC7Z015



# SoC - PS IO Spare



Title			
Rototype - RLB			
Size	Document Number		Rev
A4	SoC - 02 - SoC - PS IO Spare		1.0
Date:	Tuesday, December 01, 2020	Sheet	0 of 47



# SoC - Regulator






Title			Rotatype - RLB
Size	A3	Document Number	SoC - 02 - SoC - Regulatori
Date:	Tuesday, December 01, 2020	Sheet	0 of 47
Rev	1.0		

this page is intentionally blank


Title			
Rototype - RLB			
Size	Document Number		Rev
A4	SoC - FPGA - 03 - SoC-FPGA - C2C termination		1.0
Date:	Thursday, November 26, 2020	Sheet	0 of 47




# FPGA - SoC - CLK



Title			
Rototype - RLB			
Size A4	Document Number SoC - FPGA - 03 - SoC-FPGA - CLK		Rev 1.0
Date:	Tuesday, December 01, 2020	Sheet	0 of 47



XC7S100-1FGGA676C




XC7S100-1FGGA676C

# FPGA - BANK 13 - 14 - Stepper motor

Title		
Rototype - RLB		
Size	Document Number	Rev
A3	FPGA - 04 - FPGA - BANK 13 - 14	1.0
Date:	Thursday, November 26, 2020	Sheet 0 of 47



# FPGA - BANK 15 - stepper motor



Title		
Rototype - RLB		
Size	Document Number	Rev
A3	FPGA - 04 - FPGA - BANK 15	1.0
Date:	Thursday, November 26, 2020	Sheet 0 of 47

# FPGA - BANK 16

## read photo transistor

U54-8		
BANK 16	IO_L24P_T3_16	C22 PH_SNS[43]
	IO_L24N_T3_16	C23 PH_SNS[45]
	IO_L23P_T3_16	C24 PH_SNS[48]
	IO_L23N_T3_16	B24 PH_SNS[47]
	IO_L22P_T3_16	B21 PH_SNS[37]
	IO_L22N_T3_16	B22 PH_SNS[42]
	IO_L21P_T3_DQS_16	A24 PH_SNS[46]
	IO_L21N_T3_DQS_16	A25 PH_SNS[49]
	IO_L20P_T3_16	A22 PH_SNS[41]
	IO_L20N_T3_16	A23 PH_SNS[44]
	IO_L19P_T3_16	D21 PH_SNS[39]
	IO_L19N_T3_VREF_16	C21 PH_SNS[38]
	IO_L18P_T2_16	A19 PH_SNS[26]
	IO_L18N_T2_16	A20 PH_SNS[32]
	IO_L17P_T2_16	B19 PH_SNS[27]
	IO_L17N_T2_16	B20 PH_SNS[33]
	IO_L16P_T2_16	D19 PH_SNS[29]
	IO_L16N_T2_16	D20 PH_SNS[34]
	IO_L15P_T2_DQS_16	F19 PH_SNS[30]
	IO_L15N_T2_DQS_16	F20 PH_SNS[36]
	IO_L14P_T2_SRCC_16	E20 PH_SNS[35]
	IO_L14N_T2_SRCC_16	E21 PH_SNS[40]
	IO_L13P_T2_MRCC_16	D18 PH_SNS[23]
	IO_L13N_T2_MRCC_16	C19 PH_SNS[28]
	IO_L12P_T1_MRCC_16	F17 PH_SNS[20]
	IO_L12N_T1_MRCC_16	F18 PH_SNS[25]
	IO_L11P_T1_SRCC_16	A17 PH_SNS[16]
	IO_L11N_T1_SRCC_16	A18 PH_SNS[21]
	IO_L10P_T1_16	E17 PH_SNS[19]
	IO_L10N_T1_16	E18 PH_SNS[24]
	IO_L9P_T1_DQS_16	B16 PH_SNS[12]
	IO_L9N_T1_DQS_16	B17 PH_SNS[17]
	IO_L8P_T1_16	D16 PH_SNS[14]
	IO_L8N_T1_16	C16 PH_SNS[13]
	IO_L7P_T1_16	C17 PH_SNS[18]
	IO_L7N_T1_16	C18 PH_SNS[22]
	IO_L6P_T0_16	C13 PH_SNS[1]
	IO_L6N_T0_VREF_16	C14 PH_SNS[4]
	IO_L5P_T0_16	D14 PH_SNS[5]
	IO_L5N_T0_16	D15 PH_SNS[9]
	IO_L4P_T0_16	B14 PH_SNS[3]
	IO_L4N_T0_16	B15 PH_SNS[8]
	IO_L3P_T0_DQS_16	A14 PH_SNS[2]
	IO_L3N_T0_DQS_16	A15 PH_SNS[7]
	IO_L2P_T0_16	E15 PH_SNS[10]
	IO_L2N_T0_16	E16 PH_SNS[15]
	IO_L1P_T0_16	F14 PH_SNS[6]
	IO_L1N_T0_16	F15 PH_SNS[11]
	IO_25_16	G19 PH_SNS[31]
	IO_0_16	A13 PH_SNS[0]

XC7S100-1FGGA676C

Title		
Rototype - RLB		
Size	Document Number	Rev
A4	FPGA - 04 - FPGA - BANK 16	1.0
Date:	Thursday, November 26, 2020	Sheet 0 of 47

# FPGA - BANK 33/34 (CIS) - 35(C2C)

U54-10			
BANK 34	IO_L24P_T3_34	Y7	CIS1 LED_B_P
	IO_L24N_T3_34	AA7	CIS1 LED_B_N
	IO_L23P_T3_34	AA4	CIS1 LED_R_P
	IO_L23N_T3_34	AA3	CIS1 LED_R_N
	IO_L22P_T3_34	AB5	CIS1 LVDS_D0_P
	IO_L22N_T3_34	AB4	CIS1 LVDS_D0_N
	IO_L21P_T3_DQS_34	W6	CIS1 CS1
	IO_L21N_T3_DQS_34	Y6	CIS1 CS2
	IO_L20P_T3_34	Y5	CIS1 LED_G_P
	IO_L20N_T3_34	AA5	CIS1 LED_G_N
	IO_L19P_T3_34	W5	CIS0 LVDS_D2_P
	IO_L19N_T3_VREF_34	W4	CIS0 LVDS_D2_N
	IO_L18P_T2_34	V4	CIS0 LVDS_D1_P
	IO_L18N_T2_34	W3	CIS0 LVDS_D1_N
	IO_L17P_T2_34	T3	CIS0 LED_B_P
	IO_L17N_T2_34	U2	CIS0 LED_B_N
	IO_L16P_T2_34	V7	CIS0 LVDS_D0_P
	IO_L16N_T2_34	V6	CIS0 LVDS_D0_N
	IO_L15P_T2_DQS_34	T4	CIS0 SI_P
	IO_L15N_T2_DQS_34	U4	CIS0 SI_N
	IO_L14P_T2_SRCC_34	U6	CIS0 CLK_P
	IO_L14N_T2_SRCC_34	U5	CIS0 CLK_N
	IO_L13P_T2_MRCC_34	T7	CIS0 LVDS_CLK_P
	IO_L13N_T2_MRCC_34	U7	CIS0 LVDS_CLK_N
	IO_L12P_T1_MRCC_34	V3	CIS1 LVDS_CLK_P
	IO_L12N_T1_MRCC_34	V2	CIS1 LVDS_CLK_N
	IO_L11P_T1_SRCC_34	U1	CIS1 CLK_P
	IO_L11N_T1_SRCC_34	V1	CIS1 CLK_N
	IO_L10P_T1_34	W1	CIS1 MOSI
	IO_L10N_T1_34	Y1	CIS1 MISO
	IO_L9P_T1_DQS_34	AA2	CIS1 SI_P
	IO_L9N_T1_DQS_34	AB1	CIS1 SI_N
	IO_L8P_T1_34	Y3	CIS1 CS0
	IO_L8N_T1_34	Y2	CIS1 SCKL
	IO_L7P_T1_34	AB2	CIS1 LVDS_D1_P
	IO_L7N_T1_34	AC1	CIS1 LVDS_D1_N
	IO_L6P_T0_34	R7	CIS0 CS1
	IO_L6N_T0_VREF_34	R6	CIS0 CS0
	IO_L5P_T0_34	R5	CIS0 LED_G_P
	IO_L5N_T0_34	T5	CIS0 LED_G_N
	IO_L4P_T0_34	R2	CIS0 LED_R_P
	IO_L4N_T0_34	T2	CIS0 LED_R_N
	IO_L3P_T0_DQS_34	P5	S_IO_2
	IO_L3N_T0_DQS_34	P4	S_IO_1
	IO_L2P_T0_34	P1	S_IO_0
	IO_L2N_T0_34	R1	S_IO_3
	IO_L1P_T0_34	P3	CIS0 MISO
	IO_L1N_T0_34	R3	CIS0 SCKL
	IO_25_34	Y8	CIS0 CS2
	IO_0_34	P6	CIS0 MOSI

XC7S100-1FGGA676C


U54-9			
BANK 33	IO_L24P_T3_33	AD14	CIS3 LVDS_D1_P
	IO_L24N_T3_33	AD13	CIS3 LVDS_D1_N
	IO_L23P_T3_33	AB11	CIS3 LED_G_P
	IO_L23N_T3_33	AC11	CIS3 LED_G_N
	IO_L22P_T3_33	AF14	CIS3 LVDS_D2_P
	IO_L22N_T3_33	AF13	CIS3 LVDS_D2_N
	IO_L21P_T3_DQS_33	AE11	CIS3 LED_B_P
	IO_L21N_T3_DQS_33	AE10	CIS3 LED_B_N
	IO_L20P_T3_33	AE12	CIS3 LVDS_D0_P
	IO_L20N_T3_33	AF12	CIS3 LVDS_D0_N
	IO_L19P_T3_33	AC12	CIS3 SI_P
	IO_L19N_T3_VREF_33	AD11	CIS3 SI_N
	IO_L18P_T2_33	AA9	CIS2 LVDS_D2_P
	IO_L18N_T2_33	AB9	CIS2 LVDS_D2_N
	IO_L17P_T2_33	AF10	CIS3 LED_R_P
	IO_L17N_T2_33	AF9	CIS3 LED_R_N
	IO_L16P_T2_33	AD10	CIS3 CS1
	IO_L16N_T2_33	AD9	CIS3 CS0
	IO_L15P_T2_DQS_33	AC9	CIS3 SCKL
	IO_L15N_T2_DQS_33	AD8	CIS3 MISO
	IO_L14P_T2_SRCC_33	AF8	CIS3 CLK_P
	IO_L14N_T2_SRCC_33	AF7	CIS3 CLK_N
	IO_L13P_T2_MRCC_33	AA10	CIS3 LVDS_CLK_P
	IO_L13N_T2_MRCC_33	AB10	CIS3 LVDS_CLK_N
	IO_L12P_T1_MRCC_33	AE8	CIS2 CLK_P
	IO_L12N_T1_MRCC_33	AE7	CIS2 CLK_N
	IO_L11P_T1_SRCC_33	AC8	CIS2 LVDS_CLK_P
	IO_L11N_T1_SRCC_33	AC7	CIS2 LVDS_CLK_N
	IO_L10P_T1_33	AB6	CIS2 LED_B_P
	IO_L10N_T1_33	AC6	CIS2 LED_B_N
	IO_L9P_T1_DQS_33	AA8	CIS2 LVDS_D1_P
	IO_L9N_T1_DQS_33	AB7	CIS2 LVDS_D1_N
	IO_L8P_T1_33	AD6	CIS2 SI_P
	IO_L8N_T1_33	AD5	CIS2 SI_N
	IO_L7P_T1_33	AE6	CIS2 LVDS_D0_P
	IO_L7N_T1_33	AE5	CIS2 LVDS_D0_N
	IO_L6P_T0_33	AD3	CIS2 CS0
	IO_L6N_T0_VREF_33	AE3	CIS2 SCKL
	IO_L5P_T0_33	AC4	CIS2 LED_R_P
	IO_L5N_T0_33	AD4	CIS2 LED_R_N
	IO_L4P_T0_33	AF5	CIS2 LED_G_P
	IO_L4N_T0_33	AF4	CIS2 LED_G_N
	IO_L3P_T0_DQS_33	AF3	CIS2 CS2
	IO_L3N_T0_DQS_33	AF2	CIS2 CS1
	IO_L2P_T0_33	AC3	CIS2 MISO
	IO_L2N_T0_33	AC2	CIS2 MOSI
	IO_L1P_T0_33	AD1	CIS1 LVDS_D2_P
	IO_L1N_T0_33	AE1	CIS1 LVDS_D2_N
	IO_25_33	AE13	CIS3 CS2
	IO_0_33	AE2	CIS3 MOSI

XC7S100-1FGGA676C


U54-11			
BANK 35	IO_L24P_T3_35	M2	C2C_RX_DATA9
	IO_L24N_T3_35	M1	C2C_RX_DATA10
	IO_L23P_T3_35	K1	C2C_RX_DATA1
	IO_L23N_T3_35	J1	C2C_X2M_IRQ_OUT0
	IO_L22P_T3_35	N2	C2C_RX_DATA14
	IO_L22N_T3_35	N1	FPGA_USB_RX
	IO_L21P_T3_DQS_35	L2	C2C_RX_DATA5
	IO_L21N_T3_DQS_35	K2	C2C_RX_DATA0
	IO_L20P_T3_35	K3	C2C_X2M_IRQ_OUT3
	IO_L20N_T3_35	J3	C2C_TX_DATA14
	IO_L19P_T3_35	N4	C2C_RX_DATA12
	IO_L19N_T3_VREF_35	N3	C2C_RX_DATA13
	IO_L18P_T2_35	L4	C2C_RX_DATA3
	IO_L18N_T2_35	L3	C2C_RX_DATA4
	IO_L17P_T2_35	M5	C2C_RX_DATA7
	IO_L17N_T2_35	M4	C2C_RX_DATA8
	IO_L16P_T2_35	N6	C2C_RX_DATA11
	IO_L16N_T2_35	M6	C2C_RX_DATA6
	IO_L15P_T2_DQS_35	L5	C2C_RX_DATA2
	IO_L15N_T2_DQS_35	K5	C2C_X2M_IRQ_OUT2
	IO_L14P_T2_SRCC_35	M7	R601 10 1% C2C_TX_CLK_P
	IO_L14N_T2_SRCC_35	L7	R602 10 1% C2C_TX_CLK_N
	IO_L13P_T2_MRCC_35	K7	FPGA_200_CLK_P
	IO_L13N_T2_MRCC_35	K6	FPGA_200_CLK_N
	IO_L12P_T1_MRCC_35	J4	FPGA_SPARE_CLK_P
	IO_L12N_T1_MRCC_35	H4	FPGA_SPARE_CLK_N
	IO_L11P_T1_SRCC_35	H3	R603 10 1% C2C_RX_CLK_P
	IO_L11N_T1_SRCC_35	H2	R604 10 1% C2C_RX_CLK_N
	IO_L10P_T1_AD15P_35	E2	C2C_X2M_IRQ_IN0
	IO_L10N_T1_AD15N_35	E1	C2C_X2M_IRQ_IN1
	IO_L9P_T1_DQS_AD7P_35	H1	C2C_TX_DATA10
	IO_L9N_T1_DQS_AD7N_35	G1	C2C_TX_DATA7
	IO_L8P_T1_AD14P_35	F3	C2C_TX_DATA0
	IO_L8N_T1_AD14N_35	E3	S_RST_FPGA_OK
	IO_L7P_T1_AD6P_35	G2	C2C_TX_DATA6
	IO_L7N_T1_AD6N_35	F2	C2C_TX_DATA1
	IO_L6P_T0_35	H7	C2C_TX_DATA8
	IO_L6N_T0_VREF_35	G7	C2C_TX_DATA2
	IO_L5P_T0_AD13P_35	J6	C2C_TX_DATA12
	IO_L5N_T0_AD13N_35	J5	C2C_TX_DATA13
	IO_L4P_T0_35	H6	C2C_TX_DATA9
	IO_L4N_T0_35	G6	C2C_TX_DATA3
	IO_L3P_T0_DQS_AD5P_35	G4	C2C_TX_DATA5
	IO_L3N_T0_DQS_AD5N_35	F4	C2C_X2M_IRQ_IN3
	IO_L2P_T0_AD12P_35	K8	C2C_X2M_IRQ_OUT1
	IO_L2N_T0_AD12N_35	J8	C2C_TX_DATA11
	IO_L1P_T0_AD4P_35	G5	C2C_TX_DATA4
	IO_L1N_T0_AD4N_35	F5	C2C_X2M_IRQ_IN2
	IO_25_35	N7	FPGA_USB_TX
	IO_0_35	H8	S_RST_FPGA

XC7S100-1FGGA676C

Title		
Rototype - RLB		
Size	Document Number	Rev
A3	FPGA - 04 - FPGA - BANK 33 - 34 - 35	1.0
Date:	Tuesday, December 01, 2020	Sheet 0 of 47



XC7S100-1FGGA676C





# FPGA - BANK 36 - LED





Title			Rototype - RLB		
Size	A4	Document Number	FPGA - 04 - FPGA - BANK 36		Rev
Date:		Tuesday, December 01, 2020		Sheet	0 of 47
					1.0



# FPGA - USB Debug



Title		
Rototype - RLB		
Size	Document Number	Rev
A4	FPGA - 04 - FPGA - DBG UART	1.0
Date:	Tuesday, December 01, 2020	Sheet 0 of 47




Pin Name	Bank	JTAG (Only)	Slave Serial	Master Serial	Master SPI		
					x1	x2	x4
CFGBVS	0	CFGBVS	CFGBVS	CFGBVS	CFGBVS	CFGBVS	CFGBVS
M[2:0]	0	M[2:0]=101	M[2:0]=111	M[2:0]=000	M[2:0]=001	M[2:0]=001	M[2:0]=001


# FPGA - JTAG

Title Rototype - RLB			
Size A3	Document Number FPGA - 04 - FPGA - JTAG		Rev 1.0
Date:	Wednesday, December 02, 2020	Sheet 0 of 47	
















XC7S100-1FGGA676C



XC7S100-1FGGA676C



U54-2  
XC7S100-1FGGA676C


FPGA\_XADC\_AGND

# FPGA - POWER



Title			Rototype - RLB
Size	A3	Document Number	FPGA - 04 - FPGA - Power
Date:	Monday, November 30, 2020	Sheet	0 of 47
Rev	1.0		

Stefano - 16/12/2019

# FPGA - Regulator





# # 12V Alim Board



# Power In



Title			Rototype - RLB		
Size	A4	Document Number	SoC - 05 - POWER IN		Rev
Date:	Tuesday, December 01, 2020		Sheet	0	of 47
				1	





# R - Conector

Title		
Rototype - RLB		
Size	Document Number	Rev
A3	Connector - 06 - CONN - R	1.0
Date:	Thursday, November 26, 2020	Sheet 0 of 47



# T - Connector

Title		
Rototype - RLB		
Size	Document Number	Rev
A3	Connector - 06 - CONN - T	1.0
Date:	Thursday, November 26, 2020	Sheet 0 of 47