i.MX8M PWR NVCC\_JTAG NVCC\_NAND1 NVCC\_NAND2 NVCC\_SAI1\_1 NVCC\_SAI1\_2 NVCC\_SAI3\_1 NVCC\_SAI3\_1 NVCC\_GPI01 NVCC\_GPI01 R NVCC\_GPI02 D NVCC\_GCSPI02 NVCC\_LCSPI02 NVCC\_LCSPI1\_1 NVCC\_GSPI1\_1 NVCC\_SDI1\_2 NVCC\_SDI1\_1 NVCC\_SDI2\_2 NVCC\_SDI2\_1 NVC NVCC\_SNVS\_3V3 -NVCC\_SNVS VDD\_SNVS HNVCC\_3V3 VDD\_SNVS\_0V9 VDD\_SOC1 VDD\_SOC3 VDD\_SOC3 VDD\_SOC5 VDD\_SOC5 VDD\_SOC5 VDD\_SOC7 VDD\_SOC10 VDD\_SOC10 VDD\_SOC10 VDD\_SOC11 VDD\_SOC14 VDD\_SOC16 VDD\_SOC16 VDD\_SOC16 VDD\_SOC16 VDD\_SOC16 VDD\_SOC17 VDD\_SOC17 VDD\_SOC17 VDD\_SOC19 VDD\_SOC19 VDD\_SOC20 NVCC\_NAND\_3V3 VDD\_SOC\_0V9 -NVCC\_I2C\_3V3 R1 WW 0.25% DNP NVCC\_SD2 **→**NVCC\_SD1\_1V8 NVCC\_ENET\_2V5 C20 C21 C22 100nF 100nF 100nF 100nF L1 M13 Murata BLM03AX241SN1₩3 P13 T17 **UDD\_PHY\_3V3** C29 C30 C31 100nF 2.2uF VDD\_ARM\_0V9 → **UDD\_PHY\_0V9** C40 C41 C42 C42 100nF 2.2uF GND VSSA\_FPLL\_ARM
VSSA\_FPLL
VSSA\_SPLL\_VIDEO2
VSSA\_SPLL
VSSA\_SPLL
VSSA\_SPLL
TI4 V23 VSSA\_XTAL\_25M VSSA\_XTAL\_27M VSS141 AD25 AD16 VSS139 VSS138 VSS138 VSS138 VSS139 VSS139 VSS139 VSS139 VSS131 VSS331 
 ÖİB
 VSSA

 C16
 VSSA

 C24
 VSS5

 C24
 VSS5

 D10
 VSS8

 D18
 VSSD

 D18
 VSS10

 D23
 VSS10

 E4
 VSS12

 E5
 USS13

 E10
 VSS14

 E20
 VSS16

 E214
 VSS15

 E515
 VSS17

 E114
 VSS18

 E217
 VSS19

 E218
 VSS19

 VSS19
 VSS19

 E22
 VSS20

 E23
 VSS20

 E33
 VSS22

 E64
 VSS26

 G9
 VSS26

 G9
 VSS27

 G10
 VSS28

 G13
 VSS30

 H8
 VSS30

 H9
 VSS36


 H10
 VSS36

 H11
 VSS49


 J11
 VSS49


 J11
 VSS49


 J11
 **UDD PHY 3V3** C50 C51 100nF 2.2uf 10V C52 C53 C46
100nF 100nF 2.2uF VDD\_VPU\_0V9 → C54 C55 C56
22uF 22uF 22uF 22uF
N 10V N 10V VDD\_GPU1 VDD\_GPU2 VDD\_GPU3 VDD\_GPU4 VDD\_GPU5 VDD\_GPU6 VDD\_GPU7 VDD\_GPU8 HDMI\_AVDDIO HDMI\_AVDDCLK HDMI\_AVDDCORE2 HDMI\_AVDDCORE1 **◆**VDD\_PHY\_1V8 C59 C60 100nF 2.2uF 10V N **◆**VDD PHY 0V9 VDD\_GPU\_0V9 C70 C72 C73 100nF 2.2uF C64 C65 1uF 1uF 6.3V 0 6.3V C66 1uF 6.3V VDD\_DRAM1
VDD\_DRAM2
VDD\_DRAM3
VDD\_DRAM4
VDD\_DRAM5
VDD\_DRAM6
VDD\_DRAM6
VDD\_DRAM6
VDD\_DRAM6
VDD\_DRAM10
VDD\_DRAM11
VDD\_DRAM12
VDD\_DRAM14
VDD\_DRAM14
VDD\_DRAM16
VDD\_DRAM16
VDD\_DRAM16
VDD\_DRAM16
VDD\_DRAM16
VDD\_DRAM16
VDD\_DRAM16
VDD\_DRAM16
VDD\_DRAM16
VDD\_DRAM17
VDD\_DRAM16
\( \section \) \( \se **◆**VDD\_PHY\_1V8 C74 C75 100nF 2.2uF 10V N 10V VDD\_DRAM\_0V9 C77 C78
22uF 1uF
0 10V 6.3V C79 C80 1uF 1uF 6.3V 0 6.3V C81 1uF 6.3V 1 1 000 2 000 100nF 100n **◆**VDD\_PHY\_0V9 MIPI VDDPLL VDDA\_1V8→ VDDA\_1P8\_LVDS VDDA\_1P8\_TSENSOR VDDA\_1P8\_XTAL\_27M VDDA\_1P8\_XTAL\_25M | VSS56 | VSS56 | VSS57 | VSS56 | VSS57 | VSS58 | VSS57 | VSS58 | VSS57 | VSS58 | VSS57 | VSS71 | VSS57 | VSS71 | VSS58 | VSS71 | VSS71 | VSS71 | VSS71 | VSS58 | VSS59 | VSS71 | VSS71 | VSS71 | VSS71 | VSS71 | VSS58 | VSS58 | VSS71 | VSS7 R17 EFUSE VQPS VSS86 VSS85 VSS84 VSS85 VSS84 VSS84 VSS81 VSS81 VSS80 VSS79 VSS79 VSS77 VSS77 VSS75 VSS75 VSS74 VSS74 VSS74 VSS74 VSS74 VSS74 VSS74 VSS75 VSS75 VSS75 VSS75 VSS75 VSS75 VSS75 VSS75 VSS76 VSS76 VSS77 VSS77 VSS77 VSS78 VSS78 VSS78 VSS78 VSS77 VSS78 VSS78 VSS78 VSS78 VSS77 VSS78  VSS78 NVCC\_DRAM\_1V1-MIMX8MD6DVA.IZAB MIMX8MD6DVAJZAB C1132 C1133 C1134
TuF TuF TuF
6.3V 6.3V 6.3V 6.3V Rototype - RLB Document Number i.MX8M - 01 - MC - C-04 CPU PWR Rev 1.0 Tuesday, December 01, 2020 Sheet 0 of 47
























### i.MX8M PHY

USB\_RESREF: Attach a 200-|. 1% 100-ppm/C precision resistor-to-ground on the board. MIFIDSI\_REXT: 15K-!, PCIE: 200-!,  $\frac{1}{1}$ A%  $\frac{1}{1}$ A 100 ppm/ $\frac{1}{1}$ AC precision resistor to-ground on the board. HDMI:a 499|,  $\frac{1}{1}$ Al% tolerance} resistor to-ground on the board













#### eMMC 5.0 Footprint












Bo	oot RO	M Fuse		<defa< th=""><th>ult: eMMC BOOT&gt;,</th><th>QSPI boot is not s</th><th>upported by ROM</th><th></th><th></th><th></th><th></th></defa<>	ult: eMMC BOOT>,	QSPI boot is not s	upported by ROM				
		Address	7	6	5	4	3	2	1	0	
		0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]	
		0x470[15:8]			001 - SD/eSD		Port S 00 - e 01 - e	SDHC1	'0' - No power cycle	SD Loopback Clock Source Sel (for SDR50	BMODE[1:0] BOOT TYPE
		0x470[15:8]			010 - MMC/eMMC		01 - e	SURC2	'1' - Enabled via	and SDR104 only) '0' - through SD pad '1' - direct	00 Boot From Fuses 01 Serial Downloader
		0x470[15:8]	Infinit-Loop (Debug USE only) 0 - Disable 1 - Enable		011 - NAND		Pages 00 - 1 01 - 6 10 - 3 11 - 2	4 2	Nand_Rov 00 - 3 01 - 2 10 - 4 11 - 5	v_address_bytes:	10 Internal Boot (Development) 11 Reserved  # Boot Device: eMMC/MicroSD
		0x470[15:8]			100 - QSPI		QSPI Instance 0 - QuadSPI0 1 - Reserved		SDR SMP: "000" : Default "001-111"		NVCC_SAI1_3V3  -Internal pullup resistors only support 1 PU res of 27 kOhm; -Internal pulldown resistor of 90kOhm is always enabled
		0x470[15:8]			110 - SPI NOR			Port Select: 000 - eCSPI1 001 - eCSPI2		SPI Addressing: 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)	AND
		0x470[15:8]		Others - Res	erved for future use						### \$\leq \leq \leq \leq \leq \leq \leq \leq
			BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]	
	SD/eSD	0x470[7:0]	Fast Boot: 0 - Regular	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit		Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 101 - Reserved for DDR5 Others - Reserved	50	Reserved	SW2 DHN-04 TO
	MMC/eMMC	0x470[7:0]	1 - Fast Boot		Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 110 - 8-bit DDR (MMC Else - reserved.		Speed 00 - Norm 01 - High 10 - Reser 11 - Reser	ved for HS200	USDHC1 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	USDHC2 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	1 0 0 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	NAND	0x470[7:0]	BT_TOGGLEMODE	BOOT_SEA 00 - 2 01 - 2 10 - 4 11 - 8	ARCH_COUNT:		'000' - 16 '001' - 16 '010' - 26 '011' - 36 '100' - 46 '101' - 56 '111' - 76	ode 33MHz Preamble De GPMICLK cycles. iPMICLK cycles. iPMICLK cycles. iPMICLK cycles. iPMICLK cycles. iPMICLK cycles. iPMICLK cycles. iPMICLK cycles. iPMICLK cycles. iPMICLK cycles.	ay, Read Latency:	Reserved	R148
	QSPI	0x470[7:0]	HSPHS: Half Speed Phase Selection 0: select sampling at non-inverted clock 1: select sampling at inverted clock	HSDLY: Half Speed Delay selection 0 : one clock delay 1: two clock delay	FSPHS: Full Speed Phase Selection 0 : select sampling at non-inverted clock 1: select sampling at inverted clock	FSDLY: Full Speed Delay selection 0 : one clock delay 1: two clock delay	Reserved	Reserved	Reserved	Reserved	Riod
	SPINOR	0x470[7:0]	CS select ( 00 - CS#0 01 - CS#1 10 - CS#2 11 - CS#3	(default)	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	NVCC_SNVS_3V3
6,16,17 6,16,1	<b>V</b> 1,18 12C2_SCL 7,18 12C2_SDA≪≫	J2 1 3 0 0 5 0 0 7 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0	GÑD 2 4 6 6	D_nRST 6	FAN PWR  J3 1 1 2 2 3 Molex_22272031  art Number: LLEX 0022272031	1 GND	V3	ress) L H 1-4:01 ) L L 1-4:01 ) L L 1-4:01 ) ress) H H / Press) H H /	F; 2-3 : ON 0 1 Se (2-3 : OFF 1 0 In Se (3-3 : OFF	ternal Boot rial Downloader power key event stem power down  D10 ZLLS400 A D11 ZLLS400 A C282 100nF 50V	27 for system development of the system upgrade power key function    R164 DNP
		5			4				3		Document Number   C     Document Number   LMX8M - 01 - MC - C-11 BOOT CFG   Date:   Wednesday, December 02, 2020   Sheet   0   of   47   2   1



### **HDMI 2.0a TX**


#### HDMI data EMI/ESD







### **Audio DAC**


#### 24-bit 192kHz Stereo DAC 2Vrms Line Out





# PCIE1 connect






Rototype - RLB


Document Number i.MX8M - 01 - MC - C-16 PCI1 Conn e CLK


Tuesday, December 01, 2020 Sheet 0 of

Rev 1.0


### MicroSD/Infrared/LED









### **UART-USB DBG**








Title

Rototype - RLB

Size Document Number C I.MX8M - 01 - MC - C-20 Debug


Date: Wednesday, December 02, 2020 | Sheet 0 of 47

# i.MX8M Display & Fan





Title	Rototype - RLB						
Size A4	Document Number i.MX8M - 01 - MC - D -	Display Fan					Rev 1.0
Date:	Tuesday, December	01, 2020	Sheet	0	of	47	•
				1			

# i.MX8M EEPROM




Rototype - RLB Document Number Rev i.MX8M - 01 - MC - D - EEPROM Tuesday, December 01, 2020








Title	Rototype - RLB					
Size A3	Document Number i.MX8M - 01 - MC - D - I210 CPI to I	ΞΤΗ				Rev 1.0
Date:	Tuesday, December 01, 2020	Sheet	0	of	47	




# i.MX8M Reset SoC e FPGA








# SoC - USB Debug




Title
Rototype - RLB

Size Document Number
A4 SoC - 02 - SoC - DBG UART


Date: Tuesday, December 01, 2020 Sheet 0 of 47





# SoC - EXP





Rototype - RLB Document Number Rev SoC - 02 - SoC - HWC\_EXP 1.0 Tuesday, December 01, 2020 Sheet




















U54-6					
	104D TO D47 44	Y21	SM10_ENA	// 6	M10 ENA
	D_L24P_T3_D17_14 D_L24N_T3_D16_14	Y22	SM10_M2P		M10_ENA
	D_L24N_T3_D16_14 D_L23P_T3_D19_14	AA22	SM11_M2P		M11 M2P
	D_L23P_T3_D19_14 D_L23N_T3_D18_14	AA23	SM11_M1P		M11 M1P
10	D_L23N_T3_D16_14 D_L22P_T3_D21_14	AA24	SM11_REF		M11 REF
	D_L22F_T3_D2T_T4  D_L22N_T3_D2T_T4	AA25	SM11_DIR		M11 DIR
<b>Y</b> "	L21P T3 DQS 14	W23	SM9_M2P		M9 M2P
	N T3 DQS D22 14	Y23	SM10_M1P		M10 M1P
7 10_121	L20P T3 D24 14	Y25	SM10_REF		M10 REF
	D_L20N_T3_D24_14	Y26	SM10_DIR		M10 DIR
Щ	D_L19P T3 D26 14	W25	SM9_REF		M9 REF
	T3 D25 VREF 14	W26	SM9_DIR	33.	M9 DIR
	D L18P T2 D28 14	V23	SM8_M2P		M8 M2P
	D L18N T2 D27 14	W24	SM9_M1P		M9 M1P
	D L17P T2 D30 14	V21	SM8_CLK		M8 CLK
	D L17N T2 D29 14	V22	SM8_ENA		M8 ENA
	L16P T2 CSI B 14	W20	SM9_CLK		M9 CLK
	D L16N T2 D31 14	W21	SM9_ENA		M9 ENA
	DQS RDWR B 14	U24	SM7_M2P		M7 M2P
	DOUT CSO B 14	V24	SM8_M1P	33.	M8 M1P
	L14P T2 SRCC 14	T22	SM6_CLK		M6 CLK
	L14N T2 SRCC 14	U22	SM7_ENA		M7 ENA
	_13P T2 MRCC 14	U20	SM8_DIR		M8 DIR
	13N T2 MRCC 14	U21	SM7_CLK		M7 CLK
	12P T1 MRCC 14	T23	SM6_ENA		M6 ENA
	12N T1 MRCC 14	T24	SM6_M2P		M6 M2P
	L11P T1 SRCC 14	U25 V26	SM7_M1P SM8_REF		M7 M1P
	L11N T1 SRCC 14	T25	SM6_NEF		M8 REF
	L10P T1 D14 14	U26	SM7 REF		M6_M1P
	L10N T1 D15 14	P25	SM5 DIR		M7 REF
i	O L9P T1 DQS 14	R26	SM5_BIT		M5 DIR
	N T1 DQS D13 14	P24	SM5_ENA SM5_REF		M5_ENA
_	IO L8P T1 D11 14	R25	SM5_REF		M5_REF
	O_L8N_T1_D12_14	N26	SM4 M1P		M5_CLK
	IO L7P T1 D09 14	P26	SM4_KH		M4_M1P
	O_L7N_T1_D10_14		FPGA SPI CS		M4_CLK
IO_	L6P_T0_FCS_B_14	T20	SM7 DIR		PGA_SPI_CS
	_T0_D08_VREF_14	P20	SM5 M2P		M7_DIR
	IO_L5P_T0_D06_14	P21	SM5_M1P		M5_M2P
	O_L5N_T0_D07_14	R21	SM6 REF		M5_M1P
	IO_L4P_T0_D04_14	R22	SM6 DIR		M6_REF
	O_L4N_T0_D05_14	N21	SM4 ENA		M6_DIR
	_DQS_PUDC_B_14	N22	SM4 M2P		M4_ENA
	_DQS_EMCCLK_14		FPGA SPI-DQ2		M4_M2P
	IO_L2P_T0_D02_14		FPGA SPI-DQ3		PGA_SPI-DQ2
	O_L2N_T0_D03_14	N23	FPGA SPI-DQ0		PGA_SPI-DQ3
	_T0_D00_MOSI_14		FPGA SPI-DQ1		PGA_SPI-DQ0
IO_L	IN_T0_D01_DIN_14	Y20	SM10 CLK		PGA_SPI-DQ1
	IO_25_14	M26	SM4_REF		M10_CLK
	IO_0_14			——————————————————————————————————————	M4_REF


XC7S100-1FGGA676C

U54-5		
IO 104D TO 10	AE15 SM19_ENA	─────────────────────────────────────
IO_L24P_T3_13	AF15 SM19_CLK	
IO_L24N_T3_13	AD15 SM19_M2P	SM19_CLK
<ul> <li>M IO_L23P_T3_13</li> <li>H IO_L23N_T3_13</li> </ul>	AE16 SM19 M1P	SM19_M2P
☐ IO_L23N_T3_13	AA17 SM18 REF	SM19_M1P
IO_L22P_T3_13	AA18 SM17 M1P	SM18_REF
IO_L22N_T3_13	AC16 SM19_DIR	SM17_M1P
IO_L21P_T3_DQS_13	AD16 SM19 REF	SM19_DIR
IO L22N_T3_13   HO_L21P_T3_DQS_13   IO_L21N_T3_DQS_13   HO_L20P_T3_13   HO_L20P_T3_13   HO_L20N_T3_13   HO_L40P_T3_13	AF17 SM18 CLK	SM19_REF
IO_L20P_T3_13	AF18 SM18 DIR	SM18_CLK
IO_L20N_T3_13	AB17 SM18 M1P	SM18_DIR
IO_LISP_13_13	AC17 SM18_M2P	SM18_M1P
IO_L19N_T3_VREF_13	AC18 SM17 M2P	SM18_M2P
IO_L18P_T2_13	AD18 SM17 ENA	─── <b>─</b> SM17_M2P
IO_L18N_T2_13	AD20 SM16 DIR	──── <b>─</b> SM17_ENA
IO_L17P_T2_13	AE21 SM15 M2P	─────────────────────────────────────
IO_L17N_T2_13	AC19 SM16 CLK	───── <b>─</b> SM15_M2P
IO_L16P_T2_13	AD19 SM17_DIR	─── <b>─</b> ⟨\$M16_CLK
IO_L16N_T2_13	AE18 SM17 CLK	──── <b></b> SM17_DIR
IO_L15P_T2_DQS_13	AF19 SM17 REF	──── <b>─</b> ⟨SM17_CLK
IO_L15N_T2_DQS_13	AE20 SM16 REF	SM17_REF
IO_L14P_T2_SRCC_13	AF20 SM16_M1P	SM16_REF
IO L14N T2 SRCC 13	AA19 SM16_M2P	SM16_M1P SM16_M2P
IO L13P T2 MRCC 13	AB19 SM16 ENA	───── <b>─</b> < <b>∑</b> SM16_M2P
IO L13N T2 MRCC 13	AD21 SM15 M1P	SM16_ENA
IO_L12P_T1_MRCC_13	AE22 SM14 ENA	SM15_M1P
IO_L12N_T1_MRCC_13	AB21 SM15_DIR	─────────────────────────────────────
IO_L11P_T1_SRCC_13	AC21 SM15_REF	─────────────────────────────────────
IO_L11N_T1_SRCC_13	AB22 SM14 M1P	
IO_L10P_T1_13	AC22 SM14 M2P	──── <b>─</b> ⟨\$M14_M1P
IO_L10N_T1_13	AA20 SM15_ENA	
IO_L9P_T1_DQS_13	AB20 SM15_CLK	───── <b></b>
IO_L9N_T1_DQS_13	AF22 SM14_CLK	──── <b></b> SM15_CLK
IO_L8P_T1_13	AF23 SM14 REF	──── <b></b> SM14_CLK
IO_L8N_T1_13	AD23 SM13 CLK	
IO_L7P_T1_13	AE23 SM14_DIR	───── <b></b> SM13_CLK
IO_L7N_T1_13	AE25 SM12_ENA	─────────────────────────────────────
IO_L6P_T0_13	AF25 SM12 CLK	─────────────────────────────────────
IO_L6N_T0_VREF_13	AC23 SM13 ENA	SM12_CLK
IO_L5P_T0_13	AC24 SM13 REF	
IO_L5N_T0_13	AD24 SM13 M1P	
IO_L4P_T0_13	AD25 SM12_M2P	<b>────</b>
IO_L4N_T0_13	AD26 SM12 DIR	
IO_L3P_T0_DQS_13	AE26 SM12 REF	SM12_DIR
IO_L3N_T0_DQS_13	AB24 SM13 DIR	SM12_REF
IO_L2P_T0_13	AB25 SM12 M1P	
IO_L2N_T0_13	AB26 SM11_ENA	SM12_M1P
IO_L1P_T0_13	AC26 SM11 CLK	SM11_ENA
IO_L1N_T0_13	AE17 SM18 ENA	SM11_CLK
IO_25_13	AF24 SM13 M2P	
IO 0 13	/	─────────────────────────────────────

XC7S100-1FGGA6

# FPGA - BANK 13 - 14 - Stepper motor

Title	Rototype - RLB					
Size A3	Document Number FPGA - 04 - FPGA - BANK 13 - 14					Rev 1.0
Date:	Thursday, November 26, 2020	Sheet	0	of	47	
	1	4				



XC7S100-1FGGA676C

FPGA - BANK 15 - stepper motor

Title	D					
	Rototype - RLB					
0:	Description Minister					D
Size	Document Number					Rev
A3	FPGA - 04 - FPGA - BANK 15					1.0
Date:	Thursday, November 26, 2020	Sheet	0	of	47	

# FPGA - BANK 16 read photo transistor

PH\_SNS[43] PH\_SNS[45] IO L24P T3 16 IO\_L24N\_T3\_16 PH SNS[48] 9 IO L23P T3 16 PH\_SNS[47]  $\vdash$ IO\_L23N\_T3\_16 PH SNS[37] IO\_L22P\_T3\_16 PH SNS[42] IO\_L22N\_T3\_16 A24 PH SNS[46] IO\_L21P\_T3\_DQS\_16 PH SNS[49] IO\_L21N\_T3\_DQS\_16 A22 PH SNS[41] IO\_L20P\_T3\_16 A23 PH SNS[44] IO\_L20N\_T3\_16 D21 PH\_SNS[39] PH SNSi381 IO\_L19N\_T3\_VREF\_16 IO\_L18P\_T2\_16 IO L18N T2 16 PH SNS[27] IO\_L17P\_T2\_16 PH SNS[33] IO\_L17N\_T2\_16 D19 PH\_SNS[29] PH\_SNS[34] IO\_L16P\_T2\_16 D20 IO\_L16N\_T2\_16 PH SNS[30] IO\_L15P\_T2\_DQS\_16 F20 PH SNS[36] PH SNS[35] PH\_SNS[40] IO\_L14N\_T2\_SRCC\_16 D18 IO L13P T2 MRCC 16 IO L13N T2 MRCC 16 PH\_SNS[20] PH\_SNS[25] IO L12P\_T1\_MRCC\_16 IO L12N\_T1\_MRCC\_16 A17 PH\_SNS[16] IO\_L11P\_T1\_SRCC\_16 A18 IO\_L11N\_T1\_SRCC\_16 PH\_SNS[19] IO\_L10P\_T1\_16 PH SNS[24] IO\_L10N\_T1\_16 | B16 PH SNS[12] IO\_L9P\_T1\_DQS\_16 B17 PH SNS[17] IO\_L9N\_T1\_DQS\_16 IO\_L8P\_T1\_16 C16 PH SNS[14] IO L8N T1 16 IO L7P T1 16 PH\_SNS[22] IO\_L7N\_T1\_16 C13 PH\_SNS[1] IO\_L6P\_T0\_16 C14 PH SNS[4] IO\_L6N\_T0\_VREF\_16 D14 IO\_L5P\_T0\_16 PH\_SNS[9] IO L5N T0 16 PH SNSi31 IO\_L4P\_T0\_16 B15 PH SNS[8] IO\_L4N\_T0\_16 A14 PH\_SNS[2] IO L3P T0 DQS 16 A15 IO\_L3N\_T0\_DQS\_16 IO L2P T0 16 PH SNS[15] E16 IO L2N T0 16 IO\_L1P\_T0\_16 F15 PH\_SNS[6]
PH\_SNS[11]
PH\_SNS[31]
PH\_SNS[31]
PH\_SNS[31] IO\_L1N\_T0\_16 | G19 PH\_SNS[0] PH\_SNS[0] IO 25 16 IO 0 16

XC7S100-1FGGA676C

Title	Rototype - RLB					
Size A4	Document Number FPGA - 04 - FPGA - BANK 16					Rev 1.0
Date:	Thursday, November 26, 2020	Sheet	0	of	47	-
2			-1			

# FPGA - BANK 33/34 (CIS) - 35(C2C)

_U54-10			
	Y7	CIS1_LED_B_P	// 0/04   ED D D
IO_L24P_T3_34	AA7	CIS1 LED B N	CIS1_LED_B_P
IO_L24N_T3_34	AA4	CIS1 LED R P	CIS1_LED_B_N
10_L23P_13_34	AA3	CIS1 LED R N	CIS1_LED_R_P
10_L23N_T3_34	AB5	CIS1 LVDS D0 P	──{{CIS1_LED_R_N
IO_L22P_T3_34	AB4	CIS1 LVDS D0 N	── <b>〈</b> 〈CIS1_LVDS_D0_P
✓ IO L22N T3 34	W6	CIST CST	CIS1_LVDS_D0_N
IO L21P T3 DQS 34	Y6	CIS1 CS2	
M IO_L22N_T3_34 NO_L21P_T3_DQS_34 NO_L21N_T3_DQS_34 NO_L20P_T3_34 NO_L20N_T3_34	Y5	CIST_CG2 CIST LED G P	
IO L20P T3 34		CIST_LED_G_F CIST_LED_G_N	——⟨⟨CIS1 LED G P
O IO L20N T3 34	AA5	CIST_LED_G_N CISO_LVDS_D2_P	——⟨CIS1 LED G N
IO L19P T3 34	W5		CISO LVDS D2 P
IO L19N T3 VREF 34	W4	CIS0_LVDS_D2_N	CISO LVDS D2 N
IO_L19N_13_VREF_34	V4	CIS0_LVDS_D1_P	CISO LVDS D1 P
	W3	CIS0_LVDS_D1_N	CISO LVDS D1 N
IO_L18N_T2_34	T3	CIS0_LED_B_P	
IO_L17P_T2_34	U2	CIS0_LED_B_N	CISO_LED_B_P
IO_L17N_T2_34	V7	CISO LVDS DO P	CISO_LED_B_N
IO_L16P_T2_34	V6	CISO LVDS DO N	CISO_LVDS_D0_P
IO_L16N_T2_34	T4	CISO SI P	CISO_LVDS_D0_N
IO_L15P_T2_DQS_34	U4	CISO SI N	──{{CIS0_SI_P
IO L15N T2 DQS 34	U6	CISO CLK P	──<< CIS0_SI_N
IO L14P T2 SRCC 34	U5	CISO CLK N	──< CIS0_CLK_P
IO L14N T2 SRCC 34	T7	CISO_CER_IV	——≪CIS0 CLK N
IO L13P T2 MRCC 34		CISO_EVDS_CER_F	——⟨⟨CISO LVDS CLK P
IO L13N T2 MRCC 34	U7 V3	CIS1_LVDS_CLK_N	CIS0_LVDS_CLK_N
IO L12P T1 MRCC 34			CIS1_LVDS_CLK_P
IO L12N T1 MRCC 34	V2	CIS1_LVDS_CLK_N	CIS1 LVDS CLK N
IO L11P T1 SRCC 34	U1	CIS1_CLK_P	CIS1 CLK P
IO L11N T1 SRCC 34	V1	CIS1_CLK_N	CIS1 CLK N
IO_LTIN_TT_SRCC_34	W1	CIS1_MOSI	CIS1 MOSI
	Y1	CIS1_MISO	CIS1_MISO
IO_L10N_T1_34	AA2	CIS1_SI_P	
IO_L9P_T1_DQS_34	AB1	CIS1_SI_N	CIS1_SI_P
IO_L9N_T1_DQS_34	Y3 .	CIS1 CS0	CIS1_SI_N
IO_L8P_T1_34	Y2	CIS1 SCKL	CIS1_CS0
IO_L8N_T1_34	AB2	CIST LVDS D1 P	CIS1_SCKL
IO_L7P_T1_34	AC1	CIS1 LVDS D1 N	CIS1_LVDS_D1_P
IO_L7N_T1_34	R7	CISO CS1	── <b>〈</b> 〈CIS1_LVDS_D1_N
IO_L6P_T0_34	R6	CISO CSO	—— <b>⟨</b> ⟨ CIS0_CS1
IO L6N T0 VREF 34	R5	CISO LED G P	
IO L5P T0 34	T5	CISO LED G N	──< CIS0_LED_G_P
IO L5N T0 34	R2	CISO LED R P	——⟨⟨CISO LED G N
IO L4P T0 34		CISO LED R N	CISO LED R P
IO L4N T0 34	T2		CISO LED R N
IO L3P T0 DQS 34	P5	S_IO_2	——≪S IO 2
IO L3N T0 DQS 34	P4	S_IO_1	——≪S IO 1
IO_L3N_T0_DQ3_34	P1	S_IO_0	—————————————————————————————————————
IO_L2P_10_34 IO L2N T0 34	R1	S_IO_3	——XS_10_0 S_10_3
IO_L2N_T0_34 IO_L1P_T0_34	P3	CIS0_MISO	CISO MISO
	R3	CIS0_SCKL	
IO_L1N_T0_34	Y8	CIS0_CS2	CISO_SCKL
IO_25_34	P6	CIS0_MOSI	CISO_CS2
IO_0_34			──<< CIS0_MOSI
XC7S100-1FGGA676C	•		


M	CIS3_LVDS_D1_P  CIS3_LVDS_D1_N  CIS3_LED_G_N  CIS3_LED_G_N  CIS3_LVDS_D2_P  CIS3_LED_B_P  CIS3_LED_B_N  CIS3_LED_B_N  CIS3_LVDS_D0_P  CIS3_LVDS_D0_N  CIS3_SI_P  CIS3_SI_N  CIS2_LVDS_D2_N  CIS2_LVDS_D2_N  CIS3_LED_B_R  CIS3_LED_B_R  CIS3_SI_P  CIS3_SI_P  CIS3_SI_P  CIS3_SI_N   CIS3_LVDS_D1_P CIS3_LVDS_D1_N CIS3_LED_G_P CIS3_LVDS_D2_P CIS3_LVDS_D2_N CIS3_LVDS_D2_N CIS3_LED_B_N CIS3_LED_B_N CIS3_LVDS_D0_P CIS3_LVDS_D0_N CIS3_LVDS_D0_N CIS3_S1_P CIS3_S1_P CIS3_S1_P CIS3_S1_P CIS2_LVDS_D2_P CIS3_LVDS_D2_N CIS3_LED_B_N CIS3_LED_B_N CIS3_S1_P CIS3_S1_P CIS3_LVDS_D2_P CIS3_LVDS_D2_N CIS3_LED_R_P	
MUSANCIAN TO THE PART OF THE P	CIS3_LED_G_P CIS3_LED_G_N CIS3_LVDS_D2_P CIS3_LVDS_D2_N CIS3_LVDS_D2_N CIS3_LED_B_P CIS3_LVDS_D0_N CIS3_LVDS_D0_N CIS3_LVDS_D0_N CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_N CIS2_LVDS_D2_N CIS3_LED_R_P CIS3_LED_R_N CIS3_LED_R_N CIS3_LED_R_N CIS3_CS1	CIS3_LVDS_D1_N CIS3_LED_G P CIS3_LVDS_D2_P CIS3_LVDS_D2_N CIS3_LVDS_D2_N CIS3_LED_B_P CIS3_LED_B_N CIS3_LVDS_D0_N CIS3_LVDS_D0_N CIS3_LVDS_D0_N CIS3_S1_P CIS3_S1_N CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LVDS_D2_N CIS3_LED_B_R
M IO_L23P_T3_33	CIS3_LED_G_N CIS3_LVDS_D2_P CIS3_LVDS_D2_N CIS3_LED_B_P CIS3_LED_B_N CIS3_LVDS_D0_P CIS3_LVDS_D0_P CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_N CIS2_LVDS_D2_N CIS3_LED_R_P CIS3_LED_R_N CIS3_CS1	CIS3_LED_G_P  CIS3_LED_G_N  CIS3_LVDS_D2_P  CIS3_LVDS_D2_N  CIS3_LED_B_P  CIS3_LED_B_N  CIS3_LVDS_D0_P  CIS3_LVDS_D0_N  CIS3_SI_P  CIS3_SI_N  CIS2_LVDS_D2_P  CIS2_LVDS_D2_N  CIS3_LVDS_D2_N  CIS2_LVDS_D2_N  CIS3_LVDS_D2_N
M IO_L23N_T3_33	CIS3_LVDS_D2_P CIS3_LVDS_D2_N CIS3_LED_B_P CIS3_LED_B_N CIS3_LVDS_D0_P CIS3_LVDS_D0_N CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_N CIS2_LVDS_D2_N CIS3_LED_R_P CIS3_LED_R_P CIS3_LED_R_N CIS3_CS1	CIS3_LED_G_N CIS3_LVDS_D2_P CIS3_LVDS_D2_N CIS3_LED_B_N CIS3_LED_B_N CIS3_LVDS_D0_P CIS3_LVDS_D0_N CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_P CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LED_B_N
M	CIS3_LVDS_D2_N CIS3_LED_B_P CIS3_LED_B_N CIS3_LVDS_D0_P CIS3_LVDS_D0_N CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LED_R_P CIS3_LED_R_N CIS3_LED_R_N CIS3_CS1	CIS3_LVDS_D2_P CIS3_LED_B_P CIS3_LED_B_N CIS3_LED_B_N CIS3_LVDS_D0_P CIS3_LVDS_D0_N CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LED_B_R
IO_L22N_T3_33	CIS3_LED_B_P CIS3_LED_B_N CIS3_LED_B N CIS3_LVDS_D0_P CIS3_LVDS_D0_N CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LED_R_P CIS3_LED_R_N CIS3_LED_R_N CIS3_CS1	CIS3_LVDS_D2_N CIS3_LED_B_P CIS3_LED_B_N CIS3_LVDS_D0_P CIS3_LVDS_D0_N CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LVBS_D2_N CIS3_LVBS_D2_N CIS3_LVBS_D2_N
IO L21P_T3_DQS_33	CIS3_LED_B_N CIS3_LVDS_D0_P CIS3_LVDS_D0_N CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_N CIS2_LVDS_D2_N CIS3_LED_R_P CIS3_LED_R_N CIS3_CS1	CIS3_LED_B_P CIS3_LED_B_N CIS3_LVDS_D0_P CIS3_LVDS_D0_N CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LVB_D2_N CIS3_LED_R_P
IO_L19P_T3_33 IO_L19N_T3_VREF_33 IO_L18P_T2_33 IO_L18N_T2_33 AB9 AB10	CIS3_LVDS_D0_P CIS3_LVDS_D0_N CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LED_R_P CIS3_LED_R_N CIS3_CS1	CIS3_LED_B_N CIS3_LVDS_D0_P CIS3_SI_P CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LED_R_P
IO_L19P_T3_33 IO_L19N_T3_VREF_33 IO_L18P_T2_33 IO_L18N_T2_33 AB9 AB10	CIS3_LVDS_D0_N CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LED_R_P CIS3_LED_R_N CIS3_CS1	CIS3_LVDS_D0_P CIS3_LVDS_D0_N CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LED_R_P
IO_L19P_T3_33 IO_L19N_T3_VREF_33 IO_L18P_T2_33 IO_L18N_T2_33 IO_L18N_T2_33 AB9	CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LED_R_P CIS3_LED_R_N CIS3_CS1	CIS3_LVDS_D0_N CIS3_SI_P CIS3_SI_N CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LED_R_P
IO_L19P_T3_33 IO_L19N_T3_VREF_33 IO_L18P_T2_33 IO_L18N_T2_33 IO_L18N_T2_33 AB9	CIS3_SI_N CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LED_R_P CIS3_LED_R_N CIS3_CS1	CIS3_SI_P  CIS3_SI_N  CIS2_LVDS_D2_P  CIS2_LVDS_D2_N  CIS3_LED_R_P
IO_L19N_T3_VREF_33	CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LED_R_P CIS3_LED_R_N CIS3_CS1	CIS3_SI_N CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LED_R_P
IO_L18P_T2_33 AB9 IO_L18N_T2_33 AF10	CIS2_LVDS_D2_N	CIS2_LVDS_D2_P CIS2_LVDS_D2_N CIS3_LED_R_P
IO_L18N_T2_33 AF10	CIS3_LED_R_P CIS3_LED_R_N CIS3_CS1	CIS2_LVDS_D2_N CIS3_LED_R_P
	CIS3_LED_R_N CIS3_CS1	CIS3_LED_R_P
	CIS3_CS1	
IO_L17P_T2_33 AF9		
IO_L17N_T2_33 AD10		CIS3_LED_R_N
IO_L16P_T2_33 IO_L16N_T2_33	CIS3_CS0	CIS3_CS1
10 14ED TO DOO 00 AUS	CIS3_SCKL	CIS3_CS0
IO_L15P_T2_DQS_33 AD8	CIS3_MISO	CIS3_SCKL
IO_L15N_T2_DQS_33 IO_L14P_T2_SRCC_33	CIS3_CLK_P	CIS3_IVIISO
IO LIAN TO COCO AF7	CIS3_CLK_N	CIS3 CLK N
IO I AOD TO MODO OO MAIU	CIS3_LVDS_CLK_P	CIS3_UVDS_CLK_P
IO LIANA TO MECO OO ABIO	CIS3_LVDS_CLK_N	CIS3 LVDS CLK N
IO LION TI MOCO OO ALO	CIS2_CLK_P	CIS2 CLK P
IO LIONE TI MDCC 00 AL7	CIS2_CLK_N	CIS2 CLK N
IO I I I DO O O O O O O O	CIS2_LVDS_CLK_P	CIS2 LVDS CLK P
IO I 11N T1 CDCC OO AO7	CIS2_LVDS_CLK_N	CIS2 LVDS CLK N
IO 140D T4 00 AD0	CIS2_LED_B_P	CIS2 LED B P
ACO ACO	CIS2_LED_B_N	CIS2 LED B N
IO LOD TI DOC 00 AAO	CIS2_LVDS_D1_P	CIS2 LVDS D1 P
IO LONETT DOCUMENT	CIS2_LVDS_D1_N	CIS2 LVDS D1 N
_ IO LOD T1 22 AD0	CIS2_SI_P	CIS2 SI P
IO LON TI OO ADS	CIS2_SI_N	CIS2 SI N
10 1 7D T1 00 AE0	CIS2_LVDS_D0_P	CIS2 LVDS D0 P
IOTI 7NTT1 00 AES	CIS2_LVDS_D0_N	CIS2 LVDS D0 N
IO I OD TO OO ADS	CIS2_CS0 CIS2_SCKL	——⟨⟨CIS2 CS0
IO LON TO VIDEE 32 AES		CIS2 SCKL
- IO I ED TO 00 AU4	CIS2_LED_R_P	CIS2 LED R P
IO_LEN_TO_OO AD4	CIS2_LED_R_N CIS2_LED_G_P	CIS2 LED R N
IO LAD TO DO AFS	CIS2_LED_G_P CIS2_LED_G_N	CIS2 LED G P
10 14N TO 00 AF4	CIS2_LED_G_N CIS2_CS2	CIS2_LED_G_N
IO LOD TO DOC OO AFS	CIS2_CS2 CIS2_CS1	
IO LONE TO DOO OO AF2	CIS2_US1	——⟨⟨CIS2 CS1
_ IO I OD TO ACS	CIS2_MOSI	CIS2 MISO
IO LON TO 32 AUZ	CIS1_MOSI CIS1_LVDS_D2_P	——⟨⟨CIS2 <sup>™</sup> MOSI
IO_L2N_T0_33 IO_L1P_T0_33 AE1	CIST_LVDS_D2_P	CIS1_LVDS_D2_P
IO_L1N_T0_33 AE13	CIS1_LVDS_D2_N	CIS1_LVDS_D2_N
IO_25_33 AE2	CIS3_US2 CIS3 MOSI	
IO 0 33	GIGG_IVICGI	——⟨⟨CIS3_MOSI
		., =


XC7S100-1FGGA676C


034-11		000 BV B4T40	
IO L24P T3 35	M2	C2C_RX_DATA9	⟨C2C RX DATA9
IO LOAN TO OF	M1	C2C_RX_DATA10	C2C RX DATA10
IO_L24N_T3_35	K1	C2C_RX_DATA1	
IU_L23P_13_35	J1	C2C_X2M_IRQ_OUT0	C2C_RX_DATA1
10_L2011_10_00	N2	C2C RX DATA14	C2C_X2M_IRQ_OUT0
IO_L22P_T3_35	N1	FPGA USB RX	─∕SC2C_RX_DATA14
IO_L22N_T3_35	L2	C2C RX DATA5	─ <b>〈</b> FPGA_USB_RX
IO_L22N_13_35   IO_L21N_T3_DQS_35   IO_L21N_T3_DQS_35   IO_L20P_T3_35   M	K2	C2C RX DATA0	<b>─</b> {{C2C_RX_DATA5
IO L21N T3 DQS 35	K3	C2C X2M IRQ OUT3	<b>─〈</b> C2C_RX_DATA0
O L20P T3 35	J3	C2C TX DATA14	⟨⟨C2C X2M IRQ OUT3
10 L20N T3 35		C2C RX DATA12	
IO L19P T3 35	N4		→C2C RX DATA12
IO L19N T3 VREF 35	N3	C2C_RX_DATA13	→ C2C RX DATA13
IO L18P T2 35	L4	C2C_RX_DATA3	C2C RX DATA3
IO L18N T2 35	L3	C2C_RX_DATA4	C2C RX DATA4
	M5	C2C_RX_DATA7	C2C_RX_DATA4
IO_L17P_T2_35	M4	C2C_RX_DATA8	
IO_L17N_T2_35	N6	C2C RX DATA11	C2C_RX_DATA8
IO_L16P_T2_35	M6	C2C RX DATA6	C2C_RX_DATA11 10 ohn
IO_L16N_T2_35	L5	C2C RX DATA2	C2C_RX_DATA6 resistors
IO L15P T2 DQS 35	K5	C2C X2M IRQ OUT2	C2C_RX_DATA2 on Top
IO L15N T2 DQS 35	M7	DC0# 100 10/ C2C TV CLK D	C2C_X2M_IRQ_OUT2 near
IO L14P T2 SRCC 35	L7		—⟨⟨C2C TX CLK P XC7S100
IO L14N T2 SRCC 35		R602 102 1% C2C_TX_CLK_N FPGA 200 CLK P	–⟨⟨C2C TX CLK N
IO L13P T2 MRCC 35	K7		→ FPGA 200 CLK P
IO L13N T2 MRCC 35	K6	FPGA_200_CLK_N	FPGA 200 CLK N
IO L12P T1 MRCC 35	J4	FPGA_SPARE_CLK_P_R809 1020 FPGA_SPARE_CLK_N	,0
IO L12N T1 MRCC 35	H4		FPGA_SPARE_CI
IO_L12N_T1_MRCC_33	H3	R603102 1% C2C_RX_CLK_P	C2C RX CLK P resisto
	H2	R604 102 1% C2C RX CLK N C2C X2M IRQ IN0	C2C_RX_CLK_P on To
IO_L11N_T1_SRCC_35	E2		
IO_L10P_T1_AD15P_35	E1	C2C_X2M_IRQ_IN1	C2C_X2M_IRQ_IN0
IO_L10N_T1_AD15N_35	H1	C2C TX DATA10	C2C_X2M_IRQ_IN1
IO_L9P_T1_DQS_AD7P_35	G1	C2C TX DATA7	C2C_TX_DATA10
IO_L9N_T1_DQS_AD7N_35	F3	C2C_TX_DATA0	— <b>⟨</b> C2C_TX_DATA7
IO_L8P_T1_AD14P_35	E3	S RST FPGA OK	C2C_TX_DATA0
IO_L8N_T1_AD14N_35	G2	C2C TX DATA6	—>>S_RST_FPGA_OK
IO L7P T1 AD6P 35	F2	C2C TX DATA1	─ C2C_TX_DATA6
IO L7N T1 AD6N 35	H7	C2C TX DATA8	⟨C2C_TX_DATA1
IO L6P T0 35	G7	C2C_TX_DATA0	⟨⟨C2C TX DATA8
IO L6N T0 VREF 35		C2C_TX_DATA2	→ C2C TX DATA2
IO L5P T0 AD13P 35	J6		C2C TX DATA12
IO L5N T0 AD13N 35	J5	C2C_TX_DATA13	C2C TX DATA13
IO L4P T0 35	H6	C2C_TX_DATA9	C2C TX DATA9
	G6	C2C_TX_DATA3	C2C TX DATA3
IO_L4N_T0_35	G4	C2C_TX_DATA5	
IO_L3P_T0_DQS_AD5P_35	F4	C2C_X2M_IRQ_IN3	C2C_TX_DATA5
IO_L3N_T0_DQS_AD5N_35	K8	C2C X2M IRQ OUT1	C2C_X2M_IRQ_IN3
IO_L2P_T0_AD12P_35	J8	C2C TX DATA11	C2C_X2M_IRQ_OUT1
IO_L2N_T0_AD12N_35	G5	C2C TX DATA4	C2C_TX_DATA11
IO_L1P_T0_AD4P_35	F5	C2C X2M IRQ IN2	<b>─</b> ⟨C2C_TX_DATA4
IO L1N T0 AD4N 35	N7	FPGA USB TX	⟨C2C_X2M_IRQ_IN2
IO 25 35	H8	S RST FPGA	⟨⟨FPGĀ_USB_TX
IO 0 35	I DO	S RSI FFUA	//==-
	1.0		<b>-{⟨</b> S RST FPGA
10_0_60	1.0		─ <b>〈</b> S_RS1_FPGA


XC7S100-1FGGA676C


Title	Rototype - RLB					
Size A3	Document Number FPGA - 04 - FPGA - BANK 33 - 34 -	35				Rev 1.0
Date:	Tuesday, December 01, 2020	Sheet	0	of	47	
		1				


















### **B** - Conector

Title	Rototype - RLB					
Size A3	Document Number Connector - 06 - CONN - B					Rev 1.0
Date:	Thursday, November 26, 2020	Sheet	0	of	47	
		1				

#### CONN\_R\_0


SM0\_DIR SM0\_M1P SM0\_REF SM0\_REF SM0\_M2P SM0\_M2P SM0\_CLK ZPS\_IO\_0 SM1\_REF SM0\_ENA SM0 CLK ≪SM0\_ENA ZPS\_IO\_0 SM1\_REF SM1\_DIR SM1\_M1P SM1\_DIR SM1\_M1P SM1\_M2P SM1\_CLK SM1\_M2P SM1\_CLK ZPS\_IO\_1 SM2\_REF SM1\_ENA -≪SM1\_ENA ZPS\_IO\_1 SM2\_REF SM2 DIR SM2\_DIR SM2\_M1P SM2\_M1P SM2\_M2P SM2\_CLK ZPS\_IO\_2 SM3\_REF SM2\_M2P SM2\_CLK ZPS\_IO\_2 SM3\_REF SM2 ENA -≪SM2\_ENA SM3\_DIR SM3\_M1P SM3\_DIR SM3\_M1P SM3 M2P 36 38 40 42 44 SM3\_M2P SM3\_CLK ZPS\_IO\_3 SM4\_REF SM3\_CLK SM3\_ENA ≪SM3\_ENA ZPS\_IO\_3 SM4\_REF SM4\_DIR SM4\_M1P SM4 M1P 43 SM4 M2P 46 48 50 52 54 SM4\_M2P SM4\_CLK ZPS\_IO\_4 SM5\_REF SM4\_CLK ZPS\_IO\_4 SM5\_REF SM4\_ENA <
✓SM4\_ENA 49 51 53 SM5\_DIR SM5\_M1P SM5\_DIR SM5\_M1P SM5\_M2P SM5\_M2P SM5\_CLK ZPL\_IO\_0 SM6\_REF SM5\_CLK ZPL\_IO\_0 SM6\_REF SM5\_ENA -≪SM5\_ENA SM6\_DIR SM6\_M1P SM6\_DIR SM6\_M1P SM6\_M2P SM6\_CLK SM6\_M2P SM6\_CLK ZPL\_IO\_1 SM7\_REF SM6\_ENA -≪SM6\_ENA ZPL\_IO\_1 SM7\_REF 70 72 74 76 78 80 82 84 SM7\_DIR SM7\_M1P SM7\_DIR SM7\_M1P SM7\_M2P SM7\_CLK ZPL\_IO\_2 SM8\_REF SM7\_M2P SM7\_CLK ZPL\_IO\_2 SM8\_REF SM7 ENA -≪SM7\_ENA SM8 DIR SM8\_DIR SM8\_M1P SM8\_M1P SM8 M2P SM8\_M2P SM8\_CLK ZPL\_IO\_3 SM9\_REF SM8 CLK SM8 ENA -≪SM8\_ENA ZPL\_IO\_3 SM9\_REF SM9\_DIR SM9\_M1P SM9\_M2P SM9\_CLK SM9\_M2P SM9\_CLK ZPL\_IO\_4 SM9\_ENA -≪SM9\_ENA ZPL IO 4 Wurth 658855603100

#### CONN\_R\_1




## **R** - Conector

Title	Rototype - RLB					
Size A3	Document Number Connector - 06 - CONN - R					Rev 1.
Date:	Thursday, November 26, 2020	Sheet	0	of	47	<u> </u>



#### CONN\_T\_1



# **T - Connector**

Title	Rototype - RLB					
Size A3	Document Number Connector - 06 - CONN - T					Rev 1.
Date:	Thursday, November 26, 2020	Sheet	0	of	47	<u> </u>