
	ادامهىدرس
sequential coding	0,70
1.1/OCE22	
-with sensitivity list	
— Synthesizable	
-Run in zero manosecon	ds
-without sensititivity list	
- Not Syntesizable	
- Runs in non-zero nonos	
	Lulus-Lund process 5,9 Tal
	ما دراس حالت ۲ نوع tiam داریم.
	مكال:
PROCESS BEGIN	sequential b concurrent it James VHOL , solder inti
%<='0'	سامار درز مان معنر simulation احراجی شوند و در دعفات بعیدی تها
WAIT FOR 10ns;	در صابی او ورودی آن تعامرلند احراجی شود السة process معن لسب
×<='1';	- Emleut Gesabe mulus
WAIT FOR 10ns;	خروج مثال رو نرو ا
END PROCESS;	
<u> </u>	مثال:
PROCESS BEGIN	مشاب مثال صل مه ا بارهان کاررا تکواری کنداما
FOR ; IN 1 TO 1000 LOOF	روم ایران سرای هیشه متوقع می سود
END LOOP;	
WAIT;	
END PROCESS	


PROCESS BEGIN	مال.
WAIT ON CLK;	wil flip-flop, to, c, lu amu
IF CIK='1' THEN	
q<=d;	
END IF;	
END PROCESS;	
	مثال:
PROCESS BEGIN	
WAIT UNTIL CLK ='0';	
WAIT UNTIL CLK = 11; ->	باید ک event رخ دهدو نشرط روبروتروار با نشد
q <= d;	تاكده خط بعبى رود ، مىن دلىل اس خطكان
END PROCESS;	است
	کاربردهای سا متلهای عیرقابل سسزد
	- um - (active our color tribucius) - mu
	(aulylisasie Listus) prototyping -
	modelsim, and
عدار الوليم داسة بانشد	- برای سا دنت کلاک می توان از دستور روبرو استا ده در د نه باید سلنال م
& <= not & after 5ns;	
View-) اهنمار مسرمای اهنمار ادید.	م توان در معای sequential استفاده نود و توسط break استفاده نود و توسط ا
-vax is definal incide a	ادامهی درس
- var has no times -1	le signal is define inside whole architecture : (5,572).
at the end of process	its value is assigned immediately signal is valued
The state of the s	

x <= '0', 11 AFTER 10ns, 10' AFTER 20ns	1-	المراجعة
92: (Ins 0 Ions 1 20ns 0		
	.1024×32 SRAM	مثال: مدل كردر:
ENTITY sram 1024×32 IS	din_32	
GENERIC (a: INTEGER:=10;	/	
n: INTEGER :_ .YF;	wr_1	dout
w: INTEGER := 19);		<u> </u>
PORT (clk, wx: IN std_logic;		clk
dia: IN std-logic_vector(w-1 DOWN	TO 0);	
addr : IN std-logic-vector(a-1 DOWN	JTO 0);	
dout : OUT std-logic_vector (w-1 DOW	NTO 0);	
END sram 1024x32;		
ARCHITECTURE test OF sram1024x32 IS		•••••
TYPE mem bonk IS ARRAY (0 to n-1) OF	std-logic-vector (w-1	DOWNTO 0
TYPE mem_bank IS ARRAY (0 to n-1) OF: SIGNAL bank: mem_bank;		
SIGNAL bank: mem_bank;		
SIGNAL bonk: mem_bonk; BEGIN		
SIGNAL bonk: mem_bonk; BEGIN PROCESS (C/k)		
SIGNAL bank: mem_bank; BEGIN PROCESS (C/k) BEGIN		
SIGNAL bank: mem_bank; BEGIN PROCESS (C/k) BEGIN IF c/k='1' THEN		
SIGNAL bank: mem_bank; BEGIN PROCESS (C/k) BEGIN IF c/k='1' THEN IF wr='1' THEN		
SIGNAL bank: mem_bank; BEGIN PROCESS (c/k) BEGIN IF c/k='1' THEN IF wr='1' THEN bank(conv_integer(addr)) <= din;		
SIGNAL bonk: mem_bonk; BEGIN PROCESS (C/k) BEGIN IF c/k='1' THEN IF wr='1' THEN bank(conv_integer(addr)) <= din; END IF;		
SIGNAL bonk: mem_bank; BEGIN PROCESS (C/k) BEGIN IF c/k='1' THEN IF wr='1' THEN bank(conv_integer(addr)) <=din; END IF; END IF;		
SIGNAL bonk: mem_bonk; BEGIN PROCESS (C/k) BEGIN IF c/k='1' THEN IF wr='1' THEN bank(conv_integer(addr)) <=din; END IF;		



	الحداده ی حرسی
ENTITY detector 1011 IS	مثال حاسم قبل
PORT (c/k, nrst, x:IN std_logio;	
Z : OUT std_logic);	
ENO detector_1011;	
ARCHITECTURE mealy OF detector_1101 IS	ZL=101;
TYPE state IS (S0, S1, S2, S3);	EISE
SIGNAL cur state, next state: state;	
BEGIN	Z<=111
comb: PROCESS (&, cur_state) BEGIN	ENDIF;
IF cur_state = 80 THEN	
	L END PROCESS comb;
next_state<= S1;	seq: PROCESS (clk)
END IF;	BEGIN
=1 z<='0';	IF clk_'1' THEN
EISIF cur state=S1THEN	
	cur_state <= SO;
next_state=52;	FISE
END IF;	constate a next state
Z<='0';	END END
EISIF cur_state_S2 THEN	END IF;
IF X='1' THEN	END PROCESS seq;
next_state <= S3;	END PROCESS seq;
EISE	END mealy
Z<=101; EISE	

inglif la state sin more Tilbar Min Tyne,
هم حس کر تباره الم current و است و خارج ار حالت
دالت 54 دس که مصورت زیراست،
ं र्जा
onal Process?
plements a combinational circuit)
All inputs should be listed in sensitivity list
-All states of condition must be checked
- In all states, output must be set i.e. in
one execution of a process, all of the outpo
must set.
نلته:
input of process: all the signal that their values
are used inside process.



	Full Adder of Co
ENTITY fa IS	بلت بقانع س architecure و begin مرت
PORT (a, b, cin: IN std_logic;	مىشوىنى
s, cout : OUT std_logic);	-
END fa;	
ARCHITECTURE no 1 OF fa IS	
FUNCTION sum (a, b, cin: std-logic) RETUR	N std_logic IS
SIGNAL X: std_logic; من المحافظة SIGNAL X: std_logic; output SIG	
END FUNCTION SUM;	<u></u>
FUNCTION carry (SIGNAL a, b, cin: std-lo	ogic) RETURN Std_logic IS
SIGNAL X: std_logic; VARIABLE BEGIN	4., 1.
== (carry Jose) AFIER 3 ns;	
END FUNCTION corry;	
BEGIN	
5 <= sum (a,b,cin) AFTER 10ns;	
cout <= carry (a,b,cin);	
PROCESS (a,b, cin) BEGIN	
SK= Sum (a,b,cin) AFTER 10ns;	
cout <= carry (a,b, cin);	
END PROCESS;	
END no1;	

	procedurce le fiedle
PROCEDURE adding (a, b, cin: IN std_	logic; s, cout: OUT std-logic) IS
	The Control of the Co
S<= ···;	
cout <=;	facility to the second second second
END PROCEDURE;	. g. va
· · · · · · · · · · · · · · · · · · ·	PACKAGE PACKAGE
file: fa_basic_utils IS	
	· · · · · · · · · · · · · · · · · · ·
USE ieee.std_logic_1764.ALL;	
PACKAGE fa_basic_utils IS	<u> </u>
CONSTANT n: integer	32;
	o, cin: std_logic) RETURN std_logic;
	GNAL a, b, cin: std logic) RETURN std logic:
COMPONENT Pag IS	
PORT C	a, b, cin: IN std-logic;
	z, cout : OUT std_logic);
	77. 77
	5
FUNCTION SUM	
FUNCTION carry	مثال قبلي
ENO PACKAGE BODY fa basic u	ils;
file: fo2.vhd	1
LIBRARY iece;	
USE work.fa-basic-utils.ALL;	

ENTITY fa2 IS
PORT (a, b, cin: IN std-logic;
z, cout : OUT std-logic);
END fa2;
ARCHITECTURE not of faz IS BEGIN
Z = sum (a,b,cin) AFTER 10ns;
cout <= corry (a,b, cin) AFTER 15 ns;
END no1;
file: fa2_tb.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE work fa-basic-utils ALL;
ENTITY fa2_th IS END fa2_th; ARCHITECTURE not of fa2_th IS SIGNAL a_t, b_t, ci_t, s_t, co_t: std_logic;
BEGIN
u1: fa2 PORTMAP (a-t, b-t, ci-t', s't, co-t);
PROCESS BEGIN
a - t < = 10!; $b - t < = 10!$; $ci - t < = 10!$;
WAIT FOR 50ns;
a_t <= 11);
WAIT FOR 50ns;
b-t<=!1';
WAIT FOR 50ns;
Ci_t <= '1';
WAIT FOR 50ns;
$a_{t < 0'}; b_{t < 0'}; ci_{t < 0'};$
APCO END PROCESS;