PROJET P-ARM

530 Kess

Polytech Nice Sophia - 2024

SOMMAIRE

- Presentation des composants
- Tableaux de synthèse des composants
- Tests
- Démonstration

- Organisation du travail
- Compilateur
- Problèmes rencontrés
- Conclusion

PRESENTATION DES COMPOSANTS

- ALU: En charge des opérations calculatoire
- Contrôleur : gere et organise le déroulement d'un fichier
- Banc de registres : stocke les registres




TABLEAU DE SYNTHESE DES COMPOSANTS

Description			L code									Bi	ts					Flag	gs	
	Instruction	1	opérande:	5	15	14	13	12	11	10	9	_ 8	7	6	5 4 3	2 1 1 0	С	V	N	Z
Shift, add, sub, move									opcode											
Logical Shift Left	LSLS	<rd></rd>	<rm></rm>	#imm5	0	0	0	0	0			imm5			Rm	Rd	х		x	x
Logical Shift Right	LSRS	<rd></rd>	<rm></rm>	#imm5	0	0	0	0	1			imm5			Rm	Rd	х		X	X
Arithmetic Shift Right	ASRS	<rd></rd>	<rm></rm>	#imm5	0	0	0	1	0			imm5			Rm	Rd	x		X	x
Add register	ADDS	<rd></rd>	<rn></rn>	<rm></rm>	0	0	0	1	1	0	0		Rm		Rn	Rd	x	X	x	X
Substract register	SUBS	<rd></rd>	<rn></rn>	<rm></rm>	0	0	0	1	1	0	1		Rm		Rn	Rd	x	x	x	X
Add 3-bit immediate	ADDS	<rd></rd>	<rn></rn>	#imm3	0	0	0	1	1	1	0		imm3		Rn	Rd	x	x	x	x
Substract 3-bit immediate	SUBS	<rd></rd>	<rn></rn>	#imm3	0	0	0	1	1	1	1		imm3		Rn	Rd	х	x	x	x
Move	MOVS	<rd></rd>	#imm8		0	0	1	0	0		Rd				imm8				x	x
Compare	CMP	<rd></rd>	#imm8		0	0	1	0	1		Rd				imm8		x	x	x	x
Add 8-bit immediate	ADDS	<rdn></rdn>	#imm8		0	0	1	1	0		Rd				imm8		x	x	x	x
Substract 8-bit immediate	SUBS	<rdn></rdn>	#imm8		0	0	1	1	1		Rd				imm8		x	x	x	x
Data processing					0	1	0	0	0	0		орс	ode							
Bitwise AND	ANDS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	0	0	0	Rm	Rdn	0		x	x
Exclusive OR	EORS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	0	ō	1	Rm	Rdn	0	0	x	x
Logical Shift Left	LSLS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	0	1	0	Rm	Rdn	x		x	х
Logical Shift Right	LSRS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	0	1	1	Rm	Rdn	X		X	X
Arithmetic Shift Right	ASRS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	1	0	Ô	Rm	Rdn			x	
Add with carry	ADDS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	1	0	1	Rm	Rdn	v	v	v	x
Substract with carry	SBCS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	1	1	0	Rm	Rdn	Ŷ	v	v	, ,
,	RORS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	0	1	1	1	Rm	Rdn	Î Î	^	v	, î
Rotate right		<rn></rn>	<rm></rm>		0	1	0	0	0	0	1	1	1	1			l ĉ		× ×	, î
Set flags on bitwise and Reverse substract from 0	TST RSBS	<rd></rd>	<rn></rn>	#0	0	1	0	0	0	_	1	0	0	1	<rm> <rn></rn></rm>	Rn	, v	v	× ×	, î
		<rn></rn>		#0	0	1	0		_	0	1	0	0	1		Rd			× .	
Compare registers	CMP		<rm></rm>		0	1	0	0	0	0	1	U	1	0	<rm></rm>	Rn	X	х	X	X
Compare negative	CMN	<rn></rn>	<rm></rm>		0	1	·	0	0	0	1	0	1	1	<rm></rm>	Rn Dd-	X A	X	X	X
Logical OR	ORRS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	1	1	0	0	<rm></rm>	Rdn	U		X	X
Multiply two registers	MULS	<rn></rn>	<rdm></rdm>	<rdm></rdm>	0	1	0	0	0	0	1	1	0	1	<rdm></rdm>	Rn			X	X
Bit clear	BICS	<rdn></rdn>	<rm></rm>		0	1	0	0	0	0	1	1	1	0	<rm></rm>	Rdn	0		X	X
Bitwise NOT	MVNS	<rd></rd>	<rm></rm>		0	1	0	0	0	0	1	1	1	1	<rm></rm>	Rd	U		Х	х
Load/store					1	0	0	1		opcode										
Store Register	STR	<rt></rt>	#imm8		1	0	0	1		2	Rt				imm8					
Load Register	LDR	<rt></rt>	#imm8		1	0	0	1	1		Rt				imm8					
Miscellaneous 16-bit instructi					1	0	1	1				opcode	_							
Add Immediate to SP	ADDSP	#imm7			1	0	1	1	0) (0		imm7					
Subtract Immediate from SP	SUBSP	#imm7			1	0	1	1	0) 0) (0 0	1		imm7					
Branch																				
Equal	BEQ	<#str>			1	1	0	1	0	0	0	0			Imm8			Z ==		
Not equal	BNE	<#str>			1	1	0	1	0	0	0	1			Imm8			Z ==		
Carry	BCS/BHS	<#str>			1	1	0	1	0	0	1	0			Imm8			C ==	: 1	
No carry	BCC/BLO	<#str>			1	1	0	1	0	0	1	1			Imm8			C ==		
Negative	BMI	<#str>			1	1	0	1	0	1	0	0			Imm8			N ==	= 1	
Positive or zero	BPL	<#str>			1	1	0	1	0	1	0	1			Imm8			N ==	= 0	
Overflow	BVS	<#str>			1	1	0	1	0	1	1	0			Imm8			V ==	: 1	
No overflow	BVC	<#str>			1	1	0	1	0	1	1	1			Imm8			V ==	= 0	
Greater than (unsigned)	BHI	<#str>			1	1	0	1	1	0	0	0			Imm8			C == 1 et	Z == 0	
Less Than or Equal (Unsigned)	BLS	<#str>			1	1	0	1	1	0	0	1			Imm8			C == 0 ou		
Greater Than or Equal (Signed		<#str>			1	1	0	1	1	0	1	0			Imm8			N ==		
Less Than (Signed)	BLT	<#str>			1	1	0	1	1	0	1	1			Imm8			N !=		
Greater Than (Signed)	BGT	<#str>			1	1	0	1	1	1	0	0			Imm8			Z == 0 et		
Less Than or Equal (Signed)	BLE	<#str>			1	1	0	1	1	1	0	1			Imm8			Z == 1 ou		
Always true	BAL	<#str>			1	1	0	1	1	1	1	0			Imm8					
B : Unconditional Branch	В	#imm11			1	1	1	0	n						lmm11					
	<u> </u>		_			_														

4

TESTS UNITAIRES

Composants	Tests passés	Tests non passés		
ALU	1	0		
Conditional	1	0		
Data_Processing	1	0		
Opcode_Decoder	1	0		
SASM	1	0		
SP_address	1	0		
Taux de couverture	100%	0%		


TESTS D'INTÉGRATION

Codes ASM	Test passé /1	Non testé /1		
Conditional	1	0		
DP_1_4	1	0		
DP_5_10	1	0		
DP_11_12	1	0		
DP_13_16	1	0		
Load_store	1	0		
SP	1	0		
SASM_1_4	1	0		
SASM_5_8	1	0		
Taux de couverture	100%	0%		

TESTS D'ASSEMBLEUR

Codes C	Test asm passé /1	Tests logisim passé /1	Non testé /1		
Calckeyb	1	1	0		
Calculator	1	1	0		
Simple_add	1	1	0		
Testfp	1	0	0,5		
Tty	1	1	0		
My own test	1	1	0		
Taux de couverture	100%	84%	8%		

ORGANISATION



Des tests unitaires ont été réalisés sur de nombreux composants au fur et à mesure

COMPILATEUR ASM -> BIN

Conception et démonstration

Langage utilisé: Typescript TS



```
async function main() {
 const filename = process.argv[2];
 if (!filename) return console.error("No input file specified.");
 const fileStream = fs.createReadStream(filename);
  const rl = readline.createInterface({ input: fileStream, crlfDelay
                                                                        }[opcode];
 const lines: string[] = [];
  for await (const line of rl) {
   lines.push(line);
  const labels = findLabels(lines);
 const hexInstructions = buildHexInstruction(lines, labels);
 const outputFilename = path.basename(filename, path.extname(filename)) + '.bin';
 const outputStream = fs.createWriteStream(outputFilename);
 outputStream.write("v2.0 raw\n");
  for (const hexInstruction of hexInstructions) {
   outputStream.write(`${hexInstruction} `);
 outputStream.end();
  console.log(`Assembled file written to ${outputFilename}`);
main().catch(err => console.error(err));
```

```
export function asmArithmetic3(opcode: string, rd: string, imm: string): string
 const immEncoded = 8;
 const opcodeBinary = {
    'MOVS': '00',
    'CMP': '01',
    'ADDS': '10',
    'SUBS': '11',
 return `001 ${opcodeBinary} ${registerToBinary(rd)} ${immToBinary(imm, immEncol
```



COMPILATEUR ASM -> BIN

Tests unitaires (avec Jest)

```
describe('Data processing Assembly Line to Hex Conversion', () => {...
describe('Load Store Assembly Line to Hex Conversion', () => {...
describe('Miscellaneous Assembly Line to Hex Conversion', () => {...
describe('Shift add sub mov Assembly Line to Hex Conversion', () => {escribe('Branch Assembly Line to Hex Conversion', () => {...
```

```
describe('Load Store Assembly Line to Hex Conversion', () =>
{ test.each([
    ['movs r0, #170', '20AA'],
    ['movs r1, #255', '21FF'],
    ['add sp, #16', 'B004'],
    ['str r0, [sp, #4]', '9001'],
    ['str r1, [sp, #0]', '9100'],
    ['sub sp, #4', 'B081'],
    ['ldr r2, [sp, #4]', '9A01'],

])('converts "%s" to hex "%s"', (input, expected) => {
    const binaryOutput = asm(input, new Map(), 0);
    const hexOutput = binaryToHex(binaryOutput);
    expect(hexOutput).toBe(expected);
});
```

```
PASS dist/__tests__/branch.test.js
PASS __tests__/branch.test.ts
PASS __tests__/asm.test.ts
PASS dist/__tests__/asm.test.js

Test Suites: 4 passed, 4 total
Tests: 172 passed, 172 total
Snapshots: 0 total
Time: 0.89 s, estimated 1 s
```



PROBLÈMES RENCONTRÉS

Problème 1

Compréhension du sujet (prise en main de Logisim, compréhension des documents, etc...)

Problème 2

Incompréhension au niveau de certains branchements Logisim


Problème 3

Conditional & Shift Add Sub Mov compliqué car Excel mal organisé donc perte de temps considérable

Problème 4

Difficulté à comprendre les conditions et labels
Des instructions inconnues / manque de solutions
(Versions de CLANG...)

DEMONSTRATION





CONCLUSION

Antoine Maïstre-Rice Jessica Kahungu Théo Vidal Roxane Bacon