

Palash Ranjan Roy

ID - 18101530

Sec - 04

Lab Experiment 03

Table 1:

Input A	Input B	Input $V_A(V)$	Input $V_B(V)$	V_0	V_1	V_2	V_3	V_4	V_5	V_6
0	0	0	0	4.613	0.717	0.0076	1.057×10^{-8}	5	4.80314	5
0	1	0	5	4.613	0.745	0.049	1.068×10^{-8}	5	4.80314	5
1	0	5	0	4.613	0.755	0.049	1.066×10^{-8}	5	4.803	5
1	1	5	5	0.0097	2.676	1.968	1.062×10^{-5}	1.154	0.582	4.99

Report: 1. NAND GATE: Truth table

X	Y	Output
low	low	high
low	high	high
high	low	high
high	high	low


The table from the circuit:

Input A	Input B	Output, v_o
0	0	4.613
0	5	4.613
5	0	4.613
5	5	0.009

It can be said that, the circuit is working like a NAND gate.

2. When we use two transistors following a push-pull config configuration, we call that totem-pole stage.

3. As both the input voltage low,



4. Here, T_3 is acting as a switch and belongs to the splitter phase. It helps to turn ON and OFF T_4 and T_5 . If one of them is ON, the other will be off.

5. If diode D_1 is absent in the circuit, the V_{ce} will be divided among T_3 , T_4 and R_4 . As a result, it may cause undefined logic state for output section with reduced noise margin.

6. Here, T_5 "Transistor" will be work in forward Active mode when at least one input is low.

Test: $V_{CE} > 0.2$

$$V_6 = 5V, \quad V_5 = 4.8V \quad (\text{From Previous Data})$$

So, V_{CE} of T_5 will be,


$$V_6 - V_5 = 0.2V$$

So, " T_5 " Transistor will be work in forward Active mode.

18/01/2030

08/01/2030

Output stage



This is the TTL "NOR" gate circuit with totem pole output stage

