Palash Ranjan Roy

ID - 18101530

Sec - 04

Lab Experiment 02

Table 1:

1

Input A	Irput8	VDA	V _{OB}	∀ P	Va TR	I,	$\checkmark_{\mathbf{b}}$	Oudput
0	0	Dest		0.6591	OF THE REAL PROPERTY.	100 m	-0.516	5
1	1	0.68	-4.3?	0.677	PS NO.	2. 72 e-11	-0,499	5
1	0	-4.32	0.68	0.67	88 o. o. 33		-0499	5
	7	- 5.84	- 5.84	2.15	0.00156		0.825	0 . low8

Table 2:

Input A	Imput B	V _P	VB)	Output y
1	0	0,677	- 0.499	5
1	1	হ.158	0.825	0.1000

Report:

L. I. IP we women that end logic aisign high that applied to both imputs of the circuit then partial circuit which remain active is drawn below-Vee = 5V togtwo or or stugment Atug. I 2. Table 2 is work as Inventer. By fining VA as High I can change the value of VB to High and Low. IF, VB = High= 55 fren output = 0.1000 gr= Low If , NB = Low, or, then output = 5 V = High So, MAND Bothe is Work of Not gate

3. The brief explanation of the MAND! In the NAND gate, if we imput high voltage in every input the output will be low. Herethe diodes with be turned off a orond, the transistory will get twented on and for they reason the joutput will tend to be zero on low. Then, on the other hand, when we will put all top inputs are low on a particular. input is low, the transistore. will be in cut off mode and the output will be high which is 15%. The treason is that the transistor will be turned off and this will make the

4. By wing the photosy dato, I can find took if the one of the pa imputy is High=5V and other is you - or therethe operation made of Q1 is inthe cut off That means the + monsistan is ofto in this situation.

By howing existendation Data, I find that,

5. By naminum value of inputs A and B to the prespon street output High is 1.7 line

1	VA	VB		Zulyaj ve	<i>t</i> -	25 /
	5	100.8	1 5 M	it wast	ć.,	217.7
	5	(no. 9	ben 4.99 v			, i,
	5	. V 731 2	4 942	Yun sa	1 - W	
	5	1.2	Q. 87	not known		

- Craf M1

Det Steen Him Kett bom 77. Known

will ten