
Stability of actual clock output; failures and drift retained
free running | full record
free running | fixed t >= 2 s
feedback enabled | full record
feedback enabled | fixed t >= 2 s
Overlapping Allan deviation
$10^{-6}$
$10^{-7}$
$10^{-2}$
$10^{-1}$
$10^{0}$
Averaging time (s)
SIMULATION | 7 states | B=20 G | seed=410024 | lindblad optical dynamics
Gate=10 ms | Ki=3/s | latency=10 ms | observed lock=98.6% | No accuracy claim
Dashed window is predeclared, not selected using lock quality or hidden truth