

# MODULE - I

A) Binary, Octal, Hexadecimal to Decimal:-

$$(x)_{10} = (d_{n-1} \ d_{n-2} \ \dots \ d_0 \cdot d_{-1} \ d_{-2} \ d_{-3} \ \dots \ d_{-m})_b$$

Integral part                              fractional part

Example:-

$$\begin{aligned} \Rightarrow (101.101)_2 &= 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1} \\ &\quad + 0 \times 2^{-2} + 1 \times 2^{-3} \\ &= 4 + 0 + \frac{1}{2} + \frac{1}{4} + \frac{1}{8} \\ &= 5.625 \end{aligned}$$

Binary to decimal conversion.

$$\Rightarrow x = \sum_{i=-m}^{n-1} d_i b^i$$

B) Decimal to Binary, Octal and Hexadecimal:-

$$\rightarrow (x.y) = (p.q)_{b=2,8 \text{ or } 16}$$

i) to convert integer portion

b		x				
b		q <sub>1</sub>	y <sub>1</sub>			
b		q <sub>2</sub>	y <sub>2</sub>			
b		q <sub>3</sub>	y <sub>3</sub>			
		0	y <sub>0</sub>			

$$P = Y_4 Y_3 Y_2 Y_1$$

ii) to convert fraction part

$$\cdot Y \times b = C_1 \cdot P_1$$

$$\cdot P_1 \times b = C_2 \cdot P_2$$

$$\cdot P_2 \times b = C_3 \cdot P_3$$

$$q = C_1 C_2 C_3$$

Example:-

$$(5.625)_{10}$$

$$\begin{array}{r} 2 | 5 & 0 \\ 2 | 2 & 1 \\ 1 | 1 & 0 \\ \hline 0 & 1 \end{array}$$

$$b = 101.$$

and,

$$.625 \times 2 = 1.25$$

$$.25 \times 2 = 0.5$$

$$0.5 \times 2 = 1$$

$$\text{So } q = 101.$$

thus,

$$(5.625)_{10} = (101.101)_2$$

$$(101.0101)_2 = (200.01)_b$$

1.  $(101101)_2$

2.  $(1001.0101)_2$

1. Soln  $(101101)_2 = 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1$   
 $= 32 + 0 + 8 + 4 + 1$   
 $= (45)_{10}$

2. Soln  $(1001.0101)_2 = 1 \times 2^3 + 0 + 0 + 1 + 0 + \frac{1}{4} + 0 + \frac{1}{16}$   
 $= 8 + 0 + 0.25 + 0.0625$   
 $= 9.3125$

3.  $(10.625)_{10}$   
 $\rightarrow (10.625)_{10}$

2	10		2	10	0
2	5		2	5	
2	4		2	2	0
2	2		1	1	1
	1				

$p = 1010$

$625 \times 2 = 1.25$

$1.25 \times 2 = 0.5$

$0.5 \times 2 = 1.0$

$q = 1010$

$(10.625)_{10} = (1010.101)_2$

→ Binary equivalent :-

$$0 \rightarrow 0000$$

$$1 \rightarrow 0001$$

$$2 \rightarrow 0010$$

$$3 \rightarrow 0011$$

$$4 \rightarrow 0100$$

$$5 \rightarrow 0101$$

$$6 \rightarrow 0110$$

$$7 \rightarrow 0111$$

$$8 \rightarrow 1000$$

$$9 \rightarrow 1001$$

$$10 \rightarrow 1010$$

$$11 \rightarrow 1011$$

$$12 \rightarrow 1100$$

$$13 \rightarrow 1101$$

$$14 \rightarrow 1110$$

$$15 \rightarrow 1111$$

A

B

C

D

E

F

→ In Hexadecimal

C → Binary, Octal and Hexadecimal Interconversion:-

(i) Octal to Binary.

→ 1 digit is represented in 3 bits.

ii) Binary to Octal.

→ Grouping of 3 bits starting from binary point.

iii) Hexadecimal to Binary.

→ 1 digit is represented by 4 bits.

iv) Binary to Hexadecimal.

→ Grouping of 4 digits starting from the binary point.

v) Octal to Hexadecimal.

→ Step 1:- Octal to Binary

Step 2:- Binary to Hexadecimal.

vi) Hexadecimal to Octal.

→ Step 1:- Hexadecimal to Binary.

Step 2:- Binary to Octal.

Example:-

Q.  $(376)_8$  convert it into binary.

$$\rightarrow (376)_8 = (01111110)_2$$

Q.  $(2D5)_{16}$  convert to binary.

$$\rightarrow (001011010101)_2$$

Q. Convert  $(6327.4051)_8 = (?)_{10}$

$$\rightarrow 6 \times 8^3 + 3 \times 8^2 + 2 \times 8^1 + 7 \times 8^0 + 4 \times \frac{1}{8} + 0 \times \frac{1}{8^2} + 5 \times \frac{1}{8^3} + 1 \times \frac{1}{8^4}$$

$$= 3287 + 0.510$$

$$= (3287.510)_{10}$$

Avg

Q. Convert  $(247)_{10} = (?)_8$

$$\begin{array}{r} 8 | 247 \\ 8 | 30 \quad 7 \\ \hline 20 | 3 \quad 6 \end{array}$$

$$(247)_{10} = (367)_8$$

Q. Convert  $(0.6875)_{10} = (?)_8$

$$\rightarrow 0.6875 \times 8 = 5.5$$

$$0.5 \times 8 = 4$$

So,

$$(0.6875)_{10} = (0.54)_8$$

Q.  $(1001110)_2 = (?)_8$

$$\rightarrow (601001110)_2 = (116)_8$$

Q.  $(0.10100110)_2 = (?)_8$   
 $\rightarrow (000.101001100)_2 = (0.514)_8$

Q.  $(3A.2F)_{16} = (?)_{10}$   
 $\rightarrow 3 \times 16^1 + 10 \times 16^0 + 2 \times \frac{1}{16} + 15 \times \frac{1}{16^2}$   
 $= (58.1835938)_{10} \text{ Ans.}$

Q.  $(95.5)_{10} = (?)_{16}$   
 $\rightarrow \begin{array}{r} 16 | 95 \\ \quad \quad \quad 5 \end{array} \quad \text{Ans.}$

$$0.5 \times 16 = 8$$

$$(95.5)_{10} = (5F.8)_{16} \cdot \text{Ans.}$$

Q.  $(111110001.10011001101)_2 = (?)_{16}$   
 $\rightarrow (00011110001.10011001101)_2$   
 $= (1F1.99A)_{16} \cdot \text{Ans.}$

Q.  $(A72E)_{16} = (?)_8$   
 $\rightarrow (A72E)_{16} = (1010\ 0111\ 0010\ 1110)_2$   
 $(1010\ 0111\ 0010\ 1110)_2 = (123456)_8$

Q.  $(0.BF85)_{16} = (?)_8$   
 $\rightarrow (0.10111110000101)_2 = (?)_8$   
 $\Rightarrow (0.1011111000010100)_2 = (0.577024)_8.$

Q.  $(247.36)_8 = (?)_{16}$   
 $\rightarrow (247.36)_8 = (010100111.011110)_2$   
 $\Rightarrow (000010100111.01111000)_2 = (0A7.78)_{16}.$

⇒ Codes :-

1. Straight binary code.
2. Natural BCD code.
3. Excess-3 code.
4. Gray code.

1. Straight Binary Code :-

$$5 \rightarrow 101$$

MSB (most significant bit)  
 LSB (least significant bit)

## 2. Natural BCD Code / BCD code :-

BCD  $\rightarrow$  Binary coded Decimal.

In this code we represent each number in 4 bits.

Eg:-

$$5 \rightarrow 0101$$

$$2 \rightarrow 0010$$

$$9 \rightarrow 1001$$

$$\begin{array}{r} 10 \\ \downarrow \\ 0001 \end{array} \rightarrow 1010 \rightarrow \text{Binary.}$$

$$0001 \rightarrow \text{BCD}$$

$$123 \rightarrow 0001\ 0010\ 0011 \text{ (BCD)}$$

$\rightarrow$  It is also called 8-4-2-1 / 8421 code.

$\rightarrow$  It is also a weighted code.

3. Excess-3 Code: - It is another form of BCD code in which each decimal digit is coded into a four width <sup>binary</sup> code.

$\rightarrow$  The code for each decimal digit is obtained by adding decimal 3 to the natural BCD code of the digit.

$\rightarrow$  It is not a weighted code.

This code is a self complementing code which means one's complement of the coded number yields 9's complement of the number itself.

Eg:-

$$3 \rightarrow 0011.$$

Excess-3 code of 2.

$$2 \rightarrow 0010$$

$$+ 0011$$

$$\hline 0101$$

	sum	Carry
$\rightarrow 0 + 0 = 0$	0	0
$\rightarrow 0 + 1 = 1$	1	0
$\rightarrow 1 + 0 = 1$	1	0
$\rightarrow 1 + 1 = 0$	0	1

Excess-3 code of 1:-

$$1 \rightarrow 0001$$

$$+ 0011$$

$$\hline 0100 \rightarrow 4 \text{ (Decimal)}$$

↓  
Excess-3 code of 1.

4. Gray Code :- It is used in K-maps. In this the decimal number is represented in binary form in such a way, so that each gray code number differs from the preceding and succeeding number by a single bit.

→ It is not a weighted code.

→ Gray code is a reflected code and can be constructed using the properties given below:-

i) A one bit gray code has two code words 0 and 1 respectively, representing decimal number 0 and 1 respectively.

ii) A n-bit Gray code)

A n-bit ( $n \geq 2$ ) gray code will have first  $2^{n-1}$  gray codes of  $(n-1)$  bits written in order with a leading 0 appended.

iii) the last  $2^{n-1}$  gray codes will be equal to the gray code words of an  $(n-1)$  bit gray code written in reverse order with a leading 1 appended.

$\Rightarrow$  1-bit Gray code :-

$$0 \rightarrow 0$$

$$1 \rightarrow 1$$

$\Rightarrow$  2-bit Gray code:-

$(n-1)$  bit Gray code.

$$2^{2-1}$$

$$\begin{array}{ll} 0 \rightarrow & 0 \\ 1 \rightarrow & 1 \end{array}$$

$$\begin{array}{ll} 3 \rightarrow & 1 \\ 2 \rightarrow & 0 \end{array}$$

$\rightarrow$  there should be single bit change in succeeding and preceding position.

3-bit gray code.

$$\rightarrow 2^{3-1} = 2^2 = 4$$

$$0 \rightarrow 000$$

$$1 \rightarrow 001$$

$$3 \rightarrow 011$$

$$2 \rightarrow 010$$

$$6 \rightarrow 110$$

$$7 \rightarrow 111$$

$$5 \rightarrow 101$$

$$4 \rightarrow 100$$

### $\Rightarrow$ Boolean Algebra :-

$$\rightarrow A + 0 = A$$

$$\rightarrow A \cdot 1 = A$$

$$\rightarrow A + 1 = 1$$

$$\rightarrow A \cdot 0 = 0$$

$$\rightarrow A + A = A$$

$$\rightarrow A \cdot A = A$$

$$\rightarrow A + \bar{A} = 1$$

$$\rightarrow A \cdot \bar{A} = 0$$

$$\rightarrow A(B+C) = AB + AC$$

distributive  
law:

$$\rightarrow A + BC = (A+B)(A+C)$$

$$\begin{aligned} \rightarrow A + AB &= A \\ \rightarrow A(A+B) &= A \end{aligned} \quad \left. \begin{array}{l} \text{Absorption} \\ \text{law.} \end{array} \right\}$$

$$\begin{aligned} \rightarrow A \cdot B &= B \cdot A \\ \rightarrow A+B &= B+A \end{aligned} \quad \left. \begin{array}{l} \text{commutative} \\ \text{law.} \end{array} \right\}$$

$\rightarrow$  DeMorgan's theorem:

$$\rightarrow \overline{A \cdot B} = \bar{A} + \bar{B}$$

$$\rightarrow \overline{A+B} = \bar{A} \cdot \bar{B}$$


Q.  $F = A\bar{B} + \bar{A}B.$

$$\begin{aligned} \rightarrow F &= \overline{\bar{A}\bar{B} + \bar{A}B} \quad (\text{By using DeMorgan's theorem}) \\ &= \overline{\bar{A}\bar{B}} \cdot \overline{\bar{A}B} \\ &= \bar{A}B \cdot A\bar{B} \end{aligned}$$

Now,

$$F = \overline{F} = \overline{\bar{A}B \cdot A\bar{B}}$$

=




$$\textcircled{Q} \quad F = \bar{A}\bar{B} + A\bar{B}$$

$$\rightarrow \bar{F} = \bar{\bar{A}}\bar{\bar{B}} + A\bar{B} \quad (\text{using DeMorgan's Law}) \\ = \bar{A}\bar{B} \cdot \bar{A}\bar{B}$$

$$(\text{and } \bar{A}\bar{B} \cdot \bar{A}\bar{B} = 0) \quad (\bar{A}+\bar{A})(\bar{B}+\bar{B}) = 1$$

Now

$$F = \bar{F} = \bar{A}\bar{B} \cdot \bar{A}\bar{B}$$




$$\textcircled{Q} \quad F = x \cdot y. \text{ Realize using NOR gate.}$$

$$\rightarrow F = xy$$

$$\bar{F} = \bar{x}\bar{y} \quad (\text{By De-Morgan's Law}) \\ = \bar{x} + \bar{y}$$

$$\bar{F} = F = \bar{x} + \bar{y}$$




Q.  $F = (\bar{B} + C)(A + \bar{D})$ . Realize using only NOR gates.

$$\rightarrow F = (\bar{B} + C)(A + \bar{D})$$

$$\bar{F} = (\bar{B} + C)(A + \bar{D}) \quad (\text{By De-Morgan's Law})$$

$$\Rightarrow \bar{F} = (\overline{\bar{B} + C}) + (\overline{A + \bar{D}})$$

$$F = \overline{\bar{F}} = (\overline{\bar{B} + C}) + (\overline{A + \bar{D}})$$



→ Conversion to NAND-NAND and NOR-NOR gate  
Networks :-




$$\rightarrow \overline{A+B} = \overline{\overline{A} \cdot \overline{B}}, \quad \overline{AB} = \overline{\overline{A} + \overline{B}}$$


$$\rightarrow A+B = \overline{\overline{A} \cdot \overline{B}}$$

$$\rightarrow A \cdot B = \overline{\overline{A} + \overline{B}}$$





→ OR gate is equivalent to a NAND gate with bubble at its input and an AND gate is equivalent to a NOR gate with bubbles at its input.

→ NAND gate is equivalent to an OR gate with bubbles at its inputs and a NOR gate is equivalent to AND with bubbles at its input.










→ Realization of Basic Gates using NAND gate:-



⇒ Realization of Basic Gate using NOR Gate :-



Q.





$$\rightarrow Y = AB + CD$$

$$\bar{Y} = \overline{AB + CD}$$

$$= \overline{AB} \cdot \overline{CD}$$

$$\bar{Y} = (\bar{A} + \bar{B})(\bar{C} + \bar{D}) \Rightarrow \bar{Y} = (\bar{A} + \bar{B})(\bar{C} + \bar{D})$$



$$\bar{Y} = Y = (\bar{A} + \bar{B}) + (\bar{C} + \bar{D}) \quad (\text{By De-Morgan's theorem})$$



Q.  $f = B(A + CD) + A\bar{C}$ , Realize the function using  
i) NAND - NAND gate network.


ii) NOR - NOR gate network.

$$\begin{aligned} \rightarrow f &= B(A + CD) + A\bar{C} \\ &= BA + BCD + A\bar{C} \\ &= AB + A\bar{C} + BCD \\ &= A(B + \bar{C}) + BCD \\ &= AB + A\bar{C} + BCD \end{aligned}$$



NAND - NAND gate network.

ii) NOR-NOR gate network.



$\Rightarrow$  Binary Addition:

Inputs      sum      carry

0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

⇒ Binary Subtraction :-

Inputs

Difference or Borrow

$$\begin{array}{cccc} 0 & 0 & 0 & 0 \\ \underline{-} & 1 & 1 & 0 \end{array}$$

$$\begin{array}{cccc} & 1 & 0 & 0 \\ - & 1 & 1 & 0 \\ \hline & 1 & 0 & 0 \end{array}$$

(Q)

$$\begin{array}{r} 1011 \\ + 1100 \\ \hline \end{array}$$

$$\begin{array}{r} 0101 \\ + 1111 \\ \hline \end{array}$$

$$10111001$$

(Q)

$$\begin{array}{r} 01101010 \\ 00001000 \\ 10000001 \\ + 11111111 \\ \hline 111110010 \end{array}$$

$$\begin{array}{r} 1011 \\ - 0110 \\ \hline 0101 \end{array}$$

⇒ Binary Multiplication :-

$$\begin{array}{r} 1001 \\ \times 1101 \\ \hline \end{array}$$

$$\begin{array}{r} 1001 \\ 0000 \\ 1001 \\ \hline \end{array}$$

$$\begin{array}{r} 1001000 \\ 1110101 \end{array}$$

- If the number of 1's to be added in a column is even the sum bit is 0 and if the no. of 1's to be added in column then the sum bit is 1.
- If every pair of 1's in a column produces a carry to be added to the next higher bit column.

⇒ Binary Division :-

Q) Divide 1110101 by 1001.

$$\begin{array}{r}
 1001 \overline{)1110101} \\
 -1001 \\
 \hline
 1101 \\
 -1001 \\
 \hline
 100 \\
 -100 \\
 \hline
 000 \\
 \end{array}$$

Q) Find one's complement of the following numbers:-

1. 0100111001

→ 1011000110. ← 1's complement.

→ For 1's complement invert the digits.

Q) find 2's complement of the following numbers:-

Q. 0100111001.

→ Step 1:- first take one's complement.

Step 2:- Add +1 to the LSD of one's complement.

0100111001

→ 1011000110

+1

1011000111 ← 2's complement.

1. 01001110.

2. 00110101.

1. Sol 01001110

→ 10110001

+1

10110010 Ans.

2. Sol 00110101

11001010

+1

11001011. Ans.

$\Rightarrow$  Sign Bit :-

$$\textcircled{Q} - (2)$$

$$\rightarrow \textcircled{1} (10)$$

↑  
Sign bit

$$\textcircled{Q} + 2$$

$$\rightarrow \textcircled{0} (10)$$

$\Rightarrow$  Sign Magnitude Representation :-

Q Find the decimal equivalent of the following binary numbers assuming sign magnitude representation :-

$$1. \textcircled{0} \overset{2^3}{\cancel{1}} \overset{2^2}{\cancel{1}} \overset{2^1}{\cancel{1}}$$

$$\rightarrow 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = +(7)$$

$$= +7. \text{ Ans}$$

$$2. \overset{2^3}{\cancel{1}} \overset{2^2}{\cancel{1}} \overset{2^1}{\cancel{1}}$$

$$\rightarrow 2^2 + 2^1 + 2^0$$

$$= -7. \text{ Ans.}$$

$$3. \textcircled{1} 01100$$

$$4. \textcircled{0} 01000$$

Q) Represent the following in ones complement form:-

a) +7 and -7.

$\rightarrow 7 \rightarrow 111$

One's complement of +7 = 00000

One's complement of -7 = 10000

b) +8 and -8.

$\rightarrow (+8) = 01000$  ones complement  $\rightarrow 10111$ .

$(-8) = 101000$

$\Rightarrow$  For an n-bit number the maximum positive number which can be represented in ones complement representation is  $(2^{n-1} - 1)$ , and the maximum negative number is  $-(2^{n-1} - 1)$ .

Q) Represent (-17) in

i) sign magnitude

ii) ones complement

iii) two's complement.

$\rightarrow i) (-17) = (110001)_2$  ← sign magnitude.

$(110001)_2$  ← sign magnitude.

ii)  $(101110)_2$  ← ones complement.

iii)  $(101111)_2$  ← two's complement.

→ For one's complement for a negative decimal number, the one's complement should be taken of the positive value of that -ve numbers.

Q) For an n-bit number the maximum +ve numbers which can be represented in two's complement form is  $(2^{n-1} - 1)$  and the maximum -ve number which can be represented in two's complement form is  $-2^{n-1}$ .

⇒ Subtraction Using Two's Complement Form :-

→ Binary subtraction can be performed by adding the two's complement of the subtrahend to the minuend.

→ If a final carry is generated, discard the carry and the answer is given by the remaining bits which is +ve (the minuend is greater than subtrahend).

→ If the final carry is zero, the answer is negative (the minuend is smaller than the subtrahend) and it is in two's complement form.



Q) Perform binary subtraction using two's complement representation of negative numbers.

$10_2 (+7 - 5)$

$(+5) = 0101$

$1010 \rightarrow$  one's complement

$+ 1$

$1011 \leftarrow$  two's complement.

$(+7) = 0111$

$+ 1011$

$\textcircled{1} (0010)_2 \leftarrow$  Positive number.

final carry  
is discarded.

S	B
0	0
1	0
0	1
1	0

2.  $(5 - 7)$

$\rightarrow (+7) = 0111$        $11101100 \leftarrow 18$

$1000 \rightarrow$  one's complement

$+ 1$

$1001 \leftarrow$  two's complement.

$(+5) = 0101$

$0101$

$+ 1001$

$1110 \leftarrow$  two's complement form -ve.

$00001100$

$11100011$

D	B
X	Y
0	0
0	1
1	0

Again taking 2's complement of the obtained number

$1110$

$0001 \leftarrow$  1's complement

$0010 \leftarrow$  2's complement.

3.  $48 - 23$ .

4.  $23 - 48$ .

5.  $48 - (-23)$

6.  $-48 - 23$ .

Q) Convert  $(6327, 4051)_8 = (?)_{10}$

Q) Convert  $(247)_{10} = (?)_8$

Q) Convert  $(0.6875)_{10} = (?)_8$

3.  $48 \rightarrow 00110000$  — 1's complement.

$23 \rightarrow 000010111$

$-23 \rightarrow 111101000$  — 1's complement

$11101001$  — 2's complement

$$\begin{array}{r} 00110000 \\ 11001111 \\ \hline \end{array}$$

$$\begin{array}{r} 11010000 \\ 00000111 \\ \hline \end{array}$$

$$1100111 \rightarrow -25$$

Ques

→ VHDL :-

→ Verilog :-

It is an HDL (Hardware Description Language).

The latest stable version of verilog is

IEEE 1364 - 2005. It is a case sensitive language which only uses lowercase. It supports simulation. In other words, it is possible to create a model of a function and simulate it before building the real system.

The base language of verilog is C.

Module is a basic building block in verilog.

It provides information about input and output codes, and hides the internal implementation details. The syntax of module is as follows :-

Every verilog program starts with the keyword "module", and ends with the keyword "end module".

module <module\_name> (input, output);

<program logic>

end module

→ VHDL :-

VHDL is an HDL, that helps to describe circuits in digital systems. VHDL stands for Very High speed Integrated Circuit Hardware Description Language.

It is a programming language used to model a digital system. It was first introduced in 1981 for the department of defence under very high speed integrated circuit programs.

Three types of modelling in VHDL :-

i) Data-flow modelling :- Parallel signals represent the flow of data through an entity.

ii) Behavioural modelling :- Represents the behaviour of an entity as a set of statements to execute one after the other in a specified order.

iii) Structured modelling :- Represents an entity as a set of inter-connected components.

Q. What is hardware module?

→ A hardware module in VHDL is called an entity.

The syntax is as follows. The entity starts with keyword "entity" and ends with keyword "end".

```
entity <entity-name>
port declaration;
begin
  process
    begin
      ...
    end;
  end;
end entity <entity-name>;
```

There are other keywords like in, out -

In Port can be read

Out Port can be written

Inout Port can be read and written.

Buffer Port can be read and written, it can have only one source.

→ Architecture :-

Architecture can be described using structural data flow, behavioural or mixed style.

architecture architecture-name

of entity-name

architecture-declaration-part;

begin

statements;



end architecture-name;

→ Differences between Verilog and VHDL :-

Verilog is an HDL used to model electronic systems while VHDL is an HDL used for electronic design automation, to describe digital and mixed signal systems such as field programmable gate arrays (FPGA) and integrated circuits.

- Verilog is based on C language while VHDL is based on Ada and Pascal languages.
- Verilog is case sensitive while VHDL is not case sensitive.
- Verilog was introduced in 1984 while VHDL was introduced in 1981.
- VHDL is more complex than Verilog.

⇒ VHDL Program Structure:-



VHDL Code

```

library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity and_1 is
port(x,y : in bit; z : out bit);
end and_1;
architecture v1 of and_1 is

```

begin

$z \leftarrow x$  and  $y;$

end wait;

- The first two lines import the IEEE standard logic library, which contains pre-defined logic functions and datatypes, such as `std_logic` and `std_logic_vector`.
- The use statement determines which portions of a library file to use.

### ⇒ Classification of Fixed Function Digital ICs:-

- They are classified according to their complexities. These are:-

1. SSI (Small Scale Integration) :- It describes fixed functions ICs which has about 12 gates on a single chip.
2. MSI (Medium Scale Integration) :- They have from 12-99 gates on a single chip. Encodes, decodes, multiplexer has all these ICs.
3. LSI (Large Scale Integration) :- They have about 100 to 9999 gates on a single chip.

3. VLSI (Very Large Scale Integration) :- They have about 10000 to 99999 gates on a single chip.

4. ULSI (Ultra Large Scale Integration) :- It describes very large memories, large microprocessors and larger single chip computers. They have about more than 1,00,000 gates on a single chip.

⇒ Integrated Circuit logic families :-

→ The three integrated circuit logic families are :-

- 1. TTL (Transistor Transistor Logic)
- 2. ECL (Emitter coupled logic)
- 3. CMOS (complementary metal oxide semiconductor).


⇒SSI and MSI :- TTL are present in both SSI and MSI.

→ LSI and VLSI and ULSI are implemented with CMOS or NMOS because it requires less area on chips and consumes less power.

⇒ Advantages of CMOS over TTL :-

→ CMOS ICs have faster switching speed, lower power dissipation, more noise immunity.

CMOS Series



→ The prefix 74 indicates the commercial grade for general use.

→ The prefix 54 is used for military grade.

→ In addition to pure CMOS, since it's a series which combines both CMOS and TTL it's called as BiCMOS.


## → BICMOS

- ① 74 BCT → BICMOS.
- ② 74 ABCT → Advanced BICMOS
- ③ 74 LVT → Low voltage BICMOS
- ④ 74 ALB → Advanced low voltage BICMOS

## ⇒ TTL Series :-

- ① 74 → Standard TTL
- ② 74S → Schottky TTL
- ③ 74AS → Advanced Schottky TTL
- ④ 74 LS → Low Power Schottky TTL
- ⑤ 74 ALS → Advanced Low Power Schottky TTL
- ⑥ 74 F → Fast TTL


Example:-

74LS86 → XOR gate.  
  
Commercial Logic Type

⇒ Propagation Delay :- Propagation Delay is the time of the logic gate is the time interval between the application of an input pulse and the occurrence of the resulting output pulse. Denoted by  $t_p$ .

→  $t_{PHL}$  :- The time between a specified reference point on the input pulse and the corresponding reference point on the output pulse, with the output changing

from high voltage level to low voltage level.



→  $t_{PLH}$  :- The time between a specified reference point on the input pulse and the corresponding reference point on the output pulse, with the output changing from low level to high level.

→ DC supply voltage ( $V_{cc}$ ) :-

→ CMOS  $\rightarrow V_{cc} \rightarrow +5V$

$\rightarrow +3.3V$ .

→ TTL  $\rightarrow DC \rightarrow +5V V_{cc}$

→ Power Dissipation,  $P_D$  :-

It is the product of the DC supply voltage and the average supply current.

The supply current when the gate output is low is greater than when the gate output is high. It is usually specified by the manufacturer.

$$P_D = V_{cc} \left( \frac{I_{CCH} + I_{CCL}}{2} \right)$$

low output      high output

- The CMOS gates have very low power dissipation than the TTL series.
- The power dissipation of CMOS is dependent on frequency of operation.
- Power dissipation of TTL is independent of frequency.

### ⇒ Input and Output Logic Level

→  $V_{IL}$  :- Low level input voltage.

→  $V_{IH}$  :- High level input voltage.

The 5V CMOS accepts a maximum voltage of 1.5V as low input level and 3.54V for high input level.

For TTL high voltage input level is 0.8V and low level is 0.4V.

for TTL:-

$V_{OL}$  → low output voltage

$V_{OH}$  → High output voltage.

for CMOS (5V) :-  $V_{OL} = 0.33V$

$$V_{OH} = 4.4V$$

XPN input low  
TTL low to V<sub>DD</sub>

For TTL :-

$$V_{OL} = 0.4 \text{ V}$$

$$V_{OH} = 2.4$$

⇒ Speed Power Product (SPP) :-

→ SPP of a logic circuit is product of propagation delay time and power dissipation.

$$SPP = t_p P_D$$

⇒ Fan-out :- fan-out of a logic gate is a maximum number of inputs of the same series of an IC family that can be connected to ~~the~~ <sup>one</sup> output of a gate and still maintain the output voltage levels within specified limits.

→ It is specified in terms of unit loads.

→ A unit load for a logic gate equals 1 input to a alike circuit.


$$\rightarrow \text{Unit loads} = \frac{I_{OH}}{I_{IH}} = \frac{I_{OL}}{I_{PL}}$$

$I_{OH}$  = High output current


$I_{OL}$  = Low output current

$I_{IH}$  = High input current

$I_{PL}$  = Low input current.



- |   |   |
|---|---|
| <p>① For positive gate voltage<br/>nFET is ON.</p>              | <p>① For gate voltage pFET is OFF</p>             |
| <p>② For Negative g (or zero)<br/>Gate voltage, nFET is OFF</p> | <p>② -ve or zero gate voltage<br/>pFET is ON.</p> |



The collector resistors are pulled up to ground.  
The logic levels for both 0 and 1 or also negative voltages for ECL.

→ The reference voltage at the base of  $Q_2$  which is  $V_{RCE} = -1.29 \text{ V}$  provides the voltage point around which  $Q_1$  will switch.

→  $V_{BE}$  equals  $0.8 \text{ V}$  for the transistor in ECL 10 K family.

*specified by me manufacturer*

$$V_{E2} = +V_{RCE} - (V_{BE2}) \\ = (-1.29 \text{ V} - 0.8 \text{ V}) \\ = -2.09 \text{ V}$$

Because both emitters are ~~not~~ at the same node.

$$V_{E2} = V_{E1} = -2.09 \text{ V}$$

→  $V_{BE}$  must be  $0.8 \text{ V}$  greater than  $V_{E1}$  for  $Q_1$  transistor to conduct.

→ Any voltage more negative than  $-1.29 \text{ V}$  will pull  $Q_1$  into cut-off.  $Q_1$  begins to conduct when  $V_{IN}$  equals  $-1.29 \text{ V}$  or greater.  $Q_1$  is cut-off when  $V_{IN}$  is less than  $-1.29 \text{ V}$

Case 1 :-

$$V_{IN} = 1 = -0.9 \text{ V} \quad (\text{ECL 10 K high-input voltage})$$

$$V_{E1} = V_{IN} - V_{BE1}$$

$$= -0.9 \text{ V} - 0.8 \text{ V}$$

$$= -1.7 \text{ V}$$

then,

$$-I_E = \frac{(V_{EE} - V_{CE})}{R_E}$$

$$= \frac{-5.2 - (-2.09)}{779}$$

$$= -3.11$$

$$= -3.99 \times 10^{-3}$$

$$\Rightarrow I_E = 3.99 \text{ mA}$$

$$\text{let } I_E = I_{C1},$$

then,

$$I_{C1} = 3.99 \text{ mA}$$

$$\therefore V_{C1} = -I_{C1} R_{C1} =$$


Case 2 :-

$$V_{IN} = 0 = -1.75 \text{ V} \quad (\text{ECL below } 10\% \text{ below input voltage})$$

$$V_{B1} = V_{C2} = V_{REF} - V_{BE2} = (-1.29 - 0.8) \text{ V} \\ = -2.09 \text{ V.}$$

with

$$V_{IN} = -1.75 \text{ V, then } Q_1's \ V_{BE} = -1.75 - (-2.09 \text{ V}) \\ = +0.34 \text{ V.}$$



CMOS Inverter / CMOS NOT gate


⇒ CMOS NOR Gate :-

LSB (Least Significant Bit)


Inputs		Output
$x$	$y$	$\overline{x+y}$
0	0	1 (LSB)
0	1	0
1	0	0
1	1	0

M&B  
(Most  
Significant  
Bit)

→ Karnaugh Map:-



$$f(x,y) = 1 \cdot \bar{x} \cdot \bar{y} + y \cdot 0 + x \cdot 0.$$




CMOS NOR


0	1	0
0	0	1
0	1	1

⇒ CMOS NAND Gate

Inputs		Output
$x$	$y$	$\bar{x} \cdot \bar{y}$
0	0	1
0	1	1
1	0	1
1	1	0




$$f(x,y) = 1 \cdot \bar{x} + 1 \cdot \bar{y} + 0 \cdot x \cdot y$$



$$V_A = 10V, V_B = 0V$$

→ 2 input diodes OR-gate.




If  $V_A = V_B = 0$ ,

A	B	O/P
0	0	0
1	0	1
0	1	1
1	1	1

↳ OR gate

Transistor as an Amplifier.



$$I_b = \frac{V_{pn} - V_{be}}{R_b}$$

$$R_b$$

$$R_{load} = \frac{V_{cc} - V_{CEsat}}{I_c}$$

$$R_c$$

$$V_{pn} = 0 \text{ V}, I_b = 0, I_c = 0 \text{ mA}$$


$V_{pn}$	$V_{out}$
0	0
0.1	0

DTL  $\rightarrow$  Diode Transistor logic.

Page No.: / /  
Date: / /

Diode Gates:-

$\rightarrow$  2 input diode AND gate



$$\text{If } V_A = V_B = 0V$$

A

B

O/P

0

0

0

0

1

0

Now An Input not from 0 & 1 = 0 AND 0 = 0

1. Both inputs not from 1 AND 1 = 1

AND Gate

Q. A certain gate has a propagation delay of

$P_{IH} = 1 \text{ mA}$ ,  $P_{IL} = 2.5 \text{ mA}$ ,  $V_{CC} = 5 \text{ V}$ . SPP?

high supply current

speed power product

→ Given:-

~~$P_D$~~  ~~time~~.

$$P_D = \left( \frac{P_{IH} + P_{IL}}{2} \right) V_{CC}$$

$$= \frac{3.5 \times 10^{-3}}{2} \times 5$$

$$= 8.75 \times 10^{-3} \text{ W}$$

$$\therefore t_p = 5 \text{ ns.}$$

$$SPP = 8.75 \times 10^{-3} \times 5 \times 10^{-9}$$

$$= 43.75 \times 10^{-12}$$

$$= 43.75 \text{ pJ. } \cancel{\text{A}}$$

Q.  $I_{IH} = 40 \mu\text{A}$ ,  $I_{PL} = 1.6 \text{ mA}$ ,  $I_{OH} = 400 \mu\text{A}$  and.

$P_{OL} = 16 \text{ mA}$ . Find the unit load.

$$\rightarrow \text{Unit load} = \frac{I_{OH}}{I_{IH}} = \frac{P_{OL}}{P_{IH}}$$

$$= \frac{400 \times 10^{-6}}{40 \times 10^{-6}}$$


$$\approx 10$$

→ Emitter coupled logic (ECL) :-

→ Because the output of the ECL switching transistor is taken from the emitter and coupled to a reference transistor emitter, ~~say~~ the new logic family came to be known as emitter coupled logic (ECL).


→ It is not very widely used as compared to CMOS, and TTL,

→ Because it is much more difficult logic family. The reason for this is the speed with which ECL operates and its much narrower noise margins.



$$V_{EE} = -5.2V$$

ECL Differential Amplifier.



### 3. Input ECL circuit.

→ ~~Now~~ In analog applications the output signal is the voltage gain multiplied by the difference b/w the two input signals; → In switching applications, the inputs are restricted to a defined value for a logical 1 or 0.

→ The differential amplifier configuration provides a circuit that can ~~convert~~<sup>compare the</sup> logic input level to a reference and generate an output level. The input is provided to the base of  $Q_1$  and the reference is provided to the base of  $Q_2$ . Both transistor-emitter form a feedback with a pull-down resistor to voltage  $V_{EE}$ . ECL circuits operate using a negative 5.2 V power supply.

## MODULE 2

1. Minterms (standard Product)  $\rightarrow$  complemented  
 Product of all variables either primed or unprimed.

$\rightarrow$  uncomplemented

$$f(x, y, z) = xyz \xrightarrow{m_1}, \bar{x}\bar{y}\bar{z} \xrightarrow{m_2}, \bar{x}yz \xrightarrow{m_3}$$

2. Maxterms (standard sum)

$\rightarrow$  summation of all variables either primed or unprimed.

$$f(x, y, z) = (x + y + z) \xrightarrow{M_0} (\bar{x} + \bar{y} + \bar{z}) \xrightarrow{M_1} (\bar{x} + y + z) \xrightarrow{M_2}$$

1  $\rightarrow$  unprimed variable.

0  $\rightarrow$  primed variable.

for  
Minterms

$\rightarrow$  Minterms represented by  $m_1, m_2, m_3$  etc.

$\rightarrow$  Maxterms represented by  $M_1, M_2, M_3$  etc.

$$(A + B + C)(\bar{A} + B + C)(A + \bar{B} + C)(A + B + \bar{C}) = 1$$

$$AB + BC + CA + \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C} = 1$$

$$1 \rightarrow \text{primed variable } \bar{A}BC + A\bar{B}C =$$

$$0 \rightarrow \text{unprimed variable } A\bar{B}\bar{C} =$$

for  
maxterms

$f(x, y) \leq (0, 1)$

x	y	Minterms	Maxterms	Output
0	0	$\bar{x}\bar{y}$	$x + y$	1
0	1	$\bar{x}y$	$x + \bar{y}$	1
1	0	$x\bar{y}$	$\bar{x} + y$	0
1	1	$xy$	$\bar{x} + \bar{y}$	0

$$f(x, y) = \pi(2, 3)$$

→ A Boolean fn for which is ~~not~~ product of minterms  
for which its value is 0

Q. Convert the Boolean Function into standard SOP form.

$$Y = AB + AC + BC$$

$$\rightarrow \cancel{Y = (AB \times C\bar{C}) + (AC \times B\bar{B}) + (BC \times A\bar{A})}$$

$$\begin{aligned}
 Y &= AB(C + \bar{C}) + AC(B + \bar{B}) + BC(A + \bar{A}) \\
 &= ABC + AB\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + ABC + \bar{A}BC \\
 &= ABC + AB\bar{C} + A\bar{C}B + A\bar{A}CB + BCA \\
 &= ABC + AB\bar{C} + A\bar{B}C + \cancel{A\bar{A}B} \quad \text{[Redundant term]}
 \end{aligned}$$

⇒ Boolean Function (canonical forms)

SOP

(Sum of Products)  
Minterm

POS

(Product of sums)  
Maxterm

→ A Boolean function is a summation of minterms for which its value is 1.

f(x,y)

$$\begin{aligned} f(x,y) &= \bar{x}\bar{y} + \bar{x}y \rightarrow \text{SOP} \\ &= m_0 + m_1 \\ &= \sum (m_0 + m_1) \\ &= \sum m(0,1) \\ &= \sum (0,1) \end{aligned}$$

SOP  
form

$$\begin{aligned} f(x,y) &= (\bar{x}+y).(\bar{x}+\bar{y}) \\ &= M_2 \cdot M_3 \\ &= \Pi M(2,3) \\ &= \Pi(2,3) \end{aligned}$$

POS  
form

$$f(\bar{x}, y) = \sum (0, 1)$$

Q. Convert the Boolean function into standard POS form.

$$Y = (A+B)(A+C)(B+\bar{C})$$

$$\begin{aligned} \rightarrow Y &= (A+B+C\bar{C})(A+Cl+B\bar{B})(A\bar{A}+B+\bar{C}) \\ &= (A+B+C)(A+B+\bar{C}) \cdot (A+C+B)(A+C+\bar{B}) \\ &\quad \cdot \cancel{(A+CB)} \cancel{(A+C)} (B+\bar{C}+A)(B+\bar{C}+\bar{A}) \\ &= \underline{(A+B+C)} (A+B+\bar{C})(A+\bar{B}+C)(\bar{A}+B+\bar{C}) \end{aligned}$$

- Simplification :-

1. Algebraic Manipulation.
2. Map Method (K-Map)
3. Tabulation Procedure (Quine-McCluskey method)

(1)  $F = AB + AB' + A'B$

$$= A(B + B') + A'B$$

$$= A \cdot 1 + A'B = A \cdot 1 + A'B$$

$$= B(A + A') =$$

$$= B \cdot 1 + A'B$$

$$= A + A'B$$

$$= (A + \bar{A})(A + B)$$

$$= A + B$$

(2)  $F = \bar{A}B + AB + \bar{A}\bar{B}$

$$= B(\bar{A} + A) + \bar{A}\bar{B}$$

$$= B \cdot 1 + \bar{A}\bar{B}$$

$$= (B + \bar{B})(\bar{A} + \bar{B})$$

$$= \bar{A} + B$$

(3)  $F = AB + A\bar{B}$

$$= A(B + \bar{B})$$

$$= A$$

(4)  $(B\bar{C} + \bar{A}D)(A\bar{B} + C\bar{D})$

(5)  $\bar{x}yz + xz + \bar{x}z$

$$(4) (\bar{B}\bar{C} + \bar{A}\bar{D})(A\bar{B} + C\bar{D})$$

$$\rightarrow \bar{B}\bar{C}(A\bar{B} + C\bar{D}) + \bar{A}\bar{D}(A\bar{B} + C\bar{D}) \\ = A\bar{B}\bar{B}\bar{C} + B\bar{C}\bar{C}\bar{D} + A\bar{A}\bar{D}\bar{B} + \bar{A}\bar{C}\bar{D}\bar{D} \\ = 0$$

$$(5) \bar{x}yz + xy\bar{z} + \bar{x}\bar{y}z$$

$$\rightarrow \bar{x}yz + z(x + \bar{x})$$

$$\Rightarrow \bar{x}yz + z \cdot 1$$

$$= \cancel{z}(\bar{x}y + 1) = z(\bar{x}y + 1)$$

$$= \cancel{z}(\bar{x}y + 1) \cdot \cancel{z} = z \cdot 1$$

$$\bar{x}(\bar{y}z + z)$$

$$\cancel{\int} \quad 1 + A = 1$$

$$(6) F = \Sigma(1, 2, 4, 7)$$

$$= m_1 + m_2 + m_4 + m_7$$

$$= \cancel{\bar{a}\bar{b}\bar{c}} \bar{a}\bar{b}\bar{c} + \bar{a}\bar{b}\bar{e} + a\bar{b}\bar{c} + \cancel{a\bar{b}\bar{c}} abc$$

$$= \cancel{a}(\bar{b}\bar{c} + b\bar{c}) + \bar{b}\bar{c}(\cancel{a} + \bar{a})$$

$$= \cancel{a}(\bar{b}\bar{c} + b\bar{c}) + \cancel{b}\bar{c}$$

ex-NOR

$$= \cancel{a}\bar{b}\bar{c} + bc + \bar{a}\bar{b}\bar{c}$$

$$= \cancel{c}(\bar{a}\bar{b} + b) + \bar{a}\bar{b}\bar{c}$$

$$= \cancel{c}(b + \bar{b})(\bar{a} + b) + \bar{a}\bar{b}\bar{e}$$

$$= c(\bar{a} + b) + \bar{a}\bar{b}\bar{c}$$

$\equiv$

$$= \bar{a}\bar{b}\bar{c} + a\bar{b}\bar{c} + \bar{a}\bar{b}\bar{c} + abc$$

$$= \bar{b}\bar{c}(\bar{a} + a) + b(\bar{a}\bar{c} + ac)$$

$$= \bar{b}\bar{c} + b(\bar{a}\bar{c} + ac)$$

$$= \bar{b}\bar{c} + \bar{a}\bar{b}\bar{c} + abc$$

$$= ac(\bar{b} + ba) + \bar{a}\bar{b}\bar{c}$$

$$= c(\bar{b} + b)(a + \bar{b}) + \bar{a}\bar{b}\bar{c}$$

$$= ca + \bar{b}c + \bar{a}\bar{b}\bar{c}$$

$$= \cancel{ca}$$

1.  $Y = \Sigma (2, 4, 6)$

2.  $Y = \pi (1, 3, 5)$

1. So,  $Y = \Sigma (2, 4, 6) = m_2 + m_4 + m_6$

$$\begin{aligned}
 &= \bar{A}B\bar{C} + A\bar{B}\bar{C} + AB\bar{C} \\
 &= (\bar{A}B + A\bar{B})\bar{C} + A\bar{B}\bar{C} = (\bar{A} + A)B\bar{C} + A\bar{B}\bar{C} \\
 &= (\bar{A}B + A\bar{B} + AB)\bar{C} = B\bar{C} + A\bar{B}\bar{C} \\
 &= \bar{C}(B + A\bar{B}) \\
 &= \bar{C}(B + A)(B + \bar{B}) \\
 &= \bar{C}(A + B) \text{ Any.}
 \end{aligned}$$

2. So,  $Y = \pi (1, 3, 5)$

$$\begin{aligned}
 &= M_1 + M_3 + M_5 \\
 &= A\bar{B}\bar{C} (A + B + \bar{C})(A + \bar{B} + \bar{C})(\bar{A} + B + \bar{C}) \\
 &= (AA + A\bar{B} + A\bar{C} + AB + B\bar{B} + B\bar{C} + \bar{C}A + \bar{C}\bar{B} + \bar{C}\bar{C}) \\
 &\quad (\bar{A} + B + \bar{C}) \\
 &= (A + A\bar{B} + A\bar{C} + AB + B\bar{C} + AC + BC)(\bar{A} + B + \bar{C}) \\
 &= (A + A\bar{C} + A\bar{B} + AB + B\bar{C} + \bar{C}\bar{C})(\bar{A} + B + \bar{C}) \\
 &= (A(1 + \bar{C}) + A(B + \bar{B}) + \bar{C}(B + \bar{B}))(\bar{A} + B + \bar{C}) \\
 &= (A + A + \bar{C})(\bar{A} + B + \bar{C}) \\
 &= (A + \bar{C})(\bar{A} + B + \bar{C}) \\
 &= A\bar{A} + AB + A\bar{C} + \bar{A}\bar{C} + BC + \bar{C}\bar{C} \\
 &= 0 + AB + A\bar{C} + \bar{A}\bar{C} + BC + \bar{C}\bar{C} \\
 &= AB + \bar{C} + BC \\
 &= AB + \bar{C}(1 + B)
 \end{aligned}$$

$\therefore Y = (A + \bar{C})(B + \bar{C}) \text{ Any.}$

⇒ Karnaugh Map (K-Map) :-

MESB

	$a \backslash b$	0	1
0	00	01	
1	10	11	
	2	3	

Q.  $y(a, b) = \leq (0, 1)$



	$a \backslash b$	0	1
0	0 = 00	1 = 01	
1	1 = 10	1 = 11	
	2 = 10	3 = 11	

$\bar{a}$  (Since we have not taken b as it is not common in both the cells.)

Here, in min. equ. grouping will be in SOP form:

Algebraically,

$$y(a, b) = \bar{a}\bar{b} + \bar{a}b$$

$$= \bar{a}(\bar{b} + b)$$

$$= \bar{a}(1) = \bar{a}$$


$$= 1 + \bar{a} = \bar{a} + 1 =$$

$$= (\bar{a} + 1)\bar{a} + \bar{a} =$$

→ Grouping can be formed only in the powers of  $2, 2^2, 2^3, \dots$ .

→ In K-map grouping of adjacent cells are done.

$\text{Q} \quad Y(a, b) = \Sigma (0, 1, 2)$



$$a + \bar{b} = (a, 0) \vee$$

So, by K-Map  
we have

$$Y(a, b) = \bar{a} + \bar{b}$$

and

Algebraically

$$Y(a, b) = \bar{a}\bar{b} + \bar{a}b + a\bar{b}$$

$$= \bar{a}(\bar{b} + b) + a\bar{b}$$

$$= \bar{a}(a + \bar{b}) + a\bar{b}$$

$$= \bar{b} + a\bar{b}$$

$$= (\bar{a} + \bar{b})(b + \bar{b})$$

$$= (\bar{a} + \bar{b}) \cdot \text{Any}$$

$$100=0 \quad 000=0$$

$$110=3 \quad 010=2$$

$$0=0 \quad 1=1$$

$$111=7 \quad 011=3$$

$$101=5 \quad 001=1$$

$$000=0 \quad 111=7$$

$$100=0 \quad 001=1$$

$$0=0 \quad 1=1$$

$$30$$

$\Rightarrow P_f$ ;

$a \rightarrow MBB$ .

	0	1
0	$0 = 00$	$2 = 10$
1	$1 = 01$	$3 = 11$

$\bar{a}$

Considering the above question,  
we have,

$$Y(a, b) = \bar{a} + \bar{b}$$

$\oplus$

Simplify  $Y = \Sigma(2, 4, 6)$

	0	1
0	$0 = 00$	$2 = 10$
1	$1 = 01$	$3 = 11$

$$\text{mof } ab \leftarrow c \quad (d = 0)(\bar{d} + d) = 0$$

	0	1
0	0	0
1	1	0
1	1	0

$a\bar{c}$

$$Y = a\bar{c} + b\bar{c}$$

$$= (a+b)\bar{c}$$

Q.  $Y = \pi(1, 3, 5)$

		$a\bar{c}$	$b\bar{c}$
		0	1
$a\bar{b}$	00	$0 = 000$	$1 = 001$
	01	$2 = 010$	$3 = 011$
$b$	11	$1$	$1$
	10	$6 = 010$	$7 = 111$
		$(a+c)$	$(b+c)$

So,

$$Y = (a+\bar{c})(b+\bar{c})$$

$$= ab + \bar{c}$$

Q.  $f(x, y, z) = \sum(0, 2, 3, 7)$

Q.  $f(x, y, z) = \sum(0, 2, 4, 5, 6)$ .

$$Y_{(1)} = C(SI - A)^{-1}B + D \quad \dot{x} = AX + BV \quad \dot{u} = CX + DU$$

Page No. / /  
Date: / /

Q.  $f(x, y, z) = \Sigma(0, 2, 3, 7)$ .

→

$\bar{x}\bar{y}$	$z$	0	1
00	0 = 000	1	0
01	2 = 010	3 = 011	7 = 111
11	6		
10	0	1	0
10	4	5	
00	0	0	

$\rightarrow \bar{x}\bar{y}$

$\bar{x}\bar{y}z \oplus yz$

$$f(x, y, z) = \bar{x}\bar{z} + \bar{x}y + yz \quad \text{Any}$$

$x$	$y$	$\bar{x}\bar{y}$	$\bar{x}\bar{z}$	$\bar{x}y$	$yz$	$\bar{y}z$
00	00	00	1	0	1	0
01	01	1	0	1	0	1
11	11	1	0	1	1	0
10	10	0	1	0	0	1

Essential prime implicants (EPI) → PI(0, 2); PI(3, 7); PI(2, 3). ← Prime Implicants

Q.  $f(x, y, z) = \Sigma(0, 2, 4, 5, 6)$

→  $f(x, y, z) = \bar{x}\bar{y} + y\bar{z} + \bar{y}\bar{z} \quad \text{Any}$

$x$	$y$	$\bar{x}\bar{y}$	$y\bar{z}$	$\bar{y}\bar{z}$
00	00	1	0	1
01	01	0	1	0
11	11	0	0	1
10	10	1	1	0

→ Prime Implicant :- Any single minterm or permitted group of minterms be called an implicant of an output function. A prime implicant is a group of minterms that cannot be combined with any other minterms or groups.

⇒ Essential Prime Implicant :-

An essential prime implicant is a prime implicant in which one or more minterms are unique, i.e., it contains atleast one minterm not contained in any other prime implicant.

Q)  $f(w, x, y, z) = \sum(0, 1, 4, 5, 9, 11, 13, 15)$

$w\bar{x}$	$y^2$	00	01	11	10	11
00	0=0000	1=0001	3=0011	2=0010		
01	(1)	(1)				
11	(1)	(1)				
10	1100 =12	1101 =13	1111 =15	1110 =14		
	8=1000	9=1001	11=1011	10=1010		

⇒ ~~Number of~~ Order of variables should ~~be~~ must be taken into consideration.

$$\begin{aligned}
 f(w, x, y, z) &= \bar{w}\bar{x}\bar{y} + \bar{w}\bar{y}\bar{z} + \bar{w}\bar{y}z + wxz \\
 &= \bar{w}\bar{x}\bar{y} + \bar{w}\bar{y}(\bar{z}+z) + wxz + \bar{w}\bar{y}z \\
 &= \bar{w}\bar{x}\bar{y} + \bar{w}\bar{y} + \cancel{w\bar{z}} wxz + \bar{w}\bar{y}z \\
 &= \bar{w}\bar{y}(\bar{x}+1) + wxz + \bar{w}\bar{y}z \\
 &= \bar{w}\bar{y} + wxz + \bar{w}\bar{y}z \\
 &= \bar{w}\bar{y}
 \end{aligned}$$

$$f(w, x, y, z) = \bar{w}\bar{y}$$

	$wx$	$\rightarrow GP_2(0, 1, 4, 5)$			
$yz$	00	00	01	11	10
00	1	1	0	0	
01	1	1	1	1	$\rightarrow PL(15, 9, 13)$
11	0	0	1	1	$= GP_2(9, 11, 13, 15)$
10	0	0	0	0	$=$

And =

Q.  $f(w, x, y, z) = \Sigma(0, 2, 5, 7, 8, 10, 13, 15)$

$wz$	00	01	11	10	
$yz$	0 = 0000	4 = 0100	9 = 1100	8 = 1000	$\Sigma P_2(0, 8, 10)$
00	1	0	0	1	
01	1	1	1	0	$\Sigma P_2(1, 3, 7, 13, 15)$
11	0	1	1	0	
10	2 = 0010	6 = 0110	12 = 1100	10 = 1010	$\Sigma P_2(2, 6, 12)$
	1	0	0	1	$\Sigma P_2(10)$

$$f(w, x, y, z) = xz + \bar{x}\bar{z}$$

$$= w \odot z \text{ AY}$$

Q.  $f(w, x, y, z) = \Sigma(1, 3, 4, 6, 9, 11, 13, 14)$

$wz$	00	01	11	10	
$yz$	0	4 = 0100	12 = 1100	8	
00	0	1	1	0	
01	1	0	0	1	$\Sigma P_2(1, 3, 7, 13, 15)$
11	1	0	0	1	
10	2	6 = 0110	14 = 1110	10	$\Sigma P_2(2, 6, 14)$
	0	1	1	0	$\Sigma P_2(10)$

$$f(w, x, y, z) = \bar{x}z + x\bar{z}$$

$$= w \oplus z \text{ AY}$$

Q.  $f(a, b, c, d) = \Sigma(1, 3, 4, 6, 9, 11, 12, 14)$ .

Q.  $f(A, B, C, D) = \pi(4, 5, 6, 7, 8, 12)$

$\begin{matrix} AB \\ CD \end{matrix}$

	00	01	11	10
0	4 = 0100	12 = 1100	8 = 1000	
1	5 = 0101	13 = 1101	9 = 1001	
01	1	0	1	1
11	3	7 = 0111	15	11
10	2	6 = 0110	14	10
	1	0	1	1

↓

$(A + \bar{B})$

$$f(A, B, C, D) = (A + \bar{B})(\bar{A} + C + D) \text{ AND}$$

⇒ Don't Care Terms :-

Q d (1, 2, 3, 9, 11, 14). For the previous ques.

↓  
denotes  
don't care  
terms.

→ For this ques., don't care terms cannot be combined.

$T_{DC} = (S P \bar{R} Q \bar{W})$   
 $L A = \oplus R =$

$$f(A, B, C, D) = (A + \bar{B})(\bar{A} + C + D)(\bar{B} + C)$$

		AB		CD			
		00	01	11	10	00	01
		00		0	0	0	0
		0	X	0	X	X	
		1	X	0		X	
		1	X	0	X		
		0	X	0			
		0	X	0			

If 13 is also considered as don't care condition then the group of 4 can be combined.

So

For this case:-

$$f(A, B, C, D) = (A + \bar{B})(\bar{A} + C)$$

→ If all the groups are combined and after that it will be grouped then it will be redundant.

→ If any one of the term is unique & not present in any group, then it is not considered as redundant.

Q)  $f(A, B, C, D)_{AB} = \pi(4, 5, 6, 7, 8, 12, 13, 9)$

		AB		CD			
		00	01	11	10	00	01
		00	0	0	0	0	0
		0	X	0	0	0	0
		1	X	0		X	
		1	X	0		X	
		0	X	0			
		0	X	0			

$$(A + \bar{B})$$

$$f(A, B, C, D) = (A + \bar{B})(\bar{A} + C). \text{Ans}$$

$$Ans \rightarrow \bar{D} + A\bar{C} + \bar{A}C$$

→ Don't cover term is not considered as unique term during forming groups in K-map.

Q.  $Y(A, B, C, D) = \sum(0, 1, 5, 9, 13, 14, 15)$   
~~+ d(3, 4, 7, 10, 11)~~

→

		CD \ AB	00	01	11	10
		00	$0 = 0000$	$4 = 0100$	$12 = 1100$	$8 = 1000$
		00	1	X		
$\oplus A\bar{C}$		00	$= 0001$	$5 = 0101$	$13 = 1101$	$9 = 1001$
01		01	1	1	1	1
$\oplus A\bar{C}$		01	$3 = 0011$	$7 = 0111$	$15 = 1111$	$11 = 1011$
$\oplus A\bar{C}$		11	X	X	1	X
$\oplus A\bar{C}$		11	$2 = 0010$	$6 = 0110$	$4 = 1110$	$10 = 1010$
$\oplus A\bar{C}$		10			1	X

~~$Y(A, B, C, D) = \bar{A}\bar{C} + A\bar{B}\bar{C} + \bar{A}B\bar{D}$~~

is based on - law of don't care condition


$$Y(A, B, C, D) = \bar{A}\bar{C} + D + AC$$

$$(A+B)(A+B') = A + B$$

$$(A+B)(B+C) = AB + AC + BC$$


$$(A+B)(B+C) = (A+B)(B+C) + (A+B)(A+C)$$

Q  $\gamma(A, B, C, D) = \Sigma(1, 3, 7, 11, 13) + \text{sd}(0, 2, 5, 8, 14)$




$\gamma(A, B, C, D) = \cancel{AD} + \cancel{ACD}$

$\gamma(A, B, C, D) = CD + A\bar{B}$



$$A = 1$$



→ Every ~~cell~~ shell in 1<sup>st</sup> K-map is adjacent to the corresponding shell in the 2<sup>nd</sup> K-map.

→ Every row and every column in the 1<sup>st</sup>-Kmap is adjacent to the corresponding rows and columns.

→ The leftmost column of the 1<sup>st</sup> K-map is not adjacent with the rightmost column of the second K-map.

→ The top row of the first K-map is not adjacent with the bottom row of the second K-map.

~~Q~~ f(A, B, C, D, E) = Σ (0, 2, 4, 6, 9, 11, 13, 15, 17, 21, 25, 27, 29, 31)

BC \ DE		A = 0			
00	01	11	10		
00	0	1	3	2	
01	4	5	7	6	
11	12	13	15	14	
10	8	9	11	10	

BC \ DE		A = 1			
00	01	11	10		
00	16	17	19	18	
01	20	21	23	22	
11	28	29	31	30	
10	24	25	27	26	

BC \ DE		A = 0				BC \ DE		A = 1			
00	01	11	10	00	01	11	10	00	01	11	10
00	0	1	3	2	1	00	16	17	19	18	
01	(1)	5	7	6	(1)	01	20	21	23	22	
11	12	13	15	14		11	28	29	31	30	
10	8	9	11	10		10	24	25	27	26	

~~ĀB̄E~~ 11      ~~B̄E~~      ~~ĀDE~~

$$f(A, B, C, D, E) = \bar{A}\bar{B}\bar{E} + A\bar{D}E + B\bar{E}$$

$$100 = (45 + 45) = 90 \text{ mAh}$$

Q.  $f(A, B, C, D, E) = \Sigma(0, 2, 5, 7, 13, 15, 18, 20, 21, 23, 28, 29, 31)$

A=0					A=1						
BE	DE	00	01	11	10	BE	DE	00	01	11	10
00	00	0	1	3	2	00	10	16	17	19	18
01	01	1	1	1	1	01	11	20	21	22	1
11	11	12	13	15	14	11	11	28	29	31	30
10	10	8	9	11	10	10	10	24	25	27	26

CE

$$f(A, B, C, D, E) = \overline{AB}\overline{C}\overline{E} + \overline{B}\overline{C}D\overline{E} + CE + A\overline{B}\overline{C}D\overline{E}$$

Q.  $f(A, B, C, D) = \Sigma(0, 2, 5, 7, 8, 10, 13, 15)$

AD					BD				
CD	00	01	11	10	CD	00	01	11	10
00	0	1	3	2	00	1	1	1	1
01	4	5	7	6	01	1	1	1	1
11	12	13	15	14	11	1	1	1	1
10	8	9	11	10	10	1	1	1	1

$$f(A, B, C, D) = (BD + \overline{BD}) = B \oplus D$$


Q.  $f(a, b, c, d) = \Sigma(0, 1, 4, 5, 9, 11, 13, 15)$

⇒ How to convert NAND-NAND / NOR-NOR implementation:-

→ NAND implementation.

Using De-Morgan's theorem


NAND = Bubbled OR







Procedure :-

1. Simplify the given logical expression and convert it in the SOP form.
2. Draw the AND - OR - NOT realization.
3. Then replace every AND gate by a NAND, every OR gate by a <sup>bubbled or</sup> ~~NAND~~ gate and NOT gate by a NAND inverter.
4. Finally draw the circuit using only NAND gates.

Q.  $Y = AB + CDE + F$ . Implement using only NAND gates.






→ NOR-NOR implementation :-

Using De-Morgan's theorem


NOR = Bubbled AND





→ Procedure :-

1. Simplify the given logical expression and convert into POS form.
2. Draw the AND-OR-NOT realization.
3. Replace every OR gate by NOR gate, every AND gate by a bubbled AND gate and every inverted by a NOR inverter.
4. Finally draw the final circuit using only NOR gates.

$$Q) f = (\bar{A} + B + C)(A + \bar{B})D.$$







1.  $\oplus$   $Y = A\bar{B}C + AB\bar{C} + \bar{A}BC.$

2.  $\oplus$   $f = \pi(0, 1, 2, 4, 6)$ . using NOR gates.

1.  $Y = A\bar{B}C + A\bar{B}E + \bar{A}BC$






2.  $F = \pi(0, 1, 2, 4, 6)$


$\rightarrow$

	A B C	00	01	
	00	0	4	$A + BC$
	01	1	0	
	11	3	7	
	10	2	6	
		0	0	

\*  $F = (A + B)C$



## MODULE - 3



### ALSO TRUTH TABLE FOR HALF SUBTRACTOR

2 Sol.


Truth Table

A	B	D	$B_0$
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

A	B	0	1	$\bar{AB}$
0	0	1		
1	1	0		

$A\bar{B}$

A	B	0	1	$\bar{AB}$
0	0	1		
1	0	0		



3. Sol,

A

B

Min C

S

C.

0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
0	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

<del>ABC</del>		<del>BC</del>		<del>CD</del>		<del>01</del>		<del>11</del>		<del>AB</del>	
		A	B	C	D	0	1	1	0	1	0
0	0	0	1	0	1	1	0	1	0	1	1
1	1	1	0	1	0	0	1	1	1	0	0



~~ABC~~      ~~BC~~      ~~CD~~      ~~01~~      ~~11~~      ~~AB~~

$$S = A\bar{B}\bar{C} + AB\bar{C} + \bar{A}B\bar{C} + \bar{A}\bar{B}C$$

$$= A\bar{B}\bar{C} + AB\bar{C} + \bar{A}B\bar{C} + \bar{A}\bar{B}C = \cancel{A}(\cancel{C} + \cancel{\bar{C}}) + \cancel{B}(\cancel{A} + \cancel{A})$$

$$= \cancel{A}(\cancel{C} + \cancel{\bar{C}}) + (\cancel{A}B + \cancel{A}\bar{B}) + C = \cancel{A} + (B + C)$$

$$C = AC + BC + AB$$



ALSO TRUTH TABLE FOR FULL SUBTRACTOR


	A	B	C	D	$B_0$
	0	0	0	0	0
	0	0	1	1	1
	0	1	0	1	0
	0	1	1	0	0
	1	0	0	1	0
	1	1	0	0	0
	1	1	1	1	1

A	$B \oplus C$			
	00	01	11	10
0	0	1	0	1
1	1	0	1	0

A	$\bar{B} \oplus C$				$\bar{A}C$
	00	01	11	10	
0	0	1	1	0	$\bar{A}B$
1	0	0	1	0	$\bar{B}C$

$$D = A \oplus (B \oplus C)$$

$$B_0 = \bar{A}C + \bar{A}B + BC.$$




$\Rightarrow$  Even Parity Generator :-

	Inputs			Output		
	X	Y	Z	P		
	0	0	0	0		
	0	0	1	1		
	0	1	0	1		
	0	1	1	0		
	1	0	0	1		
	1	0	1	0		
	1	1	0	0		
	1	1	1	1		

X	Y	Z	00	01	11	10	01	11	10	00	11	10	00	11	10
0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

$$P = \cancel{X \oplus Y \oplus Z} \times \oplus(Y \oplus Z)$$



⇒ Odd Parity Generators :-

Inputs			Output
X	Y	Z	P
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

X	Y	Z	00	01	11	10
0			1	0	1	0
1			0	1	0	1

$C = 1 \rightarrow \text{error}$


$C = 0 \rightarrow \text{no error}$

$\Rightarrow$  Even Parity Checker :-



Inputs				Output
X	Y	Z	P.	C
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

$$C = X \oplus Y \oplus Z \oplus P$$



XY	ZP	00	01	11	10	0	0	1
00	0	1	0	0	1	0	0	1
01	1	1	0	1	0	0	1	0
11	0	1	0	1	1	0	0	-
10	1	1	0	1	0	0	0	0



$\Rightarrow$  Encoder :-



D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	X	Y
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1




Inputs								Output		
D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	X	Y	Z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	0	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$X = D_4 + D_5 + D_6 + D_7$$

$$Y = D_2 + D_3 + D_6 + D_7$$

$$Z = D_1 + D_3 + D_7 + D_2 + D_5$$

Lesson 1 about sequential logic devices of INT ←  
D A B C





### ⇒ Full Adder -


Cin  
A —  $A_0$

B —  $B_0$


Cout  $S_0$




→ This is known as Binary Adder / Parallel Adder.



- ⇒ 2-bit Parallel Adder → 2 full adders are used.
- ⇒ For n-bit parallel adder we require n number of full adder.
- ⇒ If we show it all half-adder, then for n-bit parallel adder we require  $(n-1)$  number of full-adder.



→ Look-Ahead Carry Adder:-



One-full adder using two half-adders (for  $i^{\text{th}}$  order)

$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

$$S_i = P_i \oplus G_{i-1} = A_i \oplus B_i \oplus C_{i-1}$$

$$C_i = G_i + P_i C_{i-1}$$

Stage Expr for carry output

0

$$C_0 = G_{i_0} + P_0 C_{i-1}$$

1

$$C_1 = G_{i_1} + P_1 C_0$$


$$= G_{i_1} + P_1 (G_{i_0} + P_0 C_{i-1})$$

2

$$C_2 = G_{i_2} + P_2 C_1$$

3

$$C_3 = G_{i_3} + P_3 C_2$$



4-bit Parallel Adder with Look-ahead carry.

⇒ Rules for BCD Addition:

If a 4-bit sum is equal to or less than 9 it's a valid BCD number.

If a four bit sum is greater than 9, so if a carry out of the four bit group is generated it's an invalid result. Then add 6 to the four bit sum. If a carry results when 6 is added, simply add

the carry to the next 4-bit group.

Q

9  
+ 4

$$\rightarrow 1001 \rightarrow 1001$$

$$4 \rightarrow \underline{0100}$$

1101 ← invalid, as it is greater than ?.

$$+ 6 \quad \underline{0110}$$

$$\underline{\underline{0001 \quad 0011}}$$

↓      ↓  
1      3

$$= 13.$$

Q.

$$16 + 15$$

$$\rightarrow 16 \rightarrow \underline{0001 \quad 0110}.$$

$$15 \rightarrow \underline{0001 \quad 0101}$$

$$\underline{0010 \quad 1011}$$

$$\begin{array}{r} 0110 \\ 0011 \quad 0001 \\ \hline 3 \quad 1 \end{array}$$

$$= 31.$$

Inputs				Output	
$S_3$	$S_2$	$S_1$	$S_0$	$y$	
1	1	1	0	1	← Invalid <u>BCD</u>
0	0	0	0	0	
0	0	0	1	0	
0	0	1	0	0	
0	0	1	1	0	→ Valid
0	1	0	0	0	
0	1	0	1	0	
0	1	1	0	0	
0	1	1	1	0	
1	0	0	0	0	
1	0	0	1	1	← Invalid <u>BCD</u>
1	0	1	1	1	
1	1	0	0	1	
1	1	0	1	1	
1	1	1	1	1	

Q)  $67 + 53$ .

$$67 \rightarrow 0110 \quad 0111$$

$$53 \rightarrow 0101 \quad 0011$$

$$1011 \quad 1010$$

$$0110 \quad 0110$$


$$\begin{array}{r} 0001 \\ \hline 1 \end{array} \quad \begin{array}{r} 0010 \\ \hline 2 \end{array} \quad \begin{array}{r} 0000 \\ \hline 0 \end{array}$$

$$= 120.$$

for  $Y = S_3S_2 + S_3S_1$

$S_3S_2$	$S_3S_1$	00	01	11	10
DD		$0 = 0000$	$4 = 0100$	12	8
		$1 = 0001$	5	13	9
01		3	7	15	11
		11		1	1
10		2	6	14	10
				1	1


⇒ 4-Bit BCD Adder :-



→ Magnitude comparator.  
→ Priority encoder.

Page No.: / /  
Date: / /


⇒ Decoder :-



→ For decoder we use AND Gates.

→ For encoder we use OR Gates.

E/P's		O/P's			
X	Y	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



⇒ 3:8 Decoder :-


Inputs			Outputs							
X	Y	Z	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
0	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Q. 1. Design Half Adder using Decoder

Q. 2. Design Full Adder using Decoder

Q. 3. Construct a 4:16 Decoder using 3:8 decoder.

Q. 4. Construct 3:8 decoder using 2:4 decoder.




for Half Adder:-

$$S = \{1, 2\}$$

$$Z, C = \{3\}$$

using 8:3 encoder which will go in front stage

1. Sol →



Block Diagram of Half Adder  
2:4 using Decoder.

~~Step 1:-~~ Step 1:- Form table of circuit and K-map.

~~Step 2:-~~ Express in SOP form.


~~Step 3:-~~ Type of Decoder.

~~Step 4:-~~ The Block Diagram is shown.

2. Sol → For Full Adder:-



$$S = \Sigma(1, 2, 4, 7)$$

$$C = \Sigma(3, 5, 6, 7)$$



Block Diagram of Full Adder Using 3:8 Decoder

3. So,




4:16 decoder using 3:8 decoder.

Q. Design 1-bit magnitude comparator


Q. Design 2-bit magnitude comparator

Q. Design priority decoder.

## ⇒ Multiplexers (MUX)




⇒ 2:1 MUX :-




function table


S <sub>0</sub>	Y
0	I <sub>0</sub>
1	I <sub>1</sub>



$\Rightarrow 4:1 \text{ MUX} :-$


$S_1$	$S_0$	$Y$
0	0	$P_0$
0	1	$P_1$
1	0	$P_2$
1	1	$P_3$






Q. Implement the following Boolean function using a multiplexer.

1.  $f(A, B, C) = \Sigma(0, 2, 4, 6)$   
logic 1



2. Q.  $f(A, B, C) = \pi(0, 2, 4, 6)$


logic 0




Q. Implement a full-adder using a multiplexer.

$\rightarrow S = \Sigma(1, 2, 4, 5)$   
 $C = \Sigma(3, 5, 6, 7)$

logic 1



logic 1



1. Q Implement a full adder using a 4:1 multiplexer.  
 $(2^{n-1}:1 \text{ MUX})$



2. Q Implement a full subtractor using a 4:1 multiplexer.

1.  $\rightarrow$  Implementation Table:-

	$P_0$	$P_1$	$P_2$	$P_3$
$\bar{A}$	0	1	2	3
$A \leftarrow$	4	5	6	7
	A	$\bar{A}$	$\bar{A}$	A

$$S(A, B, C_{in}) = \Sigma(1, 2, 4, 7)$$

$$C(A, B, C_{in}) = \Sigma(3, 5, 6, 7)$$





Q. 2.80) Implementation: Table :-

	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{A}$	0	(1)	(2)	(3)
$A$	(4)	5	6	(7)


$$D(A, B, C) = (1, 2, 4, 7)$$

$$B(A, B, C) = (1, 2, 3, 7)$$



Q.  $f(A, B, C) = \pi(0, 1, 3, 5, 7)$ . Implement using  
4:1 MUX.


$\rightarrow$	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{A}$	0	1	2	3
A	4	5	6	7
	A	0	1	0



~~Ans~~ → The Don't care terms will also be treated as 1.

Q.  $f(A, B, C, D) = \Sigma(1, 3, 5, 10, 11, 13, 14) + d(0, 2)(8:1)$ .

$\rightarrow$	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$
$\bar{A}$	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15
	$\bar{A}$	$\bar{A}$	1	1	0	1	A	0




MUX TREE :-

Q. Obtain 8:1 MUX using two 4:1 MUX.  
→ truth table


S <sub>2</sub>	S <sub>1</sub>	0	Y
0	0	0	P <sub>0</sub>
0	0	1	P <sub>1</sub>
0	1	0	P <sub>2</sub>
0	1	1	P <sub>3</sub>
1	0	0	P <sub>4</sub>
1	0	1	P <sub>5</sub>
1	1	0	P <sub>6</sub>
1	1	1	P <sub>7</sub>






2. ① Implement 4:1 MUX using 2:1 MUX.
2. ② Implement 16:1 MUX using 4:1 MUX.
3. ③ Implement 32:1 MUX using 4:1 MUX.

Ques 1)




Select D/P <sub>3</sub>				O/P
S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y
0	0	0	0	D <sub>0</sub>
0	0	0	1	D <sub>1</sub>
0	0	1	0	D <sub>2</sub>
0	0	1	1	D <sub>3</sub>
0	1	0	0	D <sub>4</sub>
0	1	0	1	D <sub>5</sub>
0	1	1	0	D <sub>6</sub>
0	1	1	1	D <sub>7</sub>
1	0	0	0	D <sub>8</sub>
1	0	0	1	D <sub>9</sub>
1	0	1	0	D <sub>10</sub>
1	0	1	1	D <sub>11</sub>
1	1	0	0	D <sub>12</sub>
1	1	0	1	D <sub>13</sub>
1	1	1	0	D <sub>14</sub>
1	1	1	1	D <sub>15</sub>


$\oplus$  16:1 MUX using 8:1 MUX




Q) 4:1 MUX using 2:1 MUX  
→




$S_1$	$S_0$	$y$
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$




Q1 32:1 MUX using 4:1 MUX.





⇒ Demultiplexer (DEMUX) :-



① 1:4 DEMUX.



Q. 1:4 DEMUX using 1:2 DEMUX.






Q. Obtain 1:8 DEMUX using 1:4 DEMUX.

Q. Obtain 1:32 DEMUX using 1:8 DEMUX.

Q. Implement a full-subtractor using a 1:8 DEMUX.

Q. Implement a full-adder using DEMUX.

Q. Draw a 1:64 DEMUX tree using 1:16 DEMUX.




S <sub>0</sub>	S <sub>1</sub>	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
0	0	1	0	1	1
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Q. 16.8 DEMUX using 1:4 DEMUX.


Select lines		outputs			
$S_1$	$S_0$	$Y_1$	$Y_2$	$Y_3$	$Y_4$
0	0	$D_{in}$	0	0	0
0	1	0	$D_{in}$	0	0
1	0	0	0	$D_{in}$	0
1	1	0	0	0	$D_{in}$

### 1. DEMUX TREE



$S_2$	$S_1$	$S_0$	$Y_0$	$Y_1$	$Y_2$	$Y_3$	$Y_4$	$Y_5$	$Y_6$	$Y_7$
0	0	0	$D_{in}$	0	0	0	0	0	0	0
0	0	1	$D_{in}$	$D_{in}$	0	0	0	0	0	0
0	1	0	0	0	$D_{in}$	0	0	0	0	0
0	1	1	0	0	0	$D_{in}$	0	0	0	0
1	0	0	0	0	0	0	$D_{in}$	0	0	0
1	0	1	0	0	0	0	0	$D_{in}$	0	0
1	1	0	0	0	0	0	0	0	$D_{in}$	0
1	1	1	0	0	0	0	0	0	0	$D_{in}$

Q) Implement full-subtractor using 1:8 DEMUX.




$$D(A, B, C) = (1, 2, 4, 7)$$

$$B(A, B, C) = (2, 2, -3, 7)$$

→ Input variables are used as select lines.

- ALU (Arithmetic Logic Unit):-

Arithmetic operation (sum/diff)




1-bit ALU

0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	1
0	1	0	0	0	0	0	1	0
0	0	1	0	0	0	0	1	0
0	0	0	1	0	0	0	0	1
1	1	1	1	1	1	1	1	1
1	0	1	1	0	1	1	0	0
0	1	0	1	1	0	1	1	0
0	0	1	0	1	1	0	0	1

Carry in



operation



1-bit Adder/Subtractor.


## MODULE - 4

⇒ Sequential Circuits :-



cross coupled inverter as a memory element

⇒ Latch :- Basic storage element is called LATCH.




(set)



clock pulse

(reset)


Basic flip-flop circuit - with NAND gates




S-R Flip-flop (Asynchronous)

Truth table:-

S	R	$Q_{(t+1)}$
0	0	$Q_t$
0	1	0
1	0	1
1	1	?



⇒ Modification of SR Flip Flop



Data Flip-Flop (D FF)

→ It is the modification of SR flip-flop.


Truth Table

Current State		$D$	$Q_{t+1}$
0	0	0	0
1	1	1	1


⇒ Characteristic table :-

→ Here three inputs are taken.

→  $Q_t$  → Previous state output.




$Q_1$	S	R	$Q_{2+1}$ (Next state output)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	Indeterminate state
1	0	0	1
1	0	1	0
1	1	0	1
1	1	0	Indeterminate state



$$Q_{2+1} = S + Q_1 \bar{R}$$

characteristic eqn of SR flip-flop.



$Q_t$	D	$Q_{t+1}$
0	0	0
0	1	1
1	0	0
1	1	1


Characteristic table of D-flip-flop.

So,


$$Q_{t+1} = D$$

→ thus D flip-flop is used as register.

⇒ J-K Flip Flop:-



$$J \cdot K = 0 \cdot 1 = 0$$




Truth table:

J	K	$Q_{t+1}$
0	0	$Q_t$
0	1	0
1	0	1
1	1	$\bar{Q}_t$

Characteristic table:

$Q_t$     $J$     $K$     $Q_{t+1}$


0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
0	0	1	0
1	1	0	1
1	1	1	0




$$Q_{t+1} = \bar{J}Q_t + \bar{K}Q_t$$

toggle  $\rightarrow T$

Page No.: / /  
Date: / /



T-K Flip-Flop.



T flip-flop.

T	$Q_{t+1}$
0	$Q_t$
1	$\bar{Q}_t$

→ toggle


⇒ Characteristic table:-


$\bar{Q}_f$	T	$\bar{Q}_{f+1}$
0	0	0
0	1	1
1	0	1
1	1	0

$\alpha_f$	T	0	1
0	0	1	
0	1		
1	2	3	
1	1		

$\bar{Q}_f T$

$$\begin{aligned} Q_{f+1} &= \bar{Q}_f \bar{T} + \bar{Q}_f T \\ &= \bar{Q}_f \oplus T \end{aligned}$$






Page No.: / /  
Date: / /


Q) What is Race Around condition in JK Flip-Flop?

- ①  $t_p < \Delta t < T$   $\leftarrow$  Race around won't can be avoided
- ② Master-Slave JKFF.



Master-Slave JKFF.

→ In this master-slave flip-flop the inputs to the gates of master flip-flop gate 3 and 4 do not change during the clock-pulse. Therefore the race-around condition does not exist.



→ Excitation Table:-


Present State $Q_t$	Next state $Q_{t+1}$	S-R F/F $S_n \ R_n$	J-K F/F $J_n \ K_n$	T F/F $T_n$	D F/F $D_n$
0	0	0	X	0	X
0	1	1	0	1	X
1	0	0	1	X	1
1	1	X	0	X	0

ABCD


Q (A, B, C)

$S = \sum (1, 2, 4, 7)$  using ~~two-bit~~ 2:1 MUX.

	$\Sigma_0$	$\Sigma_1$	<del>ABCD BC</del>	00	01	11	10
$A\bar{B}$	0	1	A 0	1	1	1	0
$\bar{A}B$	2	3	B 0	1	1	1	0
$A\bar{B}$	4	5	C 0	1	1	1	0
$AB$	6	7	D 0	1	1	1	0




Q.  $F(A, B, C, D) = \sum m(1, 4, 5, 7, 9, 12, 13)$  using  
4:1 mux.




		AB	00	01	11	10	
		CD	00	1			$\bar{C}D = I_0$
		CD	01	1	1	1	$\bar{C} + D = I_1$
		CD	11	1	1		$\bar{C} = I_2$
		CD	10		1		$\bar{C}D = I_3$

$S_1$	$S_0$	Y
0	0	$I_0 = \bar{C}D$
0	1	$I_1 = \bar{C} + D$
1	0	$I_2 = \bar{C}D$
1	1	$I_3 = \bar{C}$

4. PIPD :-



⇒ Bidirectional Shift Registers :-



## Assignment Ques.


1. Write the application of shift registers.
2. Discuss how a shift register counter differs from a decade shift register.
3. Explain the operation of a Johnson counter and a Ring counter, and specify the sequence for any number of bits in both the Johnson counter and Ring counter.
4. Shift Register Applications.

### → Counters :-

→ Asynchronous counter.

→ Synchronous counter.

### 1. Asynchronous Counter Operation:-




2-bit Asynchronous counter.

Clock  
Pulse

Initially

	$Q_1$	$Q_2$
1	0	0
2	0	1
3	1	0
4	1	1


0  $\leftarrow$  recycles to the initial state.



$Q_0$

$Q_1$

Right (1)



3-bit Asynchronous  
counter.

Date: / /

$2^n \leftarrow$  max. no. of states  
where,  $n =$  no. of flip-flops

CK	$Q_3$	$Q_2$	$Q_1$	$Q_0$
Initial	0	0	0	0
1	0	0	0	1
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	0
6	1	1	0	0
7	1	1	1	0
8	0	0	0	0

← recycle to the initial state.

Now,

$$2^3 = 8 \text{ thus } n = 4$$


→ Asynchronous Decade Counter:- (10 states)  
(MOD 10 counter)

→ Add one flip-flop to 3-bit asynchronous counter.

CK	$Q_3$	$Q_2$	$Q_1$	$Q_0$
Initial	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	1	0
9	1	0	0	0
10	0	0	0	0

← recycle


HIGH (1)



Q Design a MOD 12 counter.

Q Design a MOD 6 asynchronous counter. Also draw timing diagram.

⇒ Synchronous counter:-



2-bit synchronous counter

CK      Q₁      Q₀

Initial

0      0

1      0      1

2      1      1      0


3      0      1      0      1

4      0      0      0      0

← recycles.

$\Rightarrow$  3-bit Synchronous Counter :-


	CK	$Q_2$	$Q_1$	$Q_0$
Initial		0	0	0
1		0	0	1
2		0	1	0
3		0	1	1
4		1	0	0
5		1	0	1
6		1	1	0
7		1	1	1
8		0	0	0 (recycle)



⇒ 4-Bit Synchronous Counter :-


CK       $Q_3$      $Q_2$      $Q_1$      $Q_0$

Initial	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1
16	0	0	0	0 (cycle)



## → Decade Synchronous Counter :-

	CK	$Q_3$	$Q_2$	$Q_1$	$Q_0$
Initially	1	0	0	0	0
1	0	0	0	1	
2	0	0	1	0	0
3	0	0	1	1	
4	0	0	1	0	0
5	0	0	1	0	1
6	0	1	0	1	0
7	0	1	0	1	1
8	0	1	0	0	0
9	0	1	0	0	1
10	0	0	0	0	(cycles)



$$J_0 = K_0 = 1$$

$$J_1 = K_1 = Q_0 \bar{Q}_3$$

$$J_2 = K_2 = Q_1 Q_2$$

$$J_3 = K_3 = Q_2 Q_1 Q_0 + Q_3 Q_0$$

~~Q1~~3. ~~Q2~~

Design up-down synchronous counter.

Design up-down asynchronous counter.

→ 3-bit up-down synchronous counter.


CK	UP	$Q_2$ , $Q_1$ , $Q_0$	Down
Initial.		0 0 0	
1		0 0 1	↑
2		0 1 0	
3		0 1 1	
4		1 0 0	
5		1 0 1	
6		1 1 0	
7	↗	1 1 1	↘

$$J_0 = K_0 = 1$$


$$J_1 = K_1 = Q_0 \cdot UP + \bar{Q}_0 \cdot DOWN$$

$$J_2 = K_2 = Q_0 Q_1 \cdot UP + \bar{Q}_0 \bar{Q}_1 \cdot DOWN$$

UP/DOWN



Q) Design a counter with the irregular binary count sequence as shown in the state diagram.



State Diagram.

→ It is represented in Binary form.

$$1 \rightarrow 2 \rightarrow 5 \rightarrow \#$$

→ Next State Table :- (Synchronous)

	Present State			Next State		
	$Q_2$	$Q_1$	$Q_0$	$Q_2$	$Q_1$	$Q_0$
	0	0	1	0	1	0
	0	1	0	1	0	1
	1	0	1	1	1	1
	1	1	1	0	0	1

→ It is obtained by state diagram.

Q Design using S-R flip-flop.

→ Excitation ~~decade~~ table :-

Output		Inputs.	
$Q_1$	$Q_{1+1}$	S	R
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

For  $S_0$

$Q_2 Q_1$	$Q_0$	
00	000	001
01	010	011
11	110	111
10	100	101

For  $K_0$

$Q_2 Q_1$	$Q_0$	
00	X	L
01	X	X
11		0
10		0

For  $S_1$

$Q_2 Q_1$	$Q_0$	$Q_1$	
00	Y	1	
01	X	X	$\bar{Q}_1 L$
11	X	0	
10	Y	1	

for  $K_1$

$Q_2 Q_1$	$Q_{20}$	1
00	X	
01	1 X	
11	X 1	
10	X X	

$Q_1$ , 1

For  $f_2$


$Q_2 Q_1$	$Q_0$	0	1
00	X	0	
01	1 X		
11	X X		
10	X X		

$\bar{Q}_0$

for  $K_2$


$Q_2 Q_1$	$Q_0$	0	1
00		X	
01	X X		
11	X 1		
10		0	

composite auto  
return after



100	1	0	1	0	0	1	0
1	0	1	0	1	1	1	1
0	0	1	1	1	1	0	1
0	0	0	1	0	1	0	1

Q. Develop a synchronous 3-bit up down counter with a gray code sequence. The counter should count UP and DOWN. When the control  $Y_P = 1$ , the counter should count the DOWN sequence, when the control  $Y_P = 0$ .



State diagram for 3-bit up-down gray code counter.

Present State	Next State		
	$Y=0$ (Down)		$Y=1$ (Up)
$Q_2 \ Q_1 \ Q_0$	$Q_2$	$Q_1$	$Q_0$
0 0 0	1 0 0	0 0 1	0 0 1
0 0 1	0 0 1	0 1 1	0 1 1
0 1 1	0 0 1	0 1 0	0 1 0
0 1 0	0 1 1	1 1 0	1 1 0
1 1 0	0 1 0	1 0 1	1 0 1
1 1 1	1 1 0	1 0 1	1 0 1
1 0 1	1 1 1	1 0 0	1 0 0
1 0 0	1 0 1	0 0 0	0 0 0


$\gamma = UP / DOWN$

$f_{\bar{Q}_2} f_2$

$\bar{Q}_2 \bar{Q}_1$	$\bar{Q}_0 Y$	00	01	11	10
00	0000	L	D	000	000
01	0100	010	010	010	010
11	1100	X	X	X	X
10	1000	X	X	X	X

$$\begin{aligned}
 f_2 &= \bar{Q}_2 \bar{Q}_1 \bar{Q}_0 \bar{Y} + \bar{Q}_2 \bar{Q}_1 Q_0 Y \\
 &= \bar{Q}_2 \bar{Q}_1 (\bar{Q}_0 \bar{Y} + Q_0 Y) \\
 &= \bar{Q}_2 \bar{Q}_1 (Q_0 \oplus Y)
 \end{aligned}$$

$$\begin{aligned}
 f_2 &= \bar{Q}_1 \bar{Q}_0 \bar{Y} + Q_1 Q_0 Y \\
 &= \bar{Q}_0 (\bar{Q}_1 \bar{Y} + Q_1 Y) \\
 &= \bar{Q}_0 (Q_1 \oplus Y)
 \end{aligned}$$



Present state	Next state		Output (Y)	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
a	d	b	0	1
b	e	d	0	0
c	e	b	0	1
d	c	e	0	1
e	e	a	0	1

→ Equivalent States :-


Two states are said to be equivalent if the output and the next state are same for each input only. Once the equivalent states are found, one of them may be eliminated without

altering the I/P and O/P relations.  
State Ready.

⇒ State Assignment:-

→ The no. of bits used to assign binary values to alphabets depends on no. of alphabets used. If the no. of alphabets is M, then ~~n-bits~~ n-bits are required to represent the alphabets in binary such that  $2^n \geq M$ .

→ The selection of n is as many as possible.



Draw next state! Then, equivalent state is replaced,

suppose

$$a \approx b$$

then  $b \rightarrow a$

if  $a$  and  $b$  are equivalent

$$e \rightarrow g$$

$g$  is replaced by  $e$

### Next state table

Present State	Next State			
	$x=0$	$x=1$	$x=0$	$x=1$
a	c	b	0	0
b	d	c	0	0
c	g	d	1	1
d	e	f	1	0
e	f	a	0	1
f	g	f	1	0
g	f	a	0	1

Present State	Next State			
	$x=0$	$x=1$	$x=0$	$x=1$
a	c	b	0	0
b	d	c	0	0
c	e	d	1	1
d	e	f	1	0
e	f	a	0	1
f	e	f	1	0

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
a	c	b	0	0
b	d	c	0	0
c	e	f	1	1
d	e	d	1	0
e	d	a	0	1

⇒ State Assignments -

Now,

No. of alphabets,  $M = 5$

Now,

we know

$$2^n \geq M$$


$$\Rightarrow 2^n \geq 5$$

So we can take  $n = 3$ .

Now,

No. of bits,  $n = 3$ .

Variable	Assigned value
a	0 0 0
b	0 0 1
c	0 1 0
d	0 1 1
e	1 0 0




→ Next state table

Present State	Next State		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	b	a	0	0
b	b	c	0	0
c	a	d	0	0
d	c	b	0	1
<b>Q<sub>0</sub></b>				

$$2^n \geq 4$$

then  
value of  $n=2$ .

	$Q_1$	$Q_{1+1}$	$T$	K
a	0 0	0 1	0	x
b	0 1	1 0	x	1
c	1 0	1 1	x	0
d	1 1			



$Q_1$	$Q_0 X$	00	01	11	10
0					
1					

Present State	Next State		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a 00	01	00	0	0
b 01	01	10	0	0
c 10	00	11	0	0
d 11	10	01	0	1


D.

Registers:-



	↑ 1	↑ 2	↑ 3	↑ 4
1. SISO				
2. SIPO	1			
3. PIPD	0			
4. PISD	0			

→ n bit Registers will have n number of flip-flop.

9. SISO.



3 bit shift register.



CK

CK	Q <sub>0</sub>	Q <sub>1</sub>	
	0	0	Initial
1	0	0	
2	1	0	
3	0	1	
4	0	0 (next)	

Q A combinational circuit is defined by me following function.

$$F_1(A, B, C) = \sum m(4, 5, 7)$$

$$F_2(A, B, C) = \sum m(3, 5, 7).$$

Implement this circuit with a PLA having 3 I/P, 3 product terms and 2 O/P terms.

$\rightarrow F_1(A, B, C) = A\bar{B}\bar{C} + A\bar{B}C + ABC$

$$F_2(A, B, C) = \bar{A}BC + A\bar{B}C + ABC$$

$$F_1(A, B, C) = A\bar{B}\bar{C} + A\bar{B}C + ABC$$

$$= A\bar{B} + ABC$$

$$= A(\bar{B} + BC)$$

$$= A(\bar{B} + B)(\bar{B} + C)$$

$$= A\bar{B} + AC.$$


$$F_2(A, B, C) = A\bar{B}C + A\bar{B}C + ABC$$


$$= BC + A\bar{B}C$$

$$= C(B + A\bar{B})$$

$$= C(B + A)(B + \bar{B})$$

$$= BC + AC$$





Block Diagram of a RAM

- Write → means data will store in the register.
- $n$  → denotes no. of bits in each word.
- $2^K$  → indicates no. of words - the RAM is having.

Q. Consider a memory with capacity  $1K \times 16$ . Find the no. of address lines. No. of bits in each word.

$$\begin{aligned}1 \text{ KB} &= 2^{10} \text{ Bytes.} \\1 \text{ MB} &= 2^{20} \text{ Bytes.} \\1 \text{ GB} &= 2^{30} \text{ Bytes.}\end{aligned}$$

$$1 \text{ TB} = 2^{40} \text{ Bytes.}$$

$$2^{10} \text{ Bytes}$$

1 Byte = 8 bits.

$$2^{10} \times 8 = 1024 \times 8 = 8192$$

Now,

$$2^{10} \rightarrow \text{memory}$$

no. of address lines,  $k = 10$

$$\begin{aligned} \text{No. of address lines} &= \log_2 (\text{memory space}) \\ &= \log_2 2^{10} \\ &= 10 \end{aligned}$$

$$\boxed{\log_a b = \frac{\log_{10} b}{\log_{10} a}}$$

$$\log_2 1K = \frac{\log_{10} 2^{10}}{\log_{10} 2}$$

Q  $16K \times 16$ .

Find no. of address lines.

$$\begin{aligned} \rightarrow \text{No. of address lines} &= \log_2 (2^4 \times 2^{10}) \\ &= \log_2 2^{14} \\ &= 14 \end{aligned}$$

Q word length expansion:-

$$65,536 \times 4 \rightarrow 65,536 \times 8$$

$$\begin{aligned} \rightarrow \text{No. of ROM chips required} &= \frac{65,536 \times 8}{65,536 \times 4} \\ &= 2 \end{aligned}$$

RAM and ROM both have same block diagram.


Construction:-

$$\frac{\log_{10} 65,536}{\log_{10} 2} = \frac{11.09}{0.69} = 16$$

20,

~~$2^{16} \times 16 \Rightarrow 65536$~~

$$16 \times 2^{16} \Rightarrow k \times 2^k$$



65,536x8 ROM from two 65,536x4 ROMs.

Word capacity expansion:-

To increase the capacity, the number of address lines is to be increased.

$\times$  = no. of address lines

Ques


Page No.: / /  
Date: / /

Q Use 1Mx8 to construct 2Mx8 RAMs.

→ No. of RAMs =  $\frac{2M \times 8}{1M \times 8}$   
chips required  
 $= 2.$

No. of address lines =  $\log_2 (2^{20})$   
 $= 20.$

No. of address lines =  $\log_2 (2 \times 2^{20})$   
 $= \log_2 (2^{21})$   
 $= 21.$




2Mx8 RAM  
using 1Mx8 RAMs.

Q Construct a  $32 \times 8$  RONI.

$$\rightarrow \text{No. of address lines} = \log_2 (2^5) \\ = 5$$

$$k \times 5^k \Rightarrow 5 \times 2^5$$



Internal construction of 32x8 ROM

$\times$  denotes 1

PROM

## ( Programmable ROM )