# UNIT-V: LOGIC GATES AND ITS APPLICATIONS

Logic Gates: Basic gates AND, OR, NOT, NAND, NOR, EX-OR, EX-NOR - Building of AND, OR and NOT Gate with diodes.

**Applications:** Half adder, Full adder, Half Subtractor, Full Subtractor and Binary parallel adder.


# **Logic Gates**

#### Seven types of gates

- NOT
- AND
- OR
- XOR
- XNOR
- NAND
- NOR


## **NOT Gate**

 A NOT gate accepts one input signal (0 or 1) and returns the opposite signal as output




## **AND Gate**

- An AND gate accepts two input signals
- If both are 1, the output is 1; otherwise, the output is 0




## **OR Gate**

- An OR gate accepts two input signals
- If both are 0, the output is 0; otherwise, the output is 1




## **NAND** Gate

- The NAND gate accepts two input signals
- If both are 1, the output is 0; otherwise, the output is 1




## **NOR Gate**

- The NOR gate accepts two input signals
- If both are 0, the output is 1; otherwise, the output is 0




## **XOR Gate**

- An XOR gate accepts two input signals
- If both are the same, the output is 0; otherwise, the output is 1



## **XNOR Gate**

- An XNOR gate accepts two input signals
- If both are the same, the output is 1; otherwise, the output is 0.




Y = 0	$A \oplus R$	) = (	(A B	$+\overline{A}.\overline{B})$
1 - (	ADD	, —	(A.D	$\top A.D$


Α	В	Υ
0	0	1
0	1	0
1	0	0
1	1	1

# Implementation of AND,OR and NOT logic using Diodes


#### AND gate:



# • OR gate:





# • NOT Gate:



# **Applications**

# • Half Adder:







### **Truth Table**

Inp	uts	Out	puts
Α	В	S	С
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = A'.B + A.B' = A \oplus B$$
$$C = A.B$$

#### Addition of Multi-bit Binary Numbers






- At every bit position (stage), we require to add 3 bits:
  - ☐ 1 bit for number A
  - ☐ 1 bit for number B
  - ☐ 1 carry bit coming from the previous stage

**WE NEED A FULL ADDER** 

#### Full Adder?

- A full adder has three inputs and two outputs:
  - Inputs: two input bits A and B, the the carry input
     C<sub>in</sub>.
  - Outputs: the sum S, and the carry output C<sub>out</sub>.



#### Full Adder

Inputs		Outputs		
Α	В	C <sub>in</sub>	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = A'.B'.C_{in} + A'.B.C_{in}' + A.B'.C_{in}' + A.B.C_{in}$$

$$= A \oplus B \oplus C_{in}$$


$$C_{out} = A'.B.C_{in} + A.B'.C_{in} + A.B.C_{in}' + A.B.C_{in}$$

$$= A.B + B.C_{in} + A.C_{in}$$

#### • SUM:

```
A'B'C_{in} + A'BC_{in}' + AB'C_{in}' + ABC_{in}
A'(B'C_{in} + BC_{in}') + A(B'C_{in}' + BC_{in})
A' (B \oplus C_{in}) + A (B \oplus C_{in})'
A \oplus B \oplus C_{in}
A'.B. C_{in} + A.B'. C_{in} + A.B. C_{in} + A.B. C_{in}
A'.B. C_{in} + A.B'. C_{in} + A.B.(C_{in}' + C_{in}) (C_{in}' + C_{in} = 1)
A'.B. C_{in} + A(B' C_{in} + B) (X+YZ=(X+Y)(X+Z))
A'.B. C_{in} + A((B'+B)(B'+C_{in})) = A'.B. C_{in} + A(B'+C_{in})
A'.B. C_{in} + AB' + AC_{in} = (A'.B+A) C_{in} + AB'
(A'+A)(B+A) C_{in} + AB' = (B+A) C_{in} + AB' = B. C_{in} + A.C_{in} + A.B'
```

# Full Adder





### Half Subtractor

- It produces the difference between the two binary bits
- output (Borrow) to indicate if a 1 has been borrowed.
- In the subtraction (A-B), A is called as
   Minuend bit and B is called as Subtrahend bit.

# Half Subtractor


Inp	Inputs		Outputs		
Α	В	Diff	Borrow		
0	0	0	0		
0	1	1	1		
1	0	1	0		
1	1	0	0		





# **Full Subtractor**

Inputs		Outputs		
A	В	B <sub>in</sub>	D	B <sub>out</sub>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



#### • Difference:

$$\Box \qquad A'B'C_{in} + A'BC_{in}' + AB'C_{in}' + ABC_{in}$$


$$\Box \qquad A'(B'C_{in} + BC_{in}') + A(B'C_{in}' + BC_{in})$$

$$\Box \qquad A'(B \oplus C_{in}) + A(B \oplus C_{in})'$$

$$\Box \qquad A \oplus B \oplus C_{in}$$

# • B<sub>out</sub>:

# Full subtractor



# • Binary parallel Adder:

