

## Computer Architecture

Faculty of Computer Science & Engineering - HCMUT

# Chapter 1 Computer Abstractions and Technology

Binh Tran-Thanh

thanhbinh@hcmut.edu.vn

## The Computer Revolution

- Progress in computer technology
  - Underpinned by Moore's Law
- Makes novel applications feasible
  - Computers in automobiles
  - Cell phones
  - Human genome project
  - World Wide Web
  - Search Engines
- Computers are pervasive



1-Sep-22


## History of Computer Development

- First generation 1945 1955
  - vacuum tubes, plug boards
- Second generation 1955 1965
  - transistors, batch systems
- Third generation 1965 1980
  - ICs and multiprogramming
- Fourth generation 1980 present
  - personal computers (Desk, Lap)
  - SuperComp.,
  - DataCenter, Clusters, etc.



I-Sep-22


#### The Moore's Law





1-Sep-22

## The History: at the very beginning





ENIAC, 1943, 30 tons, 200KW, ~1000 ops/sec Faculty of Computer Science and Engineering

## The History: Now

Typical 2021 laptop ~ 1kg, 10W, 10 billion ops/sec

















Classes of Computers









Source: internet

## Classes of Computers

- Personal computers
  - General purpose, variety of software
  - Subject to cost/performance trade-off

- Embedded computers
  - Hidden as components of systems
  - Stringent power/performance/cost constraints




## Classes of Computers

- Server computers
  - Network based
  - High capacity, performance, reliability
  - Range from small servers to building sized
- Supercomputers
  - High end scientific and engineering calculations
  - Highest capability but represent a small fraction of the overall computer market



#### The PostPC Era has arrived

Your next computer is not a computer (apple)



#### The PostPC Era

- Cloud computing
  - Warehouse Scale Computers (WSC)
  - Software as a Service (SaaS)
  - Portion of software run on a PMD and a portion run in the Cloud
  - Amazon and Google
- Personal Mobile Device (PMD)
  - Battery operated
  - Connects to the Internet
  - Hundreds of dollars
  - Smart phones, tablets, electronic glasses




## Understanding Performance

- Algorithm
  - Determines number of operations executed
- Programming language, compiler, architecture
  - Determine number of machine instructions executed per operation
- Processor and memory system
  - Determine how fast instructions are executed
- I/O system (including OS)
  - Determines how fast I/O operations are executed



## Below Your Program



- Application software
  - Written in high-level language
- System software
  - Compiler: translates HLL code to machine code
  - Operating System: service code
    - Handling input/output
    - Managing memory and storage
    - Scheduling tasks & sharing resources
- Hardware
  - Processor, memory, I/O controllers



## Levels of Program Code

- High-level language
  - Level of abstraction closer to problem domain
  - Provides for productivity and portability
- Assembly language
  - Textual representation of instructions
- Hardware representation
  - Binary digits (bits)
  - Encoded instructions and data
- Which layer represents for program.exe/.asm/.c?


```
swap(int v[], int k){
               int temp;
               temp = v[k];
               v[k] = v[k+1];
               v[k+1] = temp;
High-level
 Language
                     Compiler
 program
  (in C)
                            $5, 4
          swap: multi $2,
                add
                            $4, $2
                       $15, 0($2)
  Assembly
                       $16, 4($2)
  Language
                       $16, 0($2)
   Program
                       $15, 4($2)
                SW
 (for MIPS)
                       $31
                jr
                    Assembler
```


Binary Machine Language (for MIPS)



1-Sep-22

# Components of a Computer





- Same components for all kinds of computer
  - Desktop, server, embedded
- Input/output includes
  - User-interface devices
    - Display, keyboard, mouse
  - Storage devices
    - Hard disk, CD/DVD, flash
  - Network adapters
    - For communicating with other computers

## Inside the Processor (CPU)

- Datapath: performs operations on data
- Control: sequences Datapath, memory, ...
- Cache memory
  - Small fast SRAM memory for immediate access to data



## Eight Great Ideas

- Design for Moore's Law
- Use abstraction to simplify design
- Make the common case fast
- Performance via parallelism
- Performance via pipelining
- Performance via prediction
- Hierarchy of memories
- Dependability via redundancy









COMMON CASE FAST










# Opening the Box






1-Sep-22

## Through the Looking Glass

- LCD screen: picture elements (pixels)
  - Mirrors content of frame buffer memory





#### Touchscreen


- PostPC device
- Supersedes keyboard and mouse
- Resistive and Capacitive types
  - Most tablets, smart phones use capacitive
  - Capacitive allows multiple touches simultaneously



1-Sep-22

### Inside the Processor

Apple A14





#### **Abstractions**

- Abstraction helps us deal with complexity
  - Hide lower-level detail
- Instruction set architecture (ISA)
  - The hardware/software interface
- Application binary interface
  - The ISA plus system software interface
- Implementation
  - The details underlying and interface



#### A Safe Place for Data

- Volatile main memory
  - Loses instructions and data when power off
- Non-volatile secondary memory
  - SSD, Magnetic disk
  - Flash memory
  - Optical disk (CDROM, DVD)





I-Sep-22

#### Networks

- Communication, resource sharing, nonlocal access
- Local area network (LAN): Ethernet
- Wide area network (WAN): the Internet
- Wireless network: WiFi, Bluetooth





## Technology Trends

- Electronics technology continues to evolve
  - Increased capacity and performance
  - Reduced cost

Year	Technology	Relative performance/cost
1951	Vacuum tube	1
1965	Transistor	35
1975	Integrated circuit (IC)	900
1995	Very large scale IC (VLSI)	2,400,000
2013	Ultra large scale IC	250,000,000,000




## Semiconductor Technology

- Silicon: semiconductor
- Add materials to transform properties:
  - Conductors
  - Insulators
  - Switch



## Manufacturing ICs

Yield: proportion of working dies per wafer






#### Intel Core i7 Wafer

300mm wafer, 280 chips, 32nm technology

Each chip is 20.7 x 10.5 mm





## Integrated Circuit Cost

- Nonlinear relation to area and defect rate
  - Wafer cost and area are fixed
  - Defect rate determined by manufacturing process
  - Die area determined by architecture and circuit design

Cost per die = 
$$\frac{\text{Cost per wafer}}{\text{Dies per wafer} \times \text{Yield}}$$


Dies per wafer  $\approx \text{Wafer area/Die area}$ 


Yield =  $\frac{1}{(1+(\text{Defects per area} \times \text{Die area/2}))^2}$ 





## Defining Performance

Which airplane has the best performance?











1-Sep-22

## Response Time and Throughput

- Response time
  - How long it takes to do a task
- Throughput
  - Total work done per unit time
    - e.g., tasks/transactions/... per hour
- How are response time and throughput affected by
  - Replacing the processor with a faster version?
  - Adding more processors?
- We'll focus on response time for now...



#### Relative Performance

- Define: Performance = 1/Execution Time
- "X is n time faster than Y"

```
Performance<sub>x</sub>/Performance<sub>y</sub>
```

- = Execution time $_{Y}$ /Execution time $_{X} = n$
- Example: time taken to run a program
  - 10s on A, 15s on B
  - Execution TimeB / Execution TimeA= 15s / 10s = 1.5
  - So, A is 1.5 times faster than B



## Measuring Execution Time


- Elapsed time
  - Total response time, including all aspects
    - Processing, I/O, OS overhead, idle time
  - Determines system performance
- CPU time
  - Time spent processing a given job
    - Discounts I/O time, other jobs' shares
  - Comprises user CPU time and system CPU time
  - Different programs are affected differently by CPU and system performance



## CPU Clocking

Operation of digital hardware governed by a constant-

rate clock



- Clock period: duration of a clock cycle
  - e.g.,  $250ps = 0.25ns = 250 \times 10^{-12}s$
- Clock frequency (rate): cycles per second
  - e.g.,  $4.0GHz = 4000MHz = 4.0 \times 10^9Hz$



1-Sep-22

35

#### **CPU Time**

- Performance improved by
  - Reducing number of clock cycles
  - Increasing clock rate
  - Hardware designer must often trade off clock rate against cycle count

```
CPU Time = CPU Clock Cycles × Clock Cycle Time

= CPU Clock Cycles

Clock Rate
```



## **CPU Time Example**

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
  - Aim for 6s CPU time
  - Can do faster clock, but causes 1.2 × clock cycles
- How fast must Computer B clock be?

$$Clock Rate_{B} = \frac{Clock Cycles_{B}}{CPU Time_{B}} = \frac{1.2 \times Clock Cycles_{A}}{6s}$$

$$Clock\ Cycles_A = CPU\ Time_A \times Clock\ Rate_A$$

$$= 10s \times 2GHz = 20 \times 10^9$$

Clock Rate<sub>B</sub> = 
$$\frac{1.2 \times 20 \times 10^9}{6s} = \frac{24 \times 10^9}{6s} = 4GHz$$



#### Instruction Count and CPI

- Instruction Count for a program
  - Determined by program, ISA and compiler
- Average cycles per instruction
  - Determined by CPU hardware
  - If different instructions have different CPI
    - Average CPI affected by instruction mix

```
Clock Cycles = Instruction Count × Cycles per Instruction
```

 $CPUTime = Instruction \ Count \times CPI \times Clock \ Cycle \ Time$ 

\_ Instruction Count × CPI

Clock Rate



## CPI Example

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

$$CPUTime_{A} = Instruction Count \times CPI_{A} \times Cycle Time_{A}$$

$$= I \times 2.0 \times 250 ps = I \times 500 ps$$

$$CPUTime_{B} = Instruction Count \times CPI_{B} \times Cycle Time_{B}$$

$$= I \times 1.2 \times 500 ps = I \times 600 ps$$

$$\frac{CPUTime_{B}}{CPUTime_{A}} = \frac{I \times 600 ps}{I \times 500 ps} = 1.2$$
...by this much



#### **CPI in More Detail**

 If different instruction classes take different numbers of cycles

Clock Cycles = 
$$\sum_{i=1}^{n}$$
 (CPI<sub>i</sub> ×Instruction Count<sub>i</sub>)

Weighted average CPI

$$CPI = \frac{Clock Cycles}{Instruction Count} = \sum_{i=1}^{n} \left( CPI_{i} \times \frac{Instruction Count_{i}}{Instruction Count} \right)$$

Relative frequency



## CPI Example

 Alternative compiled code sequences using instructions in classes A, B, C

Class	А	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

- Sequence 1: IC = 5
  - Clock Cycles= 2×1 + 1×2 + 2×3= 10
  - Avg. CPI = 10/5 = 2.0

- Sequence 2: IC = 6
  - Clock Cycles= 4×1 + 1×2 + 1×3= 9
  - Avg. CPI = 9/6 = 1.5

## Performance Summary

- Performance depends on
  - Algorithm: affects IC, possibly CPI
  - Programming language: affects IC, CPI
  - Compiler: affects IC, CPI
  - Instruction set architecture: affects IC, CPI, Tc


$$CPU Time = \frac{Instructions}{Program} \times \frac{Clock \ cycles}{Instruction} \times \frac{Seconds}{Clock \ cycle}$$



#### Power Trends

In CMOS IC technology

**x**30



Power = Capacitive load × Voltage <sup>2</sup> × Frequency



 $5V \rightarrow 1V$ 

×1000


## Multiprocessors

- Multicore microprocessors
  - More than one processor per chip
- Requires explicitly parallel programming
  - Compare with instruction level parallelism
    - Hardware executes multiple instructions at once
    - Hidden from the programmer
  - Hard to do
    - Programming for performance
    - Load balancing
    - Optimizing communication and synchronization



#### SPEC CPU Benchmark

- Programs used to measure performance
  - Supposedly typical of actual workload
- Standard Performance Evaluation Corp (SPEC)
  - Develops benchmarks for CPU, I/O, Web, ...
- SPEC CPU2006
  - Elapsed time to execute a selection of programs
    - Negligible I/O, so focuses on CPU performance
  - Normalize relative to reference machine
  - Summarize as geometric mean of performance ratios
    - CINT2006 (integer) and CFP2006 (floating-point)





#### **SPEC Power Benchmark**

- Power consumption of server at different workload levels
  - Performance: ssj\_ops/sec
  - Power: Watts (Joules/sec)

Overall ssj\_ops per Watt = 
$$\left(\sum_{i=0}^{10} ssj_ops_i\right) / \left(\sum_{i=0}^{10} power_i\right)$$



#### Pitfall: Amdahl's Law

 Improving an aspect of a computer and expecting a proportional improvement in overall performance

$$T_{\text{improved}} = \frac{T_{\text{affected}}}{\text{improvement factor}} + T_{\text{unaffected}}$$

- Example: multiply accounts for 80s/100s
  - How much improvement in multiply performance to get 5× overall?

$$20 = \frac{80}{n} + 20$$
 • Can't be done!

Corollary: make the common case fast



#### Pitfall: MIPS as a Performance Metric

- MIPS: Millions of Instructions Per Second
  - Doesn't account for
    - Differences in ISAs between computers
    - Differences in complexity between instructions

$$MIPS = \frac{Instruction count}{Execution time \times 10^{6}}$$

$$= \frac{Instruction count}{\frac{Instruction count \times CPI}{Clock rate}} = \frac{Clock rate}{CPI \times 10^{6}}$$

CPI varies between programs on a given CPU



## Reducing Power

- Suppose a new CPU has
  - 85% of capacitive load of old CPU
  - 15% voltage and 15% frequency reduction

$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}} \times 0.85 \times (V_{\text{old}} \times 0.85)^2 \times F_{\text{old}} \times 0.85}{C_{\text{old}} \times V_{\text{old}}^2 \times F_{\text{old}}} = 0.85^4 = 0.52$$

- The power wall
  - We can't reduce voltage further
  - We can't remove more heat
- How else can we improve performance?



## Concluding Remarks

- Cost/performance is improving
  - Due to underlying technology development
- Hierarchical layers of abstraction
  - In both hardware and software
- Instruction set architecture
  - The hardware/software interface
- Execution time: the best performance measure
- Power is a limiting factor
  - Use parallelism to improve performance



### Exercise

Given a program X in detail as below.

	Instruction class	Α	В	C	D
	CPI	2	4	3	2.5
-	# instruction	1000	2000	3000	4000

- What is CPU time of X where it is run at 2Ghz?
- Improving performance by reducing #instruction of B by a half. What is the speed up?
- To improve performance by changing only 1 class of instruction. What is the limitation of speed up?



#### Exercise

Given a program X in detail as below.

	Instruction class	Α	В	C	D
	CPI	2	4	3	2.5
-	# instruction	1000	2000	3000	4000

- What is CPU time of X where it is run at 2Ghz? (14.5 µsec)
- Improving performance by reducing #instruction of B by a half. What is the speed up? (1.16)
- To improve performance by changing only 1 class of instruction. What is the limitation of speed up? (1.53)



# Question?