Test Signal Generator

VLSI-Design Module - Presentation

L Hillinger, D Cunningham, R Dillon

SS2021

Overview

- General Description
- Serial Communication
- Test Components
 - PWM Generator
 - Noise Generator
 - Pattern Generator

Features

- Serially configurable
- Single pulse with variable duty cycle and frequency (PWM)
- Digital noise based on pseudo random binary sequences of different length
- Configurable data sequences at selectable speed (pattern generator)
- Internal/External triggering of generators
- External Time Base for selectable base frequency

Component




Figure 1: TSG Component

Component Breakup




Figure 2: Breakup Drawing of TSG

Register File

	Bi	t7							0
Address	Name	7	6	5	4	3	2	1	0
0×00									
0×01	system control								х
0x02									
0x03									
0x04	pwm pulse width	Х	Х	Х	Х	х	х	х	Х
0×05	pwm period	Х	Х	х	Х	х	х	х	Х
0x06	pwm control							х	Х
0×07									
0x08	noise prbsg length	Х	Х	Х	Х	х	х	х	Х
0x09	noise period	Х	Х	Х	Х	Х	Х	Х	Х
0×0A									
0x0B	noise control							Х	Х
0×0C	pattern length	Х	Х	Х	Х	Х	Х	Х	Х
0×0D									
0x0E	pattern period	Х	Х	Х	Х	Х	Х	Х	Х
0×0F	pattern control						Х	Х	х

Serial Communication




Figure 3: UART [1]

PWM Generator



Figure 4: PWM with Duty Cycle 50%

Noise Generator




Figure 5: 4bit LFSR [2]

```
noise prbsg length

Bit 7 6 5 4 3 2 1 0 Meaning

0 0 0 4-bit
0 0 1 7-bit 8B/10B-encoded pattern
0 1 0 15-bit ITU-T 0.150
0 1 1 17-bit 0IF-CEI-P-02.0
1 0 0 20-bit ITU-T 0.150
1 0 1 23-bit ITU-T 0.150
```

Noise Generator




Figure 6: Noise Signal/EOC of 4bit LFSR

Pattern Generator




Figure 7: Pattern Generator Signals

```
pattern control

Bit 1 0 Meaning

0 0 stop
0 1 single burst
1 0 continous run
1 1 load data
```

Questions

Thank you for your attention!

Sources

1: Source - UART Drawing

2: Source - LFSR Drawing