

Motivation

- System model can help SoC design analysis, and validation
- Inferring execution model from SoC communication traces is challenging because:
 - Prevalent concurrency in the traces
 - Lack of observability
 - False dependency due to parallelism




Fig. 1: A simple SoC with two cores and other peripherals

Message types

- (cpu0:cache:rd_req)
- (cache:cpu0:rd_resp)
- (cpu1:cache:rd_req)
- (cache:cpu1:rd_resp)
- (cache:mem:rd_req)
- (mem:cache:rd_resp)

Example flows




Fig. 2: CPU downstream read flows(up), and a sample execution trace (below)

{(1, 3), 1, 2, 5, 1, 5, 6, 2, 4, 6, 2}





Fig. 3: Model synthesis goal

Method

1. Building Causality Graph



2. Solving Constraints

For each node n and outgoing edge $n \rightarrow n'$

$$Sup(n) = \sum c(n \rightarrow n') \\ \text{all } n \rightarrow n'$$

For each node n' and outgoing edge $n \rightarrow n'$

$$Sup(n) = \sum c(n \rightarrow n') \\ \text{all } n \rightarrow n'$$

For each edge $n \rightarrow n'$

$$0 \leq c(n \rightarrow n') \leq Sup(n)$$

3. Deriving Model




Fig. 4: Solutions suggested by Z3[2]




Fig. 5: Reduced model (FSA)

Experiments & Results

Traces	#Messages	Length	#States	Runtime(s)
Small	22	480	31	84
		920	31	78
		1840	31	70
		2180	92	75
Large	80	4380	87	72
		8720	100	82

Table. 1: Models from synthetic traces



Fig. 6: Simulation trace generation on GEM5

