DAC YF

Message types

(mem:cache:rd_resp)

Model Synthesis for Communication Traces of Systems Designs

Md Rubel Ahmed, Hao Zheng, University of South Florida



Motivation

- System model can help SoC design analysis, and validation
- Inferring execution model from SoC communication traces is challenging because:
 - · Prevalent concurrency in the traces
 - Lack of observability
 - False dependency due to parallelism




Fig. 1: A simple SoC with two cores and other peripherals

Example flows

(cpu0:cache:rd reg) (cache:cpu0:rd resp) (cpu1:cache:rd_reg) (cache:cpu1:rd_resp) (cache:mem:rd reg)


Fig. 2: CPU downstream read flows(up), and a sample execution trace (below) ({1, 3}, 1, 2, 5, 1, 5, 6, 2, 4, 6, 2)



Fig. 3: Model synthesis goal

Method

1. Building Causality Graph



2. Solving Constraints

For each node n and outgoing edge $n \rightarrow n'$

$$Sup(n) = \sum_{all \ n \rightarrow n'} c(n \rightarrow n')$$


For each node n' and outgoing edge $n \rightarrow n'$

$$Sup(n) = \sum_{all \ n \to n'} c(n \to n')$$

For each edge $n \rightarrow n'$

$$0 \le c(n \to n') \le Sup(n)$$

Deriving Model



Experiments & Results

Iraces	#wessages	Length	#States	Runtime(s)
		460	31	84
Small	22	920	31	78
		1840	31	70
Large	80	2180	92	75
		4380	87	72
		8720	100	62

Table. 1: Models from synthetic traces



Fig. 6: Simulation trace generation on GEM5



Fig. 7: Message flow specification in GEM5 documentation [1]



Fig. 8: Two flows from the synthesized models

Future Directions

Pattern reduction Incorporate user's insight to guide the search