

## **Práctica 5-Sumador CSLA**

El modelo VHDL del bloque mencionado en el enunciado de la sesión es:

ENTITY CSL IS

    GENERIC (k: INTEGER:=4);

    PORT(x\_in, y\_in: IN BIT\_VECTOR(k-1 downto 0); c\_in: IN BIT; sal: OUT  
    BIT\_VECTOR(k-1 downto 0); c\_out: OUT BIT);  
END ENTITY;

ARCHITECTURE estructural OF CSL IS

    COMPONENT RCA

        GENERIC (c: INTEGER:=4);

        PORT(x\_in, y\_in: IN BIT\_VECTOR(c-1 downto 0); c\_in: IN BIT; sal: OUT  
    BIT\_VECTOR(c-1 downto 0); c\_out: OUT BIT);

    END COMPONENT;

    COMPONENT mux21

        PORT (e1, e2, control: IN BIT; s: OUT BIT);

    END COMPONENT;

    COMPONENT and2

        GENERIC (retardo: TIME:= 1 ns);

        PORT (e1, e2: IN BIT; sal: OUT BIT);

    END COMPONENT;

    COMPONENT or2

        GENERIC (retardo: TIME:= 1 ns);

        PORT (e1, e2: IN BIT; sal: OUT BIT);

    END COMPONENT;

SIGNAL RCA\_0, RCA\_1: BIT\_VECTOR(k-1 DOWNT0 0);

SIGNAL RCA\_0\_Cout, RCA\_1\_Cout, Cin\_and\_Cout: BIT;

BEGIN

    RCA\_carry\_0: RCA PORT MAP(x\_in, y\_in, '0', RCA\_0, RCA\_0\_Cout);

    RCA\_carry\_1: RCA PORT MAP(x\_in, y\_in, '1', RCA\_1, RCA\_1\_Cout);

    G: FOR i IN 0 TO k-1 GENERATE

        multiplexor: mux21 PORT MAP(RCA\_0(i), RCA\_1(i), c\_in, sal(i));

    END GENERATE G;

    Cout\_and: and2 PORT MAP (c\_in, RCA\_1\_Cout, Cin\_and\_Cout);

    Cout\_or: or2 PORT MAP (RCA\_0\_Cout, Cin\_and\_Cout, c\_out);

END estructural;

El modelo VHDL del selector de acarreo (CSLA) es:

```
ENTITY CSLA IS
    GENERIC (n: INTEGER:=16);
    PORT(x_in, y_in: IN BIT_VECTOR(n-1 downto 0); c_in: IN BIT; sal: OUT
    BIT_VECTOR(n-1 downto 0); c_out: OUT BIT);
END ENTITY;

ARCHITECTURE estructural OF CSLA IS

    COMPONENT CSL
        GENERIC (k: INTEGER:=4);
        PORT(x_in, y_in: IN BIT_VECTOR(k-1 downto 0); c_in: IN BIT; sal: OUT
        BIT_VECTOR(k-1 downto 0); c_out: OUT BIT);
    END COMPONENT;
    SIGNAL Cout_aux: BIT_VECTOR(3 DOWNT0 0);
    CONSTANT k: INTEGER:=4;
    BEGIN

        G: FOR i IN 0 TO (n/4)-1 GENERATE
            lsb: IF i = 0 GENERATE
                primero: CSL PORT MAP(x_in((i+1)*k-1 DOWNT0 i*k), y_in((i+1)*k-1
                DOWNT0 i*k), c_in, sal((i+1)*k-1 DOWNT0 i*k), Cout_aux(i));
            END GENERATE lsb;

            siguientes: IF i > 0 AND i < (n/4)-1 GENERATE
                intermedios: CSL PORT MAP(x_in((i+1)*k-1 DOWNT0 i*k), y_in((i+1)*k-
                1 DOWNT0 i*k), Cout_aux(i-1), sal((i+1)*k-1 DOWNT0 i*k), Cout_aux(i));
            END GENERATE siguientes;

            msb: IF i = (n/4)-1 GENERATE
                ultimos: CSL PORT MAP(x_in((i+1)*k-1 DOWNT0 (i*k)), y_in((i+1)*k-1
                DOWNT0 i*k), Cout_aux(i-1), sal((i+1)*k-1 DOWNT0 i*k), c_out);
            END GENERATE msb;
        END GENERATE G;

    END estructural;
```

El test-bench utilizado es:

```
ENTITY tb_CSLA IS
END tb_CSLA;

ARCHITECTURE estructural OF tb_CSLA IS
```

```

COMPONENT CSLA
    GENERIC (n: INTEGER:=4; k: INTEGER:=2);
    PORT(x_in, y_in: IN BIT_VECTOR(n-1 downto 0);
        c_in: IN BIT;
        sal: OUT BIT_VECTOR(n-1 downto 0);
        c_out: OUT BIT);
END COMPONENT;

FOR componente: CSLA USE ENTITY WORK.CSLA(estructural);

CONSTANT TAMANO_PALABRA: INTEGER := 4;
CONSTANT TAMANO_PALABRA_RCA: INTEGER := 2;

SIGNAL A, B, R: BIT_VECTOR(TAMANO_PALABRA-1 downto 0);
SIGNAL cin, cout, marca: BIT;

```

```

BEGIN

```

```

    componente: CSLA GENERIC MAP (TAMANO_PALABRA) PORT MAP (A, B, Cin, R,
Cout);

```

```

    PROCESS

```

```

        VARIABLE valor, limite, cuenta_carry, sol: INTEGER;
        BEGIN

```

```

            limite:= 2**TAMANO_PALABRA-1;

```

```

            FOR i IN 0 TO limite LOOP
                valor:=i;

```

```

                FOR k IN B'REVERSE_RANGE LOOP
                    A(k)<=BIT'VAL(valor REM 2);--cambiamos A
                    valor:=valor/2;
                END LOOP;

```

```

                FOR j IN 0 TO limite LOOP
                    valor:=j;

```

```

                    FOR k IN B'REVERSE_RANGE LOOP
                        B(k)<=BIT'VAL(valor REM 2);--cambiamos B
                        valor:=valor/2;
                    END LOOP;

```

```

                    FOR carry IN 0 TO 1 LOOP
                        cin<=BIT'VAL(carry REM 2);
                        WAIT FOR 20 ns;
                    END LOOP;

```

```

                END LOOP;

```

```

            END LOOP;

```

```

        WAIT;
        END PROCESS;

```

```

    END estructural;

```

