

COMP30080 Assignment 5

Assignment 5

by Ruben van Breda

19200704

Modifying the MIPS Single Clock Circuit to implement a new instruction

Jump and Link Register JALR

31	26 25	21 20	16 15	11 10	6 5	0
SPECIAL 000000	rs	0 00000	rd	hint	JALR 001001	
6	5	5	5	5	6	

Format: JALR rs (rd = 31 implied)
JALR rd, rs

MIPS32 (MIPS I)
MIPS32 (MIPS I)


Purpose:

To execute a procedure call to an instruction address in a register


Description:

$rd \leftarrow PC+4$, $PC \leftarrow rs$


Main



Circuit to calculate new value of program counter




Expanded our address circuit so we can supply the **\$ra** (address 31)




Control Unit

Decoding the Opcode and Function




We need to add the opcode 00000 and the function 001001, adding a tunnel or connection for a *jalr* label. Testing the circuit with text 10001101011011000010000000000000 we can see that decoding correctly signals *jalr*


When implementing the JALR or any instruction we need to consider what values these control signals should have



Setting the ALUOp



adding



So that OPCODE is not 0000

For a JALR MIPS instruction we need to consider

Does it need memory access?

does it branch?

does it need to JUMP?

We need to have need to write \$ra into Rd

⇒ RegDst = 1


Also the \$ra is implied to be register 31 so will need to set

⇒ Reg_31 = 1

We need to write the contents to register 31

⇒ RegWrite = 1

Doing so we can test and see that the register does indeed get written too.



We also need to increase the PC + 4

⇒ PC_plus_4 = 1

Lastly we need to ensure the MUX outputs the ALU content so

⇒ ALUtoPC = 1

Control Signals for JALR

