# Pipelined Datapath Lab 6 Report


Ruben Carbajal Claire Cropper

# Modules, Descriptions and Waveforms

### nbit\_register\_file:


This module initializes the register values as 10 times the register, as given in Pre Lab 6.

#### S1 Register:




The S1\_Register module takes in inputs clk, rst, and InstrIn, and then depending on what InstrIn receives, it writes the corresponding instructions to the proper outputs, S1\_ReadSelect1 being bits [20:16], S1\_ReadSelect2 being bits [15:11], S1\_WriteSelect being bits [25:21], S1\_WriteEnable set to [1'b1], S1\_IMM being bits [15:0], S1\_ALUOp being bits [28:26], S1\_DataSrc being bit [29]. It assigns the correct part of each instruction to each output to ensure it operates as expected. We tested this module by assigning values to the inputs, resetting, and ensuring that the values were correct.

#### S2\_Register:




The S2\_Register module takes in inputs clk, rst, Reg\_ReadData1, Reg\_ReadData2, S1\_WriteSelect, S1\_WriteEnable, S1\_imm, S1\_datasrc, S1\_aluop. At every clock cycle, it writes Reg\_ReadData1 to S2\_ReadData1, Reg\_ReadData2 to S2\_ReadData2, S1\_WriteSelect to S2\_WriteSelect, S1\_WriteEnable to S2\_WriteEnable, S1\_imm to S2\_IMM, S1\_datasrc to S2\_DataSrc, and S1\_aluop to S2\_ALUOp. This module receives the output values from S1\_Register and then writes them to the inputs of S2\_Register. We tested this module by assigning values to the inputs, resetting, and ensuring that the values were correct.

#### **ALU:**




This is the ALU we made during Lab 5 where we wrote multiple submodules to create it. Some of these functions include ADD, SUB, NOR, NAND, MOV, NOT, and SLT. We then instantiated all of these into the top ALU module, and connected all of their respective outputs to wires. Depending on the ALU select, we used test cases that will connect the desired output to the final output to the ALU.

## S3\_Register:



In Stage 3 of the Pipeline, it holds the purpose of passing the correct output based on ALU output that it is given. For our S3\_Register module, it receives and passes S2\_WriteSelect and S2\_WriteEnable from S2\_Register to determine if the output is written to. This can be seen when the S2\_WriteEnable goes to 1, the given ALU output is passed to the overall output.

# **Pipeline:**



In the Pipeline module, we instantiate S1\_Register, S2\_Register, S3\_Register, nbit\_register\_file, and ALU to create the pipelined datapath. In order to test this, we modified the given Pipeline tb.v file from the Pre Lab 6 to include an ALU and S3\_Register instantiation.