

CSC 137 11/6/23 HW6

single
cycle

A propagation delay on an 8 bit adder = 0.8 ns, adder/subtractor = 1.1 ns
2 to 1 Mux = 0.3 ns, 4 to 1 mux is 0.6 ns. Assume $T_{st}, T_{eq}, T_{cs} = 0.05$ ns

Adder + Adder + Adder/subtractor + $T_{st} + T_{eq} + T_{cs} =$

$$0.8 + 0.8 + 1.1 + (0.5 \cdot 3)$$

$$0.8 + 0.8 + 1.1 + .15 = 2.85 \quad \frac{1}{\text{clockwidth}} = \frac{1}{2.85} \text{ or } \frac{1}{2.85 \cdot 10^{-9}}$$

$$= 350877192 \frac{\text{cycles}}{\text{sec}} \cdot \frac{1 \text{ mhz}}{10^6} = 350 \text{ mhz}$$

Multi
cycle

B. Adder/subtractor + mux1 + mux2 + $T_{st} + T_{eq} + T_{cs}$

$$(1.1 + 0.3 + 0.6 + .15) = 2.15 \text{ or } \frac{1}{2.15 \cdot 10^{-9}} = 465116279$$

$$465116279 \frac{\text{cycles}}{\text{sec}} \cdot \frac{1 \text{ mhz}}{10^6} = 465 \text{ mhz}$$

C Add/sub + .15 + $T_{eq} + T_{st} + T_{cs}$

$$(1.1 + .15) 1.25 \quad \frac{1}{1.25 \cdot 10^{-9}} = 800000000$$

$$800000000 \frac{\text{cycles}}{\text{sec}} \cdot \frac{1 \text{ mhz}}{10^6} = 800 \text{ mhz}$$

6.2 Estimate Speed up between the data paths $N=1000$ For

$A_i + B_i + C_i \pm D_i$ For $i = 0, 1, 2 \dots 999$. $K=3$ Ignore data reading &

writing delay $\frac{NK}{(k+n-1)} = \frac{1000 \cdot 3}{1002} = 2.99$

$K=3 \text{ } N=1000$

$$K=1 \text{ } N=1000 \quad \frac{NK}{(k+n-1)} = \frac{1000 \cdot 1}{1+1000-1} = \frac{1000}{1000} = 1$$

Extra Credit Attempt

Current	input	Next	output
q ₀	X	d ₀	z
0	0	1	1
0	1	0	0
1	0	0	0
1	1	1	1

When input bit = 0 $\frac{1}{2}$ constant previous value

000 001011101011

111 100011100011