•	Ruben Ortega CSC 137 Hw7 Star Box #
1.	In order to minimize the duration of a read cycle, the
	- De can be asserted at any time within a maximum time
	after the -ce is asserted as illustrated in the timing diagram
	A(True) B False
2.	A memory write cycle is similar to a reed cycle, except
	that data must be placed on the data bus as the same time
	that -ce is asserted or within a maximum delay after -we
	is asserted to minimize the time the data bus is used
	1.A A memory cycle is initiated by which component in the
	Computer motherboard. The CPU
	18. A memory cycle, typically, how many CPU Clack cycles
	to a data Milisala clary sucles
	width type of memory
	7.10 Consider a 32 bit dets bus SDRAM. Given that the clack
	frequency of the bus is 200 MHZ, What is the peck memory
	bandwidth in megabyte per seconds MBs. Frequency
	32 bit deta bus
	32 bits. 1 byte 4 byte/apde
	Toucle of bird
	Imb= 1 million byter
	1 Hertz = 1 cycle 200 MHz = 200,000,000
	1 second so
	1 mb2=1 million hertz 200,000,000 hertz
	So 200,000,000 cycles . 4 bytes = 800,000,000 bytes
	1 second 1 cycle Second
3 35	we want MB/s 800,000,000 bytes. Imb = (800 mb second)
Carrier And	1 second 1 million bytes
	SCOTIO TO THE

	Ruben Ortega CSC 137 HW 7	
	with Type of memory	
7.11	Consider a 64 bit deta bus SDRAM. Given that the clock	
	Frequency of the bus is 200 mhz, What is the peck memory	
	bondwidth in megabytes per second MBS Frequency	
lmb = Imil bytes	■ 10 대표 이 교육 등 10 대표	
1 hertz=1 caches	c 64 bits 1 byte 8 byte/cycle	4-0
mh2 = 1 mil herez	1 cycle 8 bix	*
	200 m h 2= 200. 1,000,000 = 200,000,000 hertz	
	8 byte 200,000,000 cycles - 1,600,000,000 byt	es/
	Tryple I second	Isel
A. S.	1,600,000,000 bytes Imb = 1600 mb/s	
	1 second 1,000,000	
	Lidth 1 type of men	
7.12	Consider a 32 bit data bus DDR SDRAM. Given that the clack	
	frequency of the bus is 200 mhz. What is the peck memory	
	bandwidth in megabyte per second (MBS) Frequency	
	4	
	32 Kits . I byte 4 byte/cycle	
	1 cycle 8 hits 200 mh= 200: 1,000,000 = 200,000,000 mh=	
	4 byte . 200,000,000 cycles 800,000,000 bytes/second	
	1 cycle 1 Secconds	
	10700 1300000	1
	800,000,000 bytes. Imb 800 mb/second	
	1 second 1,000,000 bytes	
	V V	
	800 mb/second but DDR SDRAM is rough	ly
	twice as fest	
*	800.2 2 (1600 mb/second)	
and the second second second	The second of th	STATE OF THE PARTY OF

Scanned with CamScanner