## **CPUDesign**

- 1. Spike model and co-sim:
  - a. spike model

```
[$ ~/projects/riosclass_zdy/co-sim]$ls
hello hello.c makefile template.cc template.v
[$ ~/projects/riosclass_zdy/co-sim]$spike $(which pk) hello
bbl loader
hello
```

b. Core RTL pass ISA tests

```
00001f17 80000040
fc3f2023 80000044
pass test

$finish called from file "./hehe_tb.sv", line 51.
$finish at simulation time 59930000
VCS Simulation Report
Time: 59930000 ps
CPU Time: 0.600 seconds; Data structure size: 0.1Mb
Wed Oct 26 17:01:29 2022

real 0m0.734s
user 0m0.524s
sys 0m0.107s
```

C.

i.

```
| Section | Sect
```

- 2. Open EDA flow:
  - a. GreenRio core logic synthesis by yosys:
    - install openEDA:
      - git clone https://github.com/The-OpenROAD-Projec t/OpenLane.git
      - cd OpenLane
      - make
      - make pdk
      - make test
    - Copy rtl of hehe to `OpenLane/designs/heheLab1/src
    - Add config.tcl in OpenLane/designs/heheLab1

```
set ::env(PDK) "sky130A"
 13
     set script dir $::env(DESIGN DIR)
     set ::env(DESIGN_NAME) core_empty
 11
     set ::env(VERILOG_FILES) "\
         $script_dir/src/params.vh \
         $script_dir/src/core_empty/lsu/*.v \
         $script_dir/src/core_empty/pipeline/*.v \
         $script_dir/src/core_empty/units/*.v \
         $script_dir/src/core_empty/*.v \
         $script_dir/src/*.v
     ## Clock configurations
     set ::env(CLOCK PORT) "clk"
     set ::env(CLOCK_PERIOD) "12.5"
14
```

- go to OpenLane and make mount
- o run `./flow.tcl -design heheLab1
- Here comes the result:

```
.Q(\hehe_backend.backend_rcu.phy_reg.registers[29][55] )
sky130_fd_sc_hd__dfxtp_2 _83431_ (
 .CLK(clk),
  .D(_07221_),
 .Q(\hehe_backend.backend_rcu.phy_reg.registers[29][56] )
sky130_fd_sc_hd__dfxtp_2 _83432_ (
 .CLK(clk).
  .D(_07222_),
 .Q(\hehe_backend.backend_rcu.phy_reg.registers[29][57] )
sky130_fd_sc_hd__dfxtp_2 _83433_ (
 .CLK(clk),
  .D(_07223_),
  .Q(\hehe_backend.backend_rcu.phy_reg.registers[29][58] )
sky130_fd_sc_hd__dfxtp_2 _83434_ (
  .CLK(clk),
 .D(_07224_),
```

## b. logic sysnthesis by another lib:

/work/stu/dyzhang/projects/riosclass\_template/openlane/OpenLane/pdks/sky130A/libs.tech/openlane/sky130\_fd\_sc\_hd/config.tcl

## And here is result