Figure 7-3 shows the pinout of the 80-pin PN package.




Figure 7-3. 80-Pin PN Package (Top View)



7.2 Pin Attributes

Table 7-1 summarizes the attributes of the pins.

Table 7-1. Pin Attributes

	PIN NUMBER (1)				-1. Pin Attribut	BUFFER TYPE	POWER	RESET STATE																								
PN	PM	RGZ	ZVW	SIGNAL NAME (2) (3)	SIGNAL TYPE (4)	(5)	SOURCE (6)	AFTER BOR (7)																								
				P1.0	I/O	LVCMOS	DVCC	OFF																								
				TA0.1	I/O	LVCMOS	DVCC	_																								
				DMAE0	I	LVCMOS	DVCC	_																								
4		4	A10	RTCCLK	0	LVCMOS	DVCC	_																								
1	1	1		A0	I	Analog	DVCC	_																								
				C0	I	Analog	DVCC	_																								
				VREF-	0	Analog	DVCC	_																								
				VeREF-	I	Analog	DVCC	_																								
				P1.1	I/O	LVCMOS	DVCC	OFF																								
			A 9	A 9	A9	TA0.2	I/O	LVCMOS	DVCC	_																						
						A9	TA1CLK	I	LVCMOS	DVCC	_																					
0		0					A9	۸٥	A9	COUT	0	LVCMOS	DVCC	_																		
2	2	2						A1	I	Analog	DVCC	_																				
						C1	I	Analog	DVCC	_																						
										VREF+	0	Analog	DVCC	_																		
				VeREF+	I	Analog	DVCC	_																								
				P1.2	I/O	LVCMOS	DVCC	OFF																								
				TA1.1	I/O	LVCMOS	DVCC	_																								
3		3	B9	TA0CLK	I	LVCMOS	DVCC	_																								
3	3		Б9	COUT	0	LVCMOS	DVCC	_																								
							A2	I	Analog	DVCC	_																					
				C2	I	Analog	DVCC	_																								
						P3.0	I/O	LVCMOS	DVCC	OFF																						
4	4	4	A8	A8	A8	A8	A8	A8	A8	A8	A8	A8	A8	A8	A8	A8	A8	A8	A8	A8	A8	A8	A8	A12	1	Analog	DVCC	_				
													/ 10	, 10	AO	AO								Ао	A8	Að	, .0	C12	I	Analog	DVCC	_
				P3.1	I/O	LVCMOS	DVCC	_																								
5	5	5	B8	B8	B8	В8	A13	I	Analog	DVCC	_																					
				C13	I	Analog	DVCC	_																								
				P3.2	I/O	LVCMOS	DVCC	OFF																								
6	6	6	B7	A14	I	Analog	DVCC	_																								
				C14	I	Analog	DVCC	_																								
				P3.3	I/O	LVCMOS	DVCC	OFF																								
7	7	7	A7	A15	I	Analog	DVCC	_																								
				C15	I	Analog	DVCC	_																								
				P6.0	I/O	LVCMOS	DVCC	OFF																								
8	_	_	D8	UCA3TXD	0	LVCMOS	DVCC	_																								
				UCA3SIMO	I/O	LVCMOS	DVCC	_																								
				P6.1	I/O	LVCMOS	DVCC	OFF																								
9	9 –	_		UCA3RXD	I	LVCMOS	DVCC	_																								
				UCA3SOMI	I/O	LVCMOS	DVCC	_																								



	PIN NUI	MBER (1)			COULT TYPE (A)	BUFFER TYPE	POWER	RESET STATE																							
PN	PM	RGZ	ZVW	SIGNAL NAME (2) (3)	SIGNAL TYPE (4)	(5)	SOURCE (6)	AFTER BOR (7)																							
10	_	_	A6	P6.2	I/O	LVCMOS	DVCC	OFF																							
				UCA3CLK	I/O	LVCMOS	DVCC	_																							
11	_	_	В6	P6.3	I/O	LVCMOS	DVCC	OFF																							
				UCA3STE	I/O	LVCMOS	DVCC	_																							
12	8	8	D6	P4.7	I/O	LVCMOS	DVCC	OFF																							
				P7.0	I/O	LVCMOS	DVCC	OFF																							
13	9	-	A5	UCB2SIMO	I/O	LVCMOS	DVCC	_																							
				UCB2SDA	I/O	LVCMOS	DVCC	_																							
				P7.1	I/O	LVCMOS	DVCC	OFF																							
14	10	_	B5	B5	B5	UCB2SOMI	I/O	LVCMOS	DVCC	_																					
				UCB2SCL	I/O	LVCMOS	DVCC	_																							
15	11	_	D5	P8.0	I/O	LVCMOS	DVCC	OFF																							
				P1.3	I/O	LVCMOS	DVCC	OFF																							
				TA1.2	I/O	LVCMOS	DVCC	_																							
16	12	9	A4	UCB0STE	I/O	LVCMOS	DVCC	_																							
				A3	I	Analog	DVCC	_																							
				C3	I	Analog	DVCC	_																							
				P1.4	I/O	LVCMOS	DVCC	OFF																							
				TB0.1	I/O	LVCMOS	DVCC	_																							
17	13	10	В3	UCA0STE	I/O	LVCMOS	DVCC	_																							
						A4	I	Analog	DVCC	_																					
			B4	B4	B4	B4	B4	B4	B4	B4	B4	B4	B4	C4	I	Analog	DVCC	_													
														B4	B4	B4	B4	B4	P1.5	I/O	LVCMOS	DVCC	OFF								
																			B4	В4	B4	В4	B4	В4	В4	В4	TB0.2	I/O	LVCMOS	DVCC	_
18	14	11																									B4	UCA0CLK	I/O	LVCMOS	DVCC
											A5	I	Analog	DVCC	_																
				C5	I	Analog	DVCC	_																							
19	15	_	A2	DVSS2	Р	Power	_	N/A																							
20	16	_	A3	DVCC2	Р	Power	_	N/A																							
				PJ.0	I/O	LVCMOS	DVCC	OFF																							
				TDO	0	LVCMOS	DVCC	_																							
		4.0	5.4	TB0OUTH	I	LVCMOS	DVCC	_																							
21	17	12	B1	SMCLK	0	LVCMOS	DVCC	_																							
				SRSCG1	0	LVCMOS	DVCC	_																							
				C6	I	Analog	DVCC	_																							
				PJ.1	I/O	LVCMOS	DVCC	OFF																							
				TDI	1	LVCMOS	DVCC	_																							
				TCLK	I	LVCMOS	DVCC	_																							
22	18	13	C1	MCLK	0	LVCMOS	DVCC	_																							
				SRSCG0	0	LVCMOS	DVCC	_																							
				C7	I	Analog	DVCC	_																							



	PIN NUMBER (1)				Attributes (co	BUFFER TYPE	POWER	RESET STATE
PN	PM	RGZ	ZVW	SIGNAL NAME (2) (3)	SIGNAL TYPE (4)	(5)	SOURCE (6)	AFTER BOR (7)
				PJ.2	I/O	LVCMOS	DVCC	OFF
				TMS	I	LVCMOS	DVCC	_
23	19	14	C2	ACLK	0	LVCMOS	DVCC	_
				SROSCOFF	0	LVCMOS	DVCC	_
				C8	I	Analog	DVCC	_
				PJ.3	I/O	LVCMOS	DVCC	OFF
0.4	20	45	D0	TCK	I	LVCMOS	DVCC	_
24	20	15	D2	SRCPUOFF	0	LVCMOS	DVCC	_
				C9	I	Analog	DVCC	_
25	24		D4	P7.2	I/O	LVCMOS	DVCC	OFF
25	21	_	D1	UCB2CLK	I/O	LVCMOS	DVCC	_
				P7.3	I/O	LVCMOS	DVCC	OFF
26	22	_	D4	UCB2STE	I/O	LVCMOS	DVCC	_
				TA4.1	I/O	LVCMOS	DVCC	_
				P7.4	I/O	LVCMOS	DVCC	OFF
27	23	_	E1	TA4.0	I/O	LVCMOS	DVCC	_
				A16	I	Analog	DVCC	_
				P7.5	I/O	LVCMOS	DVCC	OFF
28	_	_	E2	A17	I	Analog	DVCC	_
			E4	P7.6	I/O	LVCMOS	DVCC	OFF
29	_	_		A18	I	Analog	DVCC	_
				P7.7	I/O	LVCMOS	DVCC	OFF
30	_	_	F2	A19	I	Analog	DVCC	_
				P4.0	I/O	LVCMOS	DVCC	OFF
31	24	16	F1	A8	I	Analog	DVCC	_
			_,	P4.1	I/O	LVCMOS	DVCC	OFF
32	25	17	F4	A9	I	Analog	DVCC	_
				P4.2	I/O	LVCMOS	DVCC	OFF
33	26	18	G1	A10	I	Analog	DVCC	_
				P4.3	I/O	LVCMOS	DVCC	OFF
34	27	19	G2	A11	I	Analog	DVCC	_
				P2.5	I/O	LVCMOS	DVCC	OFF
0.5		00		TB0.0	I/O	LVCMOS	DVCC	_
35	28	20	G4	UCA1TXD	0	LVCMOS	DVCC	_
				UCA1SIMO	I/O	LVCMOS	DVCC	_
				P2.6	I/O	LVCMOS	DVCC	OFF
00	00	0.4		TB0.1	0	LVCMOS	DVCC	_
36	29	9 21 H		UCA1RXD	I	LVCMOS	DVCC	_
				UCA1SOMI	I/O	LVCMOS	DVCC	_
27	20	20	110	TEST	I	LVCMOS	DVCC	OFF
37	30	22	H2	SBWTCK	I	LVCMOS	DVCC	_
				RST	I	LVCMOS	DVCC	OFF
38	38 31	23		NMI	I	LVCMOS	DVCC	_
				SBWTDIO	I/O	LVCMOS	DVCC	_
-		23			-			



	PIN NUMBER (1)				COULT TYPE (A)	BUFFER TYPE	POWER	RESET STATE									
PN	PM	RGZ	ZVW	SIGNAL NAME (2) (3)	SIGNAL TYPE (4)	(5)	SOURCE (6)	AFTER BOR (7)									
39	_	_	J1	DVSS3	Р	Power	-	N/A									
40	_	_	K1	DVCC3	Р	Power	-	N/A									
				P2.0	I/O	LVCMOS	DVCC	OFF									
				TB0.6	I/O	LVCMOS	DVCC	_									
				UCA0TXD	0	LVCMOS	DVCC	_									
41	32	24	L2	BSLTX	0	LVCMOS	DVCC	_									
				UCA0SIMO	I/O	LVCMOS	DVCC	_									
				TB0CLK	1	LVCMOS	DVCC	_									
				ACLK	0	LVCMOS	DVCC	_									
				P2.1	I/O	LVCMOS	DVCC	OFF									
			L3	TB0.0	I/O	LVCMOS	DVCC	_									
42	33	25		L3	L3	UCA0RXD	I	LVCMOS	DVCC	_							
										BSLRX	I	LVCMOS	DVCC	_			
							UCA0SOMI	I/O	LVCMOS	DVCC	_						
				P2.2	I/O	LVCMOS	DVCC	OFF									
43	34	26	K3	TB0.2	0	LVCMOS	DVCC	_									
				UCB0CLK	I/O	LVCMOS	DVCC	_									
44	_	_	L4	P8.1	I/O	LVCMOS	DVCC	OFF									
45	_	_	K4	P8.2	I/O	LVCMOS	DVCC	OFF									
46	_	_	H4	P8.3	I/O	LVCMOS	DVCC	OFF									
				P3.4	I/O	LVCMOS	DVCC	OFF									
47	35	27	K5	TB0.3	I/O	LVCMOS	DVCC	_									
				SMCLK	0	LVCMOS	DVCC	_									
			L5	L5	L5	L5	L5	L5	L5	L5	L5	P3.5	I/O	LVCMOS	DVCC	OFF	
48	36	28										L5	L5	L5	L5	L5	L5
				COUT	0	LVCMOS	DVCC	_									
				P3.6	I/O	LVCMOS	DVCC	OFF									
49	37	29	H5	TB0.5	I/O	LVCMOS	DVCC	_									
				P3.7	I/O	LVCMOS	DVCC	OFF									
50	38	30	H6	TB0.6	I/O	LVCMOS	DVCC	_									
				P1.6	I/O	LVCMOS	DVCC	OFF									
				TB0.3	I/O	LVCMOS	DVCC	_									
				UCB0SIMO	I/O	LVCMOS	DVCC	_									
51	39	31	L6	UCB0SDA	I/O	LVCMOS	DVCC	_									
				BSLSDA	I/O	LVCMOS	DVCC	_									
				TA0.0	I/O	LVCMOS	DVCC	_									
				P1.7	I/O	LVCMOS	DVCC	OFF									
	52 40 32		TB0.4	I/O	LVCMOS	DVCC	_										
				UCB0SOMI	I/O	LVCMOS	DVCC	_									
52		32	K6	UCB0SCL	I/O	LVCMOS	DVCC	_									
				BSLSCL	I/O	LVCMOS	DVCC	_									
				TA1.0	I/O	LVCMOS	DVCC	_									



	PIN NUMBER (1)			OLONAL TYPE (4)	BUFFER TYPE	POWER	RESET STATE																			
PN	PM	RGZ	ZVW	SIGNAL NAME (2) (3)	SIGNAL TYPE (4)	(5)	SOURCE (6)	AFTER BOR (7)																		
				P5.0	I/O	LVCMOS	DVCC	OFF																		
53	41	_	L7	UCB1SIMO	I/O	LVCMOS	DVCC	_																		
				UCB1SDA	I/O	LVCMOS	DVCC	_																		
				P5.1	I/O	LVCMOS	DVCC	OFF																		
54	42	_	K7	UCB1SOMI	I/O	LVCMOS	DVCC	_																		
				UCB1SCL	I/O	LVCMOS	DVCC	_																		
				P5.2	I/O	LVCMOS	DVCC	OFF																		
55	43	_	K8	UCB1CLK	I/O	LVCMOS	DVCC	_																		
				TA4CLK	I	LVCMOS	DVCC	_																		
EG	44		L8	P5.3	I/O	LVCMOS	DVCC	OFF																		
56	44	_	Lo	UCB1STE	I/O	LVCMOS	DVCC	_																		
F-7	45	22	H7	P4.4	I/O	LVCMOS	DVCC	OFF																		
57	45	33	H/	TB0.5	I/O	LVCMOS	DVCC	_																		
58	46	34	H8	P4.5	I/O	LVCMOS	DVCC	OFF																		
59	47	35	K9	P4.6	I/O	LVCMOS	DVCC	OFF																		
60	48	36	L9	DVSS1	Р	Power	_	N/A																		
61	49	37	L10	DVCC1	Р	Power	_	N/A																		
62	50	38	F11	P2.7	I/O	LVCMOS	DVCC	OFF																		
			P2.3	I/O	LVCMOS	DVCC	OFF																			
				TA0.0	I/O	LVCMOS	DVCC	_																		
63 51	39	J11	UCA1STE	I/O	LVCMOS	DVCC	_																			
				A6	I	Analog	DVCC	_																		
				C10	I	Analog	DVCC	_																		
																						P2.4	I/O	LVCMOS	DVCC	OFF
																						TA1.0	I/O	LVCMOS	DVCC	_
64	52	40	K11	K11	K11	K11	K11	K11	K11	K11	K11	K11	K11	K11	K11	UCA1CLK	I/O	LVCMOS	DVCC	_						
														A7	I	Analog	DVCC	_								
				C11	I	Analog	DVCC	_																		
				P5.4	I/O	LVCMOS	DVCC	OFF																		
				UCA2TXD	0	LVCMOS	DVCC	_																		
65	53	_	J10	UCA2SIMO	I/O	LVCMOS	DVCC	_																		
				TB0OUTH	I	LVCMOS	DVCC	_																		
				P5.5	I/O	LVCMOS	DVCC	OFF																		
				UCA2RXD	I	LVCMOS	DVCC	_																		
66	54	_	H10	UCA2SOMI	I/O	LVCMOS	DVCC	_																		
				ACLK	0	LVCMOS	DVCC	_																		
				P5.6	I/O	LVCMOS	DVCC	OFF																		
	57 55 –			UCA2CLK	I/O	LVCMOS	DVCC	_																		
67		_	G10	TA4.0	I/O	LVCMOS	DVCC	_																		
				SMCLK	0	LVCMOS	DVCC	_																		
				P5.7	I/O	LVCMOS	DVCC	OFF																		
				UCA2STE	I/O	LVCMOS	DVCC	_																		
68	68 56	_	G8	TA4.1	I/O	LVCMOS	DVCC	_																		
				MCLK	0	LVCMOS	DVCC	_																		



PN		PIN NUI	MBER (1)			Attributes (co	BUFFER TYPE	POWER	RESET STATE
F8	PN	PM	RGZ	ZVW	SIGNAL NAME (2) (3)	SIGNAL TYPE (4)			AFTER BOR (7)
					P6.4	I/O	LVCMOS	DVCC	OFF
P6.5	69	_	_	F8	UCB3SIMO	I/O	LVCMOS	DVCC	_
To To To To UCB3SOMI					UCB3SDA	I/O	LVCMOS	DVCC	_
UCB3SCL					P6.5	I/O	LVCMOS	DVCC	OFF
T1	70	_	_	F10	UCB3SOMI	I/O	LVCMOS	DVCC	_
T1					UCB3SCL	I/O	LVCMOS	DVCC	_
Company Comp	74			Г0	P6.6	I/O	LVCMOS	DVCC	OFF
72 - C10 UCB3STE I/O LVCMOS DVCC - 73 57 41 E10 AVSS3 P Power - N/A 74 58 42 H11 PJ.6 I/O LVCMOS DVCC - 75 59 43 G11 PJ.7 I/O LVCMOS DVCC OFF 76 60 44 D10 AVSS2 P Power - N/A 77 61 45 E11 PJ.4 I/O LVCMOS DVCC OFF 78 62 46 D11 PJ.5 I/O LVCMOS DVCC OFF 79 63 47 C11 AVSS1 P Power - N/A 80 64 48 B11 AVCC1 P Power - N/A - - A1 DGND P Power - N/A	/1	_	_	E8	UCB3CLK	I/O	LVCMOS	DVCC	_
	70			040	P6.7	I/O	LVCMOS	DVCC	OFF
74 58 42 H11 PJ.6 I/O LVCMOS DVCC — 75 59 43 G11 PJ.7 I/O LVCMOS DVCC OFF 76 60 44 D10 AVSS2 P Power — N/A 77 61 45 E11 PJ.4 I/O LVCMOS DVCC OFF LFXIN I Analog DVCC — 78 62 46 D11 PJ.5 I/O LVCMOS DVCC OFF LFXOUT O Analog DVCC — OFF 79 63 47 C11 AVSS1 P Power — N/A 80 64 48 B11 AVCC1 P Power — N/A — — — A1 DGND P Power — N/A — — — A1 AGND <td>/2</td> <td>_</td> <td>_</td> <td>C10</td> <td>UCB3STE</td> <td>I/O</td> <td>LVCMOS</td> <td>DVCC</td> <td>_</td>	/2	_	_	C10	UCB3STE	I/O	LVCMOS	DVCC	_
74 58 42 H11 HFXIN I Analog DVCC — 75 59 43 G11 PJ.7 I/O LVCMOS DVCC — 76 60 44 D10 AVSS2 P Power — N/A 77 61 45 E11 PJ.4 I/O LVCMOS DVCC OFF 78 62 46 D11 PJ.5 I/O LVCMOS DVCC OFF LFXOUT O Analog DVCC — 79 63 47 C11 AVSS1 P Power — N/A 80 64 48 B11 AVCC1 P Power — N/A — — — A1 DGND P Power — N/A — — — A11 AGND P Power — N/A — — —	73	57	41	E10	AVSS3	Р	Power	_	N/A
HFXIN I Analog DVCC	74	50	40	1144	PJ.6	I/O	LVCMOS	DVCC	_
75 59 43 G11 HFXOUT O Analog DVCC — 76 60 44 D10 AVSS2 P Power — N/A 77 61 45 E11 PJ.4 I/O LVCMOS DVCC OFF 78 62 46 D11 PJ.5 I/O LVCMOS DVCC OFF 79 63 47 C11 AVSS1 P Power — N/A 80 64 48 B11 AVCC1 P Power — N/A — — A1 DGND P Power — N/A — — A11 AGND P Power — N/A — — — B10 AGND P Power — N/A	/4	58	42	H 11	HFXIN	I	Analog	DVCC	_
HFXOUT O Analog DVCC -	7.5	50	40	044	PJ.7	I/O	LVCMOS	DVCC	OFF
77 61 45 E11 PJ.4 I/O LVCMOS DVCC OFF 78 62 46 D11 PJ.5 I/O LVCMOS DVCC OFF 79 63 47 C11 AVSS1 P Power - N/A 80 64 48 B11 AVCC1 P Power - N/A - - - A1 DGND P Power - N/A - - - B10 AGND P Power - N/A - - - B10 AGND P Power - N/A - - - K2 DGND P Power - N/A	/5	59	43	GTT	HFXOUT	0	Analog	DVCC	_
77 61 45 E11 LFXIN I Analog DVCC — 78 62 46 D11 PJ.5 I/O LVCMOS DVCC OFF 79 63 47 C11 AVSS1 P Power — N/A 80 64 48 B11 AVCC1 P Power — N/A — — A1 DGND P Power — N/A — — A11 AGND P Power — N/A — — B10 AGND P Power — N/A — — K2 DGND P Power — N/A	76	60	44	D10	AVSS2	Р	Power	_	N/A
Text First First	77	64	45	E44	PJ.4	I/O	LVCMOS	DVCC	OFF
78 62 46 D11 LFXOUT O Analog DVCC — 79 63 47 C11 AVSS1 P Power — N/A 80 64 48 B11 AVCC1 P Power — N/A — — — A1 DGND P Power — N/A — — — A11 AGND P Power — N/A — — — B10 AGND P Power — N/A — — K2 DGND P Power — N/A	''	01	45	EII	LFXIN	I	Analog	DVCC	_
Type Feature Column Analog DVCC DVC D	70	00	40	D44	PJ.5	I/O	LVCMOS	DVCC	OFF
80 64 48 B11 AVCC1 P Power - N/A - - - A1 DGND P Power - N/A - - - A11 AGND P Power - N/A - - - B10 AGND P Power - N/A - - - K2 DGND P Power - N/A	/8	62	46	ווט	LFXOUT	0	Analog	DVCC	_
- - - A1 DGND P Power - N/A - - - A11 AGND P Power - N/A - - - B10 AGND P Power - N/A - - - K2 DGND P Power - N/A	79	63	47	C11	AVSS1	Р	Power	_	N/A
- - A11 AGND P Power - N/A - - - B10 AGND P Power - N/A - - - K2 DGND P Power - N/A	80	64	48	B11	AVCC1	Р	Power	_	N/A
- - - B10 AGND P Power - N/A - - - K2 DGND P Power - N/A	_	_	_	A1	DGND	Р	Power	_	N/A
K2 DGND P Power _ N/A	_	_	_	A11	AGND	Р	Power	_	N/A
	_	_	_	B10	AGND	Р	Power	_	N/A
K10 DGND P Power _ N/A	_	_	-	K2	DGND	Р	Power	_	N/A
1 1000 - 100	_	_	-	K10	DGND	Р	Power	_	N/A
L1 DGND P Power - N/A	_	_	-	L1	DGND	Р	Power	_	N/A
L11 DGND P Power _ N/A	_	_	-	L11	DGND	Р	Power	_	N/A
Pad _ QFN Pad P Power _ N/A	-	-	Pad	-	QFN Pad	Р	Power	_	N/A

- (1) N/A = not available
- (2) The signal that is listed first for each pin is the reset default pin name.
- (3) Signal Types: I = Input, O = Output, I/O = Input or Output.
- (4) Buffer Types: LVCMOS, Analog, or Power (see Table 7-3 for details)
- (5) To determine the pin mux encodings for each pin, see Section 9.13.
- (6) The power source shown in this table is the I/O power source, which may differ from the module power source.
- (7) Reset States:

OFF = High impedance with Schmitt-trigger input and pullup or pulldown (if available) disabled N/A = Not applicable



7.3 Signal Descriptions

Section 7.3 describes the signals for all device variants and package options.

Table 7-2. Signal Descriptions

	Table 7-2. Signal Descriptions PIN NO. ⁽¹⁾ PIN										
FUNCTION	SIGNAL NAME	ZVW	PIN N PN	NO. ⁽¹⁾	RGZ	PIN TYPE ⁽²⁾	DESCRIPTION				
	A0	A10	1	1	1	ı	ADC analog input A0				
	A1	A9	2	2	2	ı	ADC analog input A1				
	A2	В9	3	3	3	ı	ADC analog input A2				
	A3	A4	16	12	9	ı	ADC analog input A3				
	A4	В3	17	13	10	ı	ADC analog input A4				
	A5	B4	18	14	11	I	ADC analog input A5				
	A6	J11	63	51	39	I	ADC analog input A6				
	A7	K11	64	52	40	I	ADC analog input A7				
	A8	F1	31	24	16	I	ADC analog input A8				
	A9	F4	32	25	17	ı	ADC analog input A9				
	A10	G1	33	26	18	ı	ADC analog input A10				
	A11	G2	34	27	19	I	ADC analog input A11				
ADC	A12	A8	4	4	4	I	ADC analog input A12				
	A13	B8	5	5	5	I	ADC analog input A13				
	A14	В7	6	6	6	ı	ADC analog input A14				
	A15	A7	7	7	7	ı	ADC analog input A15				
	A16	E1	27	23	-	I	ADC analog input A16				
	A17	E2	28	_	-	I	ADC analog input A17				
	A18	E4	29	_	-	I	ADC analog input A18				
	A19	F2	30	-	-	I	ADC analog input A19				
	VREF+	A9	2	2	2	0	Output of positive reference voltage				
	VREF-	A10	1	1	1	0	Output of negative reference voltage				
	VeREF+	A9	2	2	2	I	Input for an external positive reference voltage to the ADC				
	VeREF-	A10	1	1	1	ı	Input for an external negative reference voltage to the ADC				
BSL (I ² C)	BSLSCL	K6	52	40	32	I/O	I ² C BSL clock				
DOL (I C)	BSLSDA	L6	51	39	31	I/O	I ² C BSL data				
BSL (UART)	BSLRX	L3	42	33	25	I	UART BSL receive				
DOL (UAINT)	BSLTX	L2	41	32	24	0	UART BSL transmit				
	ACLK	C2 H10	23 41 66	19 32 54	14 24	0	ACLK output				
	HFXIN	H11	74	58	42	I	Input for high-frequency crystal oscillator HFXT				
	HFXOUT	G11	75	59	43	0	Output for high-frequency crystal oscillator HFXT				
Clock	LFXIN	E11	77	61	45	I	Input for low-frequency crystal oscillator LFXT				
Ciook	LFXOUT	D11	78	62	46	0	Output of low-frequency crystal oscillator LFXT				
	MCLK	C1 G8	22 68	18 56	13	0	MCLK output				
	SMCLK	B1 G10	21 47 67	17 35 55	12 27	0	SMCLK output				



				NO. ⁽¹⁾		PIN		
FUNCTION	SIGNAL NAME	ZVW	PN	PM	RGZ	TYPE ⁽²⁾	DESCRIPTION	
	C0	A10	1	1	1	ı	Comparator input C0	
	C1	A9	2	2	2	I	Comparator input C1	
	C2	В9	3	3	3	ı	Comparator input C2	
	C3	A4	16	12	9	I	Comparator input C3	
	C4	В3	17	13	10	I	Comparator input C4	
	C5	B4	18	14	11	ı	Comparator input C5	
	C6	B1	21	17	12	ı	Comparator input C6	
	C7	C1	22	18	13	I	Comparator input C7	
	C8	C2	23	19	14	ı	Comparator input C8	
Comparator	C9	D2	24	20	15	I	Comparator input C9	
	C10	J11	63	51	39	I	Comparator input C10	
	C11	K11	64	52	40	ı	Comparator input C11	
	C12	A8	4	4	4	1	Comparator input C12	
	C13	В8	5	5	5	I	Comparator input C13	
	C14	В7	6	6	6	I	Comparator input C14	
	C15	A7	7	7	7	I	Comparator input C15	
	COUT	A9 B9 L5	2 3 48	2 3 36	2 3 28	0	Comparator output	
DMA	DMAE0	A10	1	1	1	ı	External DMA trigger	
	SBWTCK	H2	37	30	22	ı	Spy-Bi-Wire input clock	
	SBWTDIO	J2	38	31	23	I/O	Spy-Bi-Wire data input/output	
	SRCPUOFF	D2	24	20	15	0	Low-power debug: CPU Status register bit CPUOFF	
	SROSCOFF	C2	23	19	14	0	Low-power debug: CPU Status register bit OSCOFF	
	SRSCG0	C1	22	18	13	0	Low-power debug: CPU Status register bit SCG0	
Dobug	SRSCG1	B1	21	17	12	0	Low-power debug: CPU Status register bit SCG1	
Debug	TCK	D2	24	20	15	I	Test clock	
	TCLK	C1	22	18	13	I	Test clock input	
	TDI	C1	22	18	13	I	Test data input	
	TDO	B1	21	17	12	0	Test data output port	
	TEST	H2	37	30	22	I	Test mode pin – select digital I/O on JTAG pins	
	TMS	C2	23	19	14	I	Test mode select	



				10.(1)	jiiai De		lons (continued)	
FUNCTION	SIGNAL NAME	ZVW	PINT	PM	RGZ	PIN TYPE ⁽²⁾	DESCRIPTION	
	P1.0	A10	1	1	1	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P1.1	A9	2	2	2	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P1.2	В9	3	3	3	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
GPIO	P1.3	A4	16	12	9	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P1.4	В3	17	13	10	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P1.5	B4	18	14	11	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P1.6	L6	51	39	31	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P1.7	K6	52	40	32	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P2.0	L2	41	32	24	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P2.1	L3	42	33	25	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P2.2	K3	43	34	26	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
GPIO	P2.3	J11	63	51	39	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
GFIO	P2.4	K11	64	52	40	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P2.5	G4	35	28	20	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P2.6	H1	36	29	21	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P2.7	F11	62	50	38	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P3.0	A8	4	4	4	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P3.1	В8	5	5	5	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P3.2	В7	6	6	6	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
GPIO	P3.3	A7	7	7	7	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P3.4	K5	47	35	27	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P3.5	L5	48	36	28	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P3.6	H5	49	37	29	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P3.7	H6	50	38	30	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	



FUNCTION	SIGNAL NAME		PIN N	10. ⁽¹⁾		PIN TVDE(2)	DESCRIPTION	
FUNCTION	SIGNAL NAME	ZVW	PN	PM	RGZ	TYPE ⁽²⁾	DESCRIPTION	
	P4.0	F1	31	24	16	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P4.1	F4	32	25	17	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P4.2	G1	33	26	18	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
CDIO	P4.3	G2	34	27	19	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
GPIO	P4.4	H7	57	45	33	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P4.5	Н8	58	46	34	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P4.6	K9	59	47	35	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P4.7	D6	12	8	8	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P5.0	L7	53	41	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P5.1	K7	54	42	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P5.2	K8	55	43	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
GPIO	P5.3	L8	56	44	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
GPIO	P5.4	J10	65	53	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P5.5	H10	66	54	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P5.6	G10	67	55	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P5.7	G8	68	56	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P6.0	D8	8	_	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P6.1	D7	9	_	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P6.2	A6	10	_	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
GPIO	P6.3	В6	11	_	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
31 10	P6.4	F8	69	_	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P6.5	F10	70	_	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P6.6	E8	71	_	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	
	P6.7	C10	72	_	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5	



511110 5 1011 010111 11115				NO. ⁽¹⁾	,	PIN	
FUNCTION	SIGNAL NAME	ZVW	PN	PM	RGZ	TYPE ⁽²⁾	DESCRIPTION
	P7.0	A5	13	9	-	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5
	P7.1	B5	14	10	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5
	P7.2	D1	25	21	-	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5
GPIO	P7.3	D4	26	22	-	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5
GFIO	P7.4	E1	27	23	-	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5
	P7.5	E2	28	_	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5
	P7.6	E4	29	_	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5
	P7.7	F2	30	_	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5
	P8.0	D5	15	11	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5
GPIO	P8.1	L4	44	_	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5
GI IO	P8.2	K4	45	_	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5
	P8.3	H4	46	_	_	I/O	General-purpose digital I/O with port interrupt and wake up from LPMx.5
	PJ.0	B1	21	17	12	I/O	General-purpose digital I/O
	PJ.1	C1	22	18	13	I/O	General-purpose digital I/O
	PJ.2	C2	23	19	14	I/O	General-purpose digital I/O
CDIO	PJ.3	D2	24	20	15	I/O	General-purpose digital I/O
GPIO	PJ.4	E11	77	61	45	I/O	General-purpose digital I/O
	PJ.5	D11	78	62	46	I/O	General-purpose digital I/O
	PJ.6	H11	74	58	42	I/O	General-purpose digital I/O
	PJ.7	G11	75	59	43	I/O	General-purpose digital I/O
	UCB0SCL	K6	52	40	32	I/O	I ² C clock – eUSCI_B0 I ² C mode
	UCB0SDA	L6	51	39	31	I/O	I ² C data – eUSCI_B0 I ² C mode
	UCB1SCL	K7	54	42	_	I/O	I ² C clock – eUSCI_B1 I ² C mode
120	UCB1SDA	L7	53	41	_	I/O	I ² C data – eUSCI_B1 I ² C mode
l ² C	UCB2SCL	B5	14	10	_	I/O	I ² C clock – eUSCI_B2 I ² C mode
	UCB2SDA	A5	13	9	_	I/O	I ² C data – eUSCI_B2 I ² C mode
	UCB3SCL	F10	70	_	_	I/O	I ² C clock – eUSCI_B3 I ² C mode
	UCB3SDA	F8	69	_	_	I/O	I ² C data – eUSCI_B3 I ² C mode



FULLOTION			PIN I	10.(1)		PIN	DESCRIPTION	
FUNCTION	SIGNAL NAME	ZVW	PN	PM	RGZ	TYPE ⁽²⁾		
	AGND	B10 A11	_	_	_	Р	Analog ground	
	AVCC1	B11	80	64	48	Р	Analog power supply	
	AVSS1	C11	79	63	47	Р	Analog ground supply	
	AVSS2	D10	76	60	44	Р	Analog ground supply	
	AVSS3	E10	73	57	41	Р	Analog ground supply	
Power	DGND	A1 K2 K10 L1 L11	-	-	_	Р	Digital ground	
	DVCC1	L10	61	49	37	Р	Digital power supply	
	DVCC2	А3	20	16	_	Р	Digital power supply	
	DVCC3	K1	40	_	_	Р	Digital power supply	
	DVSS1	L9	60	48	36	Р	Digital ground supply	
	DVSS2	A2	19	15	_	Р	Digital ground supply	
	DVSS3	J1	39	_	_	Р	Digital ground supply	
	QFN Pad	_	_	-	Pad	Р	QFN package exposed thermal pad. TI recommends connection to V_{SS} .	
RTC	RTCCLK	A10	1	1	1	0	RTC clock calibration output (not available on MSP430FR5x5x devices)	



		PIN NO. ⁽¹⁾				•	
FUNCTION	SIGNAL NAME	ZVW	PN	PM	RGZ	PIN TYPE ⁽²⁾	DESCRIPTION
	UCA0CLK	B4	18	14	11	I/O	Clock signal input – eUSCI_A0 SPI slave mode Clock signal output – eUSCI_A0 SPI master mode
	UCA0SIMO	L2	41	32	24	I/O	Slave in/master out – eUSCI_A0 SPI mode
	UCA0SOMI	L3	42	33	25	I/O	Slave out/master in – eUSCI_A0 SPI mode
	UCA0STE	В3	17	13	10	I/O	Slave transmit enable – eUSCI_A0 SPI mode
	UCA1CLK	K11	64	52	40	I/O	Clock signal input – eUSCI_A1 SPI slave mode Clock signal output – eUSCI_A1 SPI master mode
	UCA1SIMO	G4	35	28	20	I/O	Slave in/master out – eUSCI_A1 SPI mode
	UCA1SOMI	H1	36	29	21	I/O	Slave out/master in – eUSCI_A1 SPI mode
	UCA1STE	J11	63	51	39	I/O	Slave transmit enable – eUSCI_A1 SPI mode
	UCA2CLK	G10	67	55	_	I/O	Clock signal input – eUSCI_A2 SPI slave mode Clock signal output – eUSCI_A2 SPI master mode
	UCA2SIMO	J10	65	53	_	I/O	Slave in/master out – eUSCI_A2 SPI mode
	UCA2SOMI	H10	66	54	-	I/O	Slave out/master in – eUSCI_A2 SPI mode
	UCA2STE	G8	68	56	_	I/O	Slave transmit enable – eUSCI_A2 SPI mode
	UCA3CLK	A6	10	_	_	I/O	Clock signal input – eUSCI_A3 SPI slave mode Clock signal output – eUSCI_A3 SPI master mode
	UCA3SIMO	D8	8	_	_	I/O	Slave in/master out – eUSCI_A3 SPI mode
SPI	UCA3SOMI	D7	9	_	_	I/O	Slave out/master in – eUSCI_A3 SPI mode
	UCA3STE	В6	11	-	_	I/O	Slave transmit enable – eUSCI_A3 SPI mode
	UCB0CLK	K3	43	34	26	I/O	Clock signal input – eUSCI_B0 SPI slave mode Clock signal output – eUSCI_B0 SPI master mode
	UCB0SIMO	L6	51	39	31	I/O	Slave in/master out – eUSCI_B0 SPI mode
	UCB0SOMI	K6	52	40	32	I/O	Slave out/master in – eUSCI_B0 SPI mode
	UCB0STE	A4	16	12	9	I/O	Slave transmit enable – eUSCI_B0 SPI mode
	UCB1CLK	K8	55	43	-	I/O	Clock signal input – eUSCI_B1 SPI slave mode Clock signal output – eUSCI_B1 SPI master mode
	UCB1SIMO	L7	53	41	-	I/O	Slave in/master out – eUSCI_B1 SPI mode
	UCB1SOMI	K7	54	42	-	I/O	Slave out/master in – eUSCI_B1 SPI mode
	UCB1STE	L8	56	44	_	I/O	Slave transmit enable – eUSCI_B1 SPI mode
	UCB2CLK	D1	25	21	_	I/O	Clock signal input – eUSCI_B2 SPI slave mode Clock signal output – eUSCI_B2 SPI master mode
	UCB2SIMO	A5	13	9	_	I/O	Slave in/master out – eUSCI_B2 SPI mode
	UCB2SOMI	B5	14	10	_	I/O	Slave out/master in – eUSCI_B2 SPI mode
	UCB2STE	D4	26	22	_	I/O	Slave transmit enable – eUSCI_B2 SPI mode
	UCB3CLK	E8	71	-	_	I/O	Clock signal input – eUSCI_B3 SPI slave mode Clock signal output – eUSCI_B3 SPI master mode
	UCB3SIMO	F8	69	-	-	I/O	Slave in/master out – eUSCI_B3 SPI mode
	UCB3SOMI	F10	70	-	-	I/O	Slave out/master in – eUSCI_B3 SPI mode
	UCB3STE	C10	72	-	_	I/O	Slave transmit enable – eUSCI_B3 SPI mode
System	NMI	J2	38	31	23	I	Nonmaskable interrupt input
	RST	J2	38	31	23	ı	Reset input active low



FUNCTION			PIN NO. ⁽¹⁾				
	SIGNAL NAME	ZVW	PN	PM	RGZ	PIN TYPE ⁽²⁾	DESCRIPTION
Timer	TA0.0	L6	51	39	31	I/O	TA0 CCR0 capture: CCI0A input, compare: Out0
	TA0.0	J11	63	51	39	I/O	TA0 CCR0 capture: CCI0B input, compare: Out0
	TA0.1	A10	1	1	1	I/O	TA0 CCR1 capture: CCI1A input, compare: Out1
	TA0.2	A9	2	2	2	I/O	TA0 CCR2 capture: CCI2A input, compare: Out2
	TA0CLK	В9	3	3	3	I	TA0 input clock
	TA1.0	K6	52	40	32	I/O	TA1 CCR0 capture: CCI0A input, compare: Out0
	TA1.0	K11	64	52	40	I/O	TA1 CCR0 capture: CCI0B input, compare: Out0
	TA1.1	В9	3	3	3	I/O	TA1 CCR1 capture: CCI1A input, compare: Out1
	TA1.2	A4	16	12	9	I/O	TA1 CCR2 capture: CCI2A input, compare: Out2
	TA1CLK	A9	2	2	2	1	TA1 input clock
	TA4.0	E1	27	23	_	I/O	TA4 CCR0 capture: CCI0B input, compare: Out0
	TA4.0	G10	67	55	_	I/O	TA4 CCR0 capture: CCI0A input, compare: Out0
	TA4.1	D4	26	22	_	I/O	TA4CCR1 capture: CCl1B input, compare: Out1
	TA4.1	G8	68	56	_	I/O	TA4 CCR1 capture: CCI1A input, compare: Out1
	TA4CLK	K8	55	43	_	I	TA4 input clock
	TB0.0	G4	35	28	20	I/O	TB0 CCR0 capture: CCI0B input, compare: Out0
	TB0.0	L3	42	33	25	I/O	TB0 CCR0 capture: CCI0A input, compare: Out0
	TB0.1	В3	17	13	10	I/O	TB0 CCR1 capture: CCI1A input, compare: Out1
	TB0.1	H1	36	29	21	0	TB0 CCR1 compare: Out1
	TB0.2	B4	18	14	11	I/O	TB0 CCR2 capture: CCI2A input, compare: Out2
	TB0.2	K3	43	34	26	0	TB0 CCR2 compare: Out2
	TB0.3	K5	47	35	27	I/O	TB0 CCR3 capture: CCI3A input, compare: Out3
	TB0.3	L6	51	39	31	I/O	TB0 CCR3 capture: CCI3B input, compare: Out3
	TB0.4	L5	48	36	28	I/O	TB0 CCR4 capture: CCI4A input, compare: Out4
	TB0.4	K6	52	40	32	I/O	TB0 CCR4 capture: CCI4B input, compare: Out4
	TB0.5	H5	49	37	29	I/O	TB0 CCR5 capture: CCI5A input, compare: Out5
	TB0.5	H7	57	45	33	I/O	TB0CCR5 capture: CCI5B input, compare: Out5
	TB0.6	L2	41	32	24	I/O	TB0 CCR6 capture: CCI6B input, compare: Out6
	TB0.6	H6	50	38	30	I/O	TB0 CCR6 capture: CCI6A input, compare: Out6
	TB0CLK	L2	41	32	24	I	TB0 clock input
	TB0OUTH	B1 J10	21 65	17 53	12	I	Switch all PWM outputs high impedance input – TB0
UART	UCA0RXD	L3	42	33	25	ı	Receive data – eUSCI_A0 UART mode
	UCA0TXD	L2	41	32	24	0	Transmit data – eUSCI A0 UART mode
	UCA1RXD	H1	36	29	21	I	Receive data – eUSCI_A1 UART mode
	UCA1TXD	G4	35	28	20	0	Transmit data – eUSCI A1 UART mode
	UCA2RXD	H10	66	54	_	I	Receive data – eUSCI_A2 UART mode
	UCA2TXD	J10	65	53	_	0	Transmit data – eUSCI_A2 UART mode
	UCA3RXD	D7	9	_	_	I	Receive data – eUSCI A3 UART mode
	UCA3TXD	D8	8	_	_	0	Transmit data – eUSCI_A3 UART mode

⁽¹⁾ N/A = not available

⁽²⁾ I = input, O = output, P = power