



**American International University- Bangladesh (AIUB)**  
**Faculty of Engineering (EEE)**

<b>Course Name :</b>	Digital Logic Design	<b>Course Code :</b>	EEE 2206
<b>Semester :</b>	Summer 18-19	<b>Sec :</b>	C
<b>Lab Instructor :</b>	MD. Sajid Hossain		

<b>Experiment No :</b>	07
<b>Experiment Name :</b>	<b>Design of Multiplexer (MUX) and Demultiplexer (DEMUX).</b>

Group Members	ID	Name
	1. 16-31954-2	Alam, Md Nazmul
	2. 17-33096-1	Hossain, Rubyet
	3. 17-33513-1	Anna, Md Aolad Hossain
	4. 17-33596-1	Faisal, Md. Sajid Bin
	5. 17-33469-1	Munem, Mohammad Afzar All Munem
	6. 17-34133-1	Hannan, Md. Abdul
	7. 17-34153-1	Anik, Md. Raisul Islam

<b>Performance Date :</b>	<b>23-7-2019</b>	<b>Due Date :</b>	<b>7-8-2019</b>
---------------------------	------------------	-------------------	-----------------

**Marking Rubrics (to be filled by Lab Instructor)**

Category	Proficient [4]	Good [3]	Acceptable [2]	Unacceptable [1]	Secured Marks
<b>Theoretical Background, Methods &amp; procedures sections</b>	All information, measures and variables are provided and explained.	All Information provided that is sufficient, but more explanation is needed.	Most information correct, but some information may be missing or inaccurate.	Much information missing and/or inaccurate.	
<b>Results</b>	All of the criteria are met; results are described clearly and accurately;	Most criteria are met, but there may be some lack of clarity and/or incorrect information.	Experimental results don't match exactly with the theoretical values and/or analysis is unclear.	Experimental results are missing or incorrect;	
<b>Discussion</b>	Demonstrates thorough and sophisticated understanding. Conclusions drawn are appropriate for analyses;	Hypotheses are clearly stated, but some concluding statements not supported by data or data not well integrated.	Some hypotheses missing or misstated; conclusions not supported by data.	Conclusions don't match hypotheses, not supported by data; no integration of data from different sources.	
<b>General formatting</b>	Title page, placement of figures and figure captions, and other formatting issues all correct.	Minor errors in formatting.	Major errors and/or missing information.	Not proper style in text.	
<b>Writing &amp; organization</b>	Writing is strong and easy to understand; ideas are fully elaborated and connected; effective transitions between sentences; no typographic, spelling, or grammatical errors.	Writing is clear and easy to understand; ideas are connected; effective transitions between sentences; minor typographic, spelling, or grammatical errors.	Most of the required criteria are met, but some lack of clarity, typographic, spelling, or grammatical errors are present.	Very unclear, many errors.	
<b>Comments:</b>				<b>Total Marks (Out of 20):</b>	

## **Title:** Design of Multiplexer (MUX) and Demultiplexer (DEMUX).

### **Introduction:**

We had been learnt how to design and implement multiplexers (MUX) and demultiplexers (DEMUX) of different sizes using basic logic gates from this experiment. By using smaller multiplexers we had also learnt how to construct bigger multiplexer.

### **Theory and Methodology:**

A multiplexer (or mux) is a device that selects one of several inputs and forwards the selected input into a single line. A multiplexer of  $2^n$  inputs has  $n$  selection lines, which are used to select which input has to be sent to the output. A multiplexer is also called a data selector.

A demultiplexer (or demux) is a device taking a single input and selecting one of many data-output-lines, which is connected to the single input.

### **Multiplexer:**

In computer system, it is often necessary to choose data from exactly one of a number of possible sources. Suppose that there are four sources of data, provided as input signals  $D_0$ ,  $D_1$ ,  $D_2$  and  $D_3$ . The values of these signals change in time, perhaps at regular intervals. We want to design a circuit that produces an output that has the same value as either  $D_0$  or  $D_1$  or  $D_2$  or  $D_3$ , dependent on the values of two selection pins  $S_1$  and  $S_0$ . Here, the number of selection pin is two. Four combinations are possible using these two selection pins  $S_1$  and  $S_0$ , such as  $(S_1, S_0) = (0,0), (0,1), (1,0), (1,1)$ . Each combination is dedicated for each input. Let us consider the output variable is  $f$ . Now if  $S_1 = 0$  and  $S_0 = 0$  then  $f = D_0$ , if  $S_1 = 0$  and  $S_0 = 1$  then  $f = D_1$ , if  $S_1 = 1$  and  $S_0 = 0$  then  $f = D_2$  and if  $S_1 = 1$  and  $S_0 = 1$  then  $f = D_3$ .

It is important to know that there is a relationship between the number of input and the number of selection pins. If the number of selection pin of a MUX is  $n$ , then maximum  $2^n$  inputs are possible for that MUX. And the MUX will be called as  $2^n$ to1 line MUX. The MUX we are going to design is a 4to1 MUX. There could be also 2to1 MUX, 8to1 MUX, 16to1 MUX etc.

For our design, there are 4 inputs and 2 selection pins. So actually we have 6 inputs. Now if we draw the truth table for 6 different inputs, there will be 64 input combinations. But fortunately we can do it in a more convenient way as given below.

***Table:1***


$S_1$	$S_0$	$f$
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$

1	1	D <sub>3</sub>
---	---	----------------

From the above truth table, we can write the function as given below.

$$f = 100 + 110 + 102 + 103 \dots (1)$$

The logic circuit of the equation (1) is given in figure 1.



**Figure1: 4to1 Multiplexer**

### Demultiplexer:

A Demultiplexer or Demux is opposite to the multiplexer. It has only one input and several outputs and one or more selection pins. Depending on the combination of selection input, the data input will be routed to one of many outputs. Other inputs will be low. Depending on the number of output, demultiplexers are termed as 1to2, 1to4 and 1to8 demultiplexers etc. If the number of selection pin is n, then maximum  $2^n$  outputs can be accommodated.

We are going to design a 1to4 line demux having an input D<sub>in</sub>, two selection pins S<sub>1</sub> and S<sub>0</sub> and four outputs D<sub>0</sub>, D<sub>1</sub>, D<sub>2</sub> and D<sub>3</sub>. Now if S<sub>1</sub> = 0 and S<sub>0</sub> = 0 then D<sub>0</sub> = D<sub>in</sub>, if S<sub>1</sub> = 0 and S<sub>0</sub> = 1 then D<sub>1</sub> = D<sub>in</sub>, if S<sub>1</sub> = 1 and S<sub>0</sub> = 0 then D<sub>2</sub> = D<sub>in</sub> and if S<sub>1</sub> = 1 and S<sub>0</sub> = 1 then D<sub>3</sub> = D<sub>in</sub>. We can draw the truth table as given below.

**Table:2**

S <sub>1</sub>	S <sub>0</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	0	D <sub>in</sub>	0	0	0
0	1	0	D <sub>in</sub>	0	0

1	0	0	0	$D_{in}$	0
1	1	0	0	0	$D_{in}$

From the above truth table we can write the functions for  $D_0$ ,  $D_1$ ,  $D_2$  and  $D_3$  as given below.

$$D_0 = \overline{S_1} \overline{S_0} D_{in} \quad \dots (2)$$

$$D_1 = \overline{S_1} S_0 D_{in} \quad \dots (3)$$

The circuit for 1to4 line demux is given below.




Figure 2: 1 to 4 Demultiplexer

It is also possible to construct 4to1 multiplexer (and 1to4 demultiplexer) using 2to1 multiplexers (1to2 demultiplexers) only. Figure 3 and figure 4 show the construction of 4to1 multiplexer using 2to1 multiplexers and 1to4 demultiplexer using 1to2 demultiplexers only.




Figure 3: 4to1 multiplexer using 2to1 multiplexers.




Figure 4: 1to4 demultiplexer using 1to2 dmultiplexers.

#### Apparatus:

1. NOT Gate - IC 7404
2. AND Gate - IC 7408
3. OR Gate - IC 7408

#### Experimental Procedure:

1. Connected the circuit according to the figures.
2. Used the toggle switches on the trainer board for providing input signal to the circuits. Connected the outputs to the LEDs on the trainer board.
3. Applied the input signals and observe and note the corresponding output signals.

**Simulation & Measurement:**

Data table:

S1	S2	f
0	0	D0
0	1	D1
1	0	D2
1	1	D3







Table:


S1	S0	D0	D1	D2	D3
0	0	Din	0	0	0
0	1	0	Din	0	0
1	0	0	0	Din	0
1	1	0	0	0	Din












### Result & Discussion:

The experiment was successfully conducted. We have seen the operation of multiplexer (MUX) and de-multiplexer (DEMUX). For the multiplexer it was showing the corresponding output as shown in the first truth table. Also demultiplexer was showing results like the 2<sup>nd</sup> truth table. Demultiplexer acts like a decoder. Overall the circuits were implemented successfully and it was a successful experiment.


### Questions for report writing:

Design and simulate the following circuits.


- 1) 8to1 multiplexer using basic logic gates.




- 2) 8to1 multiplexer using 4to1 and/or 2to1 multiplexers.



3) 1to8 demultiplexer using basic logic gates.



4) 1to8 demultiplexer using 1to4 and/or 1to2 demultiplexers.



## Conclusions:

It had been initially set by interpreting the data and determining the extent to which the experiment had been successful in complying with the goal. We had to discuss about any mistake while conducting the investigation and described ways the study could have been improved which might had made by us.

## Appendices:

### IC configurations:

<table><tr><td>01</td><td>1A</td><td>Vcc</td><td>14</td></tr><tr><td>02</td><td>1B</td><td>4B</td><td>13</td></tr><tr><td>03</td><td>1Y</td><td>4A</td><td>12</td></tr><tr><td>04</td><td>2A</td><td>4Y</td><td>11</td></tr><tr><td>05</td><td>2B</td><td>3B</td><td>10</td></tr><tr><td>06</td><td>2Y</td><td>3A</td><td>09</td></tr><tr><td>07</td><td>GND</td><td>3Y</td><td>08</td></tr></table> <p>7400</p>	01	1A	Vcc	14	02	1B	4B	13	03	1Y	4A	12	04	2A	4Y	11	05	2B	3B	10	06	2Y	3A	09	07	GND	3Y	08	<table><tr><td>01</td><td>1Y</td><td>Vcc</td><td>14</td></tr><tr><td>02</td><td>1A</td><td>4Y</td><td>13</td></tr><tr><td>03</td><td>1B</td><td>4B</td><td>12</td></tr><tr><td>04</td><td>2Y</td><td>4A</td><td>11</td></tr><tr><td>05</td><td>2A</td><td>3Y</td><td>10</td></tr><tr><td>06</td><td>2B</td><td>3B</td><td>09</td></tr><tr><td>07</td><td>GND</td><td>3A</td><td>08</td></tr></table> <p>7402</p>	01	1Y	Vcc	14	02	1A	4Y	13	03	1B	4B	12	04	2Y	4A	11	05	2A	3Y	10	06	2B	3B	09	07	GND	3A	08	<table><tr><td>01</td><td>1A</td><td>Vcc</td><td>14</td></tr><tr><td>02</td><td>1Y</td><td>6A</td><td>13</td></tr><tr><td>03</td><td>2A</td><td>6Y</td><td>12</td></tr><tr><td>04</td><td>2Y</td><td>5A</td><td>11</td></tr><tr><td>05</td><td>3A</td><td>5Y</td><td>10</td></tr><tr><td>06</td><td>3Y</td><td>4A</td><td>09</td></tr><tr><td>07</td><td>GND</td><td>4Y</td><td>08</td></tr></table> <p>7404</p>	01	1A	Vcc	14	02	1Y	6A	13	03	2A	6Y	12	04	2Y	5A	11	05	3A	5Y	10	06	3Y	4A	09	07	GND	4Y	08
01	1A	Vcc	14																																																																																			
02	1B	4B	13																																																																																			
03	1Y	4A	12																																																																																			
04	2A	4Y	11																																																																																			
05	2B	3B	10																																																																																			
06	2Y	3A	09																																																																																			
07	GND	3Y	08																																																																																			
01	1Y	Vcc	14																																																																																			
02	1A	4Y	13																																																																																			
03	1B	4B	12																																																																																			
04	2Y	4A	11																																																																																			
05	2A	3Y	10																																																																																			
06	2B	3B	09																																																																																			
07	GND	3A	08																																																																																			
01	1A	Vcc	14																																																																																			
02	1Y	6A	13																																																																																			
03	2A	6Y	12																																																																																			
04	2Y	5A	11																																																																																			
05	3A	5Y	10																																																																																			
06	3Y	4A	09																																																																																			
07	GND	4Y	08																																																																																			
<table><tr><td>01</td><td>1A</td><td>Vcc</td><td>14</td></tr><tr><td>02</td><td>1B</td><td>4B</td><td>13</td></tr><tr><td>03</td><td>1Y</td><td>4A</td><td>12</td></tr><tr><td>04</td><td>2A</td><td>4Y</td><td>11</td></tr><tr><td>05</td><td>2B</td><td>3B</td><td>10</td></tr><tr><td>06</td><td>2Y</td><td>3A</td><td>09</td></tr><tr><td>07</td><td>GND</td><td>3Y</td><td>08</td></tr></table> <p>7408</p>	01	1A	Vcc	14	02	1B	4B	13	03	1Y	4A	12	04	2A	4Y	11	05	2B	3B	10	06	2Y	3A	09	07	GND	3Y	08	<table><tr><td>01</td><td>1A</td><td>Vcc</td><td>14</td></tr><tr><td>02</td><td>1B</td><td>4B</td><td>13</td></tr><tr><td>03</td><td>1Y</td><td>4A</td><td>12</td></tr><tr><td>04</td><td>2A</td><td>4Y</td><td>11</td></tr><tr><td>05</td><td>2B</td><td>3B</td><td>10</td></tr><tr><td>06</td><td>2Y</td><td>3A</td><td>09</td></tr><tr><td>07</td><td>GND</td><td>3Y</td><td>08</td></tr></table> <p>7432</p>	01	1A	Vcc	14	02	1B	4B	13	03	1Y	4A	12	04	2A	4Y	11	05	2B	3B	10	06	2Y	3A	09	07	GND	3Y	08	<table><tr><td>01</td><td>1A</td><td>Vcc</td><td>14</td></tr><tr><td>02</td><td>1B</td><td>4B</td><td>13</td></tr><tr><td>03</td><td>1Y</td><td>4A</td><td>12</td></tr><tr><td>04</td><td>2A</td><td>4Y</td><td>11</td></tr><tr><td>05</td><td>2B</td><td>3B</td><td>10</td></tr><tr><td>06</td><td>2Y</td><td>3A</td><td>09</td></tr><tr><td>07</td><td>GND</td><td>3Y</td><td>08</td></tr></table> <p>7486</p>	01	1A	Vcc	14	02	1B	4B	13	03	1Y	4A	12	04	2A	4Y	11	05	2B	3B	10	06	2Y	3A	09	07	GND	3Y	08
01	1A	Vcc	14																																																																																			
02	1B	4B	13																																																																																			
03	1Y	4A	12																																																																																			
04	2A	4Y	11																																																																																			
05	2B	3B	10																																																																																			
06	2Y	3A	09																																																																																			
07	GND	3Y	08																																																																																			
01	1A	Vcc	14																																																																																			
02	1B	4B	13																																																																																			
03	1Y	4A	12																																																																																			
04	2A	4Y	11																																																																																			
05	2B	3B	10																																																																																			
06	2Y	3A	09																																																																																			
07	GND	3Y	08																																																																																			
01	1A	Vcc	14																																																																																			
02	1B	4B	13																																																																																			
03	1Y	4A	12																																																																																			
04	2A	4Y	11																																																																																			
05	2B	3B	10																																																																																			
06	2Y	3A	09																																																																																			
07	GND	3Y	08																																																																																			