

## Introduction

A System-on-Chip (SoC) is one of the most important innovations in modern electronics. It integrates the major components of a computing system—processor, memory, input/output peripherals, and communication interconnect—onto a single chip. Instead of using separate chips for each function, an SoC combines everything together, leading to higher efficiency, compact design, and cost savings.

SoCs are everywhere today: in smartphones, IoT devices, laptops, cars, industrial controllers, and even household gadgets. Learning SoC design provides a strong foundation for VLSI and embedded systems engineering.

### What is a System-on-Chip?

A System-on-Chip is essentially a complete system built on silicon. It is designed to execute instructions, store and transfer data, communicate with external devices, and manage power efficiently—all within one chip.

The main advantages of SoCs are:

- **Compactness** – fewer chips on a PCB, reducing size and complexity.
- **Performance** – on-chip communication is faster than board-level connections.
- **Power efficiency** – essential for portable and embedded devices.
- **Lower cost** – integrating multiple functions into one die reduces manufacturing and packaging expenses.

### Components of a Typical SoC

1. **CPU / Processor**
  - Acts as the brain of the SoC.
  - Executes instructions, performs arithmetic and logical operations, and controls the system.
2. **Memory Subsystem**
  - Stores instructions and data for execution.
  - Includes RAM, ROM, cache, and sometimes flash.
  - Interfaces may also connect to external DRAM.
3. **Peripherals / Input-Output Devices**
  - Enable communication with the outside world.
  - Examples: UART for serial communication, GPIO pins for simple I/O, timers, interrupt controllers, SPI and I<sup>2</sup>C for device communication.
4. **Interconnect**
  - The communication backbone of the SoC.
  - Connects CPU, memory, and peripherals together.
  - Can be a bus or more advanced forms like Network-on-Chip (NoC).
5. **Other Supporting Modules**
  - Clock and reset circuits for synchronization.
  - Power management units for energy efficiency.
  - DMA (Direct Memory Access) controllers for high-speed transfers.
  - Debug and monitoring units for verification and testing.

### Why BabySoC?

A full industrial SoC contains dozens of processors, large amounts of memory, complex buses, accelerators, and hundreds of peripherals. Such complexity can be overwhelming for beginners.

BabySoC is a simplified version of an SoC created for learning purposes. Its advantages include:

- **Simplification** – only the core blocks (CPU, memory, minimal peripherals, interconnect) are included.

- Focus on fundamentals – helps me understand the relationship between the CPU, memory, and peripherals without unnecessary complexity.
- Hands-on practice – small enough to model and simulate using open-source tools.
- Stepping stone – prepares me to move confidently into RTL design, verification, and eventually physical design.

In short, BabySoC acts as the training ground where I can experiment, make mistakes, and build confidence before exploring larger SoC projects.

### Role of Functional Modelling

Before diving into Register-Transfer Level (RTL) coding and physical design, it is essential to check if the SoC concept works as expected. This is where functional modelling plays a critical role.

From my understanding, functional modelling means building a high-level behavioral model of the system and verifying:

- Whether the architecture performs the intended operations.
- How the CPU interacts with memory and peripherals.
- Whether the interconnect properly transfers data.
- How control and data flow behave in different conditions.

### Importance of Functional Modelling

1. Validates system behavior early – reduces risk before expensive stages.
2. Speeds up design exploration – allows experimenting with bus widths, memory sizes, and peripheral configurations.
3. Catches errors early – helps avoid costly mistakes in RTL or layout.
4. Acts as a golden reference – provides a baseline for later verification.
5. Faster simulation – since timing details are abstracted, iterations are quicker.

### Tools for Functional Modelling

To perform this task, I use:

- Icarus Verilog – an open-source simulator that compiles and executes Verilog code, allowing me to model the BabySoC and check its functionality.
- GTKWave – a waveform viewer that helps me visualize signal transitions, timing, and data transfers between components.

With these tools, I can simulate BabySoC behavior, analyze how instructions are executed, and debug issues in the design.

### Conclusion

Through this exercise, I learned that SoC design is all about integration, communication, and efficiency. By breaking down an SoC into its components and working with BabySoC, I can clearly see how the CPU, memory, and peripherals work together.

Functional modelling provides me with a safe environment to test, validate, and understand the design before committing to detailed RTL and physical design. This not only strengthens my fundamentals but also prepares me for the upcoming stages in the SoC design journey.