





Note: LVC logic is 5V tolerant, even when supplied with 3.3V  
Input voltage range is 0...5.5V with a high detected around 2V, depending on the chip used.




- refined silk-screen, channel numbers where not visible when populating a right angle pin header, added text "Boot"
- added a right angle footprint to X100
- removed the SWD debug header
- changed L100 inductor to RP2350 official type AOTA-B201610S3R3-101-T
- changed V100 crystal to RP2350 official type ABM8-272-T3
- change crystal load capacitors to match ABM8-272-T3
- BOM optimization: decreased AVDD series resistor to 27R to have one position less in the BOM
- added 100k pulldown resistors to prevent unused inputs from floating

15pF/0402 = JLCPCB C1548  
100nF/0402 = JLCPCB C1525  
4.7μF/0402 = JLCPCB C23733  
3.3μH = JLCPCB C42411119  
12MHz = JLCPCB C20625731  
USB-C = JLCPCB C2765186  
74LVC2G17 = JLCPCB C10429

Hardware contribution for this project:  
<https://github.com/gusmanb/logicanalyzer>



Project: 8x Logic Analyzer  
Revision: 2  
Date: 17.08.2025  
Copyright: Rudolph Riedel  
License: MIT



44.00mm

28.00mm

