

B11901022 丁睿濂

B11901023 林靖軒

B11901030 劉代恩


## 1. File Structure

```
/team09_final
├ team09_final_report.pdf
├ team09_final_presentation.pdf
└ /src
    ├── /ADS
    │   └ ads1115_controller.v
    ├── /DE2-115
    │   ├── DE2_115.sv
    │   ├── Debounce.sv
    │   └ hex_display.v
    ├── /Ethernet
    │   ├── arp.v
    │   ├── arp_cache.v
    │   ├── arp_eth_rx.v
    │   ├── arp_eth_tx.v
    │   ├── axis_gmii_rx.v
    │   ├── axis_gmii_tx.v
    │   ├── eth_arb_mux.v
    │   ├── eth_axis_rx.v
    │   ├── eth_axis_tx.v
    │   ├── eth_mac_1g.v
    │   ├── eth_mac_1g_rgmii.v
    │   ├── eth_mac_1g_rgmii_fifo.v
    │   ├── eth_mux.v
    │   ├── Ethernet.v
    │   ├── iddr.v
    │   ├── ip.v
    │   ├── ip_arc_mux.v
    │   ├── ip_complete.v
    │   ├── ip_eth_rx.v
    │   ├── ip_eth_tx.v
    │   ├── ip_mux.v
    │   ├── lfsr.v
    │   └ oddr.v
```


- |   └ rgmii\_phy\_if.v
- |   └ ssio\_ddr\_in.v
- |   └ ssio\_ddr\_out.v
- |   └ udp.v
- |   └ udp\_checksum\_gen.v
- |   └ udp\_complete.v
- |   └ udp\_ip\_rx.v
- |   └ udp\_ip\_tx.v
- |   └ UDP\_parser.v
- |   └ /lib
  - |       └ arbiter.v
  - |       └ axis\_async\_fifo.v
  - |       └ axis\_async\_fifo\_adapter.v
  - |       └ axis\_fifo.v
  - |       └ priority\_encoder.v
  - |       └ sync\_reset.v
- |   └ /python
  - |       └ send\_video.py
- |   └ /Sdram
  - |       └ command.v
  - |       └ control\_interface.v
  - |       └ sdr\_data\_path.v
  - |       └ Sdram\_Control.v
  - |       └ Sdram\_Params.h
  - |       └ sdram\_pll.v
  - |       └ Sdram\_RD\_FIFO.v
  - |       └ Sdram\_WR\_FIFO.v
- |   └ /SpeedCtrl
  - |       └ SpeedCtrl.sv
- |   └ /VGA
  - |       └ Distance\_display.v
  - |       └ Letter\_cm\_display.v
  - |       └ Minus\_display.v
  - |       └ Reset\_Delay.v
  - |       └ Speed\_display.h
  - |       └ Time\_display.v
  - |       └ VGA\_Controller.h
  - |       └ VGA\_Param.h

## 2. System Architecture


### (1) Block Diagram




Whole System



VGA




Ethernet





SDRAM

## (2) Data Path




## 3. Hardware Scheduling

### (1) Finite State Machine



## (2) Flow Chart



## 4. Fitter Summary

Fitter Summary	
Fitter Status	Successful - Sat Jun 14 14:29:53 2025
Quartus II 64-Bit Version	15.0.0 Build 145 04/22/2015 SJ Full Version
Revision Name	DE2_115
Top-level Entity Name	DE2_115
Family	Cyclone IV E
Device	EP4CE115F29C7
Timing Models	Final
Total logic elements	13,326 / 114,480 ( 12 % )
Total combinational functions	11,408 / 114,480 ( 10 % )
Dedicated logic registers	5,211 / 114,480 ( 5 % )
Total registers	5223
Total pins	480 / 529 ( 91 % )
Total virtual pins	0
Total memory bits	451,072 / 3,981,312 ( 11 % )
Embedded Multiplier 9-bit elements	0 / 532 ( 0 % )
Total PLLs	3 / 4 ( 75 % )

## 5. Timing Analyzer

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Flow Messages
- Flow Suppressed Messages
- Assembler
- TimeQuest Timing Analyzer
  - Summary
  - Parallel Compilation
  - SDC File List
  - Clocks

### Slow 1200mV 85C Model

- Fmax Summary
- Timing Closure Recommendations
- Setup Summary
- Hold Summary
- Recovery Summary
- Removal Summary
- Minimum Pulse Width Summary

### Worst-Case Timing Paths

- Setup: 'u6|altpll\_component|auto\_generated|pll1|clk[3]'
- Setup: 'altpll\_component|auto\_generated|pll1|clk[1]'
- Setup: 'altpll\_component|auto\_generated|pll1|clk[0]'
- Setup: 'enet0\_rx\_clk\_125m'
- Setup: 'enet0\_tx\_clk\_125m'
- Setup: 'altera\_reserved\_tck'
- Setup: 'CLOCK2\_50'
- Setup: 'pll|altpll\_0|sd1|pll7|clk[1]'
- Hold: 'altpll\_component|auto\_generated|pll1|clk[0]'
- Hold: 'pll|altpll\_0|sd1|pll7|clk[0]'
- Hold: 'enet0\_rx\_clk\_125m'

- Hold: 'enet0\_rx\_clk\_125m'
- Hold: 'u6|altpll\_component|auto\_generated|pll1|clk[3]'
- Hold: 'CLOCK2\_50'
- Hold: 'altera\_reserved\_tck'
- Hold: 'pll|altpll\_0|sd1|pll7|clk[1]'
- Hold: 'enet0\_tx\_clk\_125m'
- Hold: 'altpll\_component|auto\_generated|pll1|clk[1]'
- Recovery: 'enet0\_rx\_clk\_125m'
- Recovery: 'altpll\_component|auto\_generated|pll1|clk[0]'
- Recovery: 'altera\_reserved\_tck'
- Removal: 'altera\_reserved\_tck'
- Removal: 'altpll\_component|auto\_generated|pll1|clk[0]'
- Removal: 'enet0\_rx\_clk\_125m'
- Minimum Pulse Width: 'enet0\_rx\_clk\_125m'
- Minimum Pulse Width: 'altpll\_component|auto\_generated|pll1|clk[0]'
- Minimum Pulse Width: 'altpll\_component|auto\_generated|pll1|clk[1]'
- Minimum Pulse Width: 'enet0\_tx\_clk\_125m'
- Minimum Pulse Width: 'enet1\_rx\_clk\_125m'
- Minimum Pulse Width: 'pll|altpll\_0|sd1|pll7|clk[0]'
- Minimum Pulse Width: 'CLOCK2\_50'
- Minimum Pulse Width: 'CLOCK\_50'
- Minimum Pulse Width: 'altera\_reserved\_tck'
- Minimum Pulse Width: 'u6|altpll\_component|auto\_generated|pll1|clk[3]'
- Minimum Pulse Width: 'ENETCLK\_25'
- Minimum Pulse Width: 'pll|altpll\_0|sd1|pll7|clk[1]'

### Datasheet Report

### Metastability Summary

### Slow 1200mV 0C Model

- Fmax Summary
- Setup Summary
- Hold Summary
- Recovery Summary
- Removal Summary
- Minimum Pulse Width Summary

### Worst-Case Timing Paths

### Timing Closure Recommendations

#### Summary [hide details]

This design contains failing setup paths with a worst-case slack of -47.795 ns. Run [Report Timing Closure Recommendations](#) for recommendations on how to close setup timing. For recommendations for any particular path, click the appropriate link in the table below.

#### Top Failing Paths [hide details]

Slack	From	To	Recommendations
1 -47.795	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	<a href="#">Report recommendations for this path</a>
2 -47.794	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	<a href="#">Report recommendations for this path</a>
3 -47.794	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	<a href="#">Report recommendations for this path</a>
4 -47.793	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	<a href="#">Report recommendations for this path</a>
5 -47.792	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	<a href="#">Report recommendations for this path</a>

### Slow 1200mV 85C Model Setup Summary

	Clock	Slack	End Point TNS
1	u6 altpll_component auto_generated pll1 clk[3]	-47.795	-960.272
2	altpll_component auto_generated pll1 clk[1]	0.022	0.000
3	altpll_component auto_generated pll1 clk[0]	0.463	0.000
4	enet0_rx_clk_125m	0.857	0.000
5	pll altpll_0 sd1 pll7 clk[0]	2.503	0.000
6	enet0_tx_clk_125m	3.700	0.000
7	altera_reserved_tck	13.878	0.000
8	CLOCK2_50	15.331	0.000
9	pll altpll_0 sd1 pll7 clk[1]	4988.181	0.000

#### Slow 1200mV 85C Model Setup: u6|altpll\_component|auto\_generated|pll1|clk[3]

Slack	From Node	To Node	Launch Clock	Latch Clock	Relationship	Clock Skew	Data Delay
1 -47.795	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	88.065
2 -47.794	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	88.066
3 -47.794	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.894
4 -47.794	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.837
5 -47.794	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.835
6 -47.793	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.799
7 -47.792	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.798
8 -47.792	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.796
9 -47.792	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.729
10 -47.792	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.687
11 -47.791	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.668
12 -47.789	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.636
13 -47.787	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.628
14 -47.786	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.577
15 -47.786	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.571
16 -47.786	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.274	87.560
17 -47.786	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.530
18 -47.723	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.504
19 -47.200	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.471
20 -47.187	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.274	87.469
21 -47.174	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	87.446
22 -47.130	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.274	87.409
23 -47.030	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.274	87.302
24 -47.004	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.274	87.278
25 -45.820	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.344	86.162
26 -45.793	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.280	85.983
27 -45.648	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.345	85.991
28 -45.552	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.345	85.886
29 -45.542	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.345	85.885
30 -45.533	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.281	85.812
31 -45.444	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.345	85.794
32 -45.438	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.281	85.717
33 -45.427	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.281	85.706
34 -45.390	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.345	85.733
35 -45.320	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.281	85.605
36 -45.284	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.345	85.627
37 -45.275	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.281	85.534
38 -45.259	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.345	85.601
39 -45.218	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.272	85.489
40 -45.189	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.281	85.448
41 -45.143	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.281	85.422
42 -45.046	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.274	85.328
43 -45.001	VGA_Controller:vga_inst second_r[0]	VGA_Controller:vga_inst vGA_R[2]	u6 altpll_component auto_generated pll1 clk[3]	u6 altpll_component auto_generated pll1 clk[3]	<40.000	0.274	85.223

### Slow 1200mV 0C Model Fmax Summary

	Fmax	Restricted Fmax	Clock Name	Note
1	12.62 MHz	12.62 MHz	u6 altpll_component auto_generated pll1 clk[3]	
2	46.24 MHz	46.24 MHz	pll altpll_0 sd1 pll7 clk[1]	
3	50.56 MHz	50.56 MHz	altera_reserved_tck	
4	145.2 MHz	145.2 MHz	pll altpll_0 sd1 pll7 clk[0]	
5	146.31 MHz	146.31 MHz	altpll_component auto_generated pll1 clk[0]	
6	163.83 MHz	163.83 MHz	enet0_rx_clk_125m	
7	233.86 MHz	233.86 MHz	CLOCK2_50	

### Slow 1200mV 0C Model Setup Summary

	Clock	Slack	End Point TNS
1	u6 altpll_component auto_generated pll1 clk[3]	-39.266	-768.535
2	altpll_component auto_generated pll1 clk[1]	0.182	0.000
3	enet0_rx_clk_125m	0.874	0.000
4	altpll_component auto_generated pll1 clk[0]	1.165	0.000
5	pll altpll_0 sd1 pll7 clk[0]	3.113	0.000
6	enet0_tx_clk_125m	4.000	0.000
7	altera_reserved_tck	14.491	0.000
8	CLOCK2_50	15.724	0.000
9	pll altpll_0 sd1 pll7 clk[1]	4989.188	0.000







Minimum Pulse Width: 'altpll_component auto_generated pll1 clk[1]'
Minimum Pulse Width: 'enet0_tx_clk_125m'
Minimum Pulse Width: 'enet1_rx_clk_125m'
Minimum Pulse Width: 'enet1_tx_clk_125m'
Minimum Pulse Width: 'pll altpll_0 sd1 pll7 clk[0]'
Minimum Pulse Width: 'CLOCK2_50'
Minimum Pulse Width: 'CLOCK3_50'
Minimum Pulse Width: 'altera_reserved_tck'
Minimum Pulse Width: 'u6 altpll_component auto_generated pll1 clk[3]'
Minimum Pulse Width: 'ENETCLK_25'
Minimum Pulse Width: 'pll altpll_0 sd1 pll7 clk[1]'
> Datasheet Report
Metastability Summary
Multicorner Timing Analysis Summary
> Multicorner Datasheet Report Summary
> Advanced I/O Timing
> Clock Transfers
Report TCCS
Report RSKM
Unconstrained Paths
Messages

Multicorner Timing Analysis Summary						
	Clock	Setup	Hold	Recovery	Removal	Minimum Pulse Width
1	▼ Worst-case Slack	-47.795	0.116	1.651	0.557	3.379
1	CLOCK2_50	15.331	0.183	N/A	N/A	9.445
2	CLOCK3_50	N/A	N/A	N/A	N/A	16.000
3	CLOCK_50	N/A	N/A	N/A	N/A	9.574
4	ENETCLK_25	N/A	N/A	N/A	N/A	36.000
5	altera_reserved_tck	13.878	0.183	18.245	0.557	19.457
6	altpll_component auto_generated pll1 clk[0]	0.463	0.116	3.766	0.752	3.683
7	altpll_component auto_generated pll1 clk[1]	0.022	6.456	N/A	N/A	3.790
8	enet0_rx_clk_125m	0.518	0.142	1.651	0.824	3.379
9	enet0_tx_clk_125m	3.700	4.445	N/A	N/A	3.790
10	enet1_rx_clk_125m	N/A	N/A	N/A	N/A	4.000
11	enet1_tx_clk_125m	N/A	N/A	N/A	N/A	3.790
12	pll altpll_0 sd1 pll7 clk[0]	2.503	0.139	N/A	N/A	4.682
13	pll altpll_0 sd1 pll7 clk[1]	4988.181	0.180	N/A	N/A	4999.699
14	u6 altpll_component auto_generated pll1 clk[3]	-47.795	0.179	N/A	N/A	19.682
2	▼ Design-wide TNS	-960.272	0.0	0.0	0.0	0.0
1	CLOCK2_50	0.000	0.000	N/A	N/A	0.000
2	CLOCK3_50	N/A	N/A	N/A	N/A	0.000
3	CLOCK_50	N/A	N/A	N/A	N/A	0.000
4	ENETCLK_25	N/A	N/A	N/A	N/A	0.000
5	altera_reserved_tck	0.000	0.000	0.000	0.000	0.000
6	altpll_component auto_generated pll1 clk[0]	0.000	0.000	0.000	0.000	0.000
7	altpll_component auto_generated pll1 clk[1]	0.000	0.000	N/A	N/A	0.000
8	enet0_rx_clk_125m	0.000	0.000	0.000	0.000	0.000
9	enet0_tx_clk_125m	0.000	0.000	N/A	N/A	0.000
10	enet1_rx_clk_125m	N/A	N/A	N/A	N/A	0.000
11	enet1_tx_clk_125m	N/A	N/A	N/A	N/A	0.000
12	pll altpll_0 sd1 pll7 clk[0]	0.000	0.000	N/A	N/A	0.000
13	pll altpll_0 sd1 pll7 clk[1]	0.000	0.000	N/A	N/A	0.000
14	u6 altpll_component auto_generated pll1 clk[3]	-960.272	0.000	N/A	N/A	0.000

Unconstrained Paths			
	Property	Setup	Hold
1	Illegal Clocks	0	0
2	Unconstrained Clocks	1	1
3	Unconstrained Input Ports	28	28
4	Unconstrained Input Port Paths	43	43
5	Unconstrained Output Ports	88	88
6	Unconstrained Output Port Paths	187	187

## 6. Reflection and Feedback

### (1) Reflection

At the beginning of our final project, we assumed that implementing the basic functions would be relatively straightforward. However, we encountered a number of unexpected challenges as we began working through them.

We initially had a USB controller that could connect to the Nintendo Switch, but it did not adhere to any known protocol, making it difficult to interpret its communication patterns. As a result, we decided to build our own controller from scratch. We considered using a rotary encoder to detect input signals, but since it only measures relative motion rather than absolute position, we ultimately opted for a potentiometer. To process its output, we used the ADS1115 analog-to-digital converter, which communicates with the FPGA via the I<sup>2</sup>C protocol. Unfortunately, the ADS1115 datasheet lacked a clear explanation of the I<sup>2</sup>C communication details, so we relied on an Arduino library and a logic analyzer to decode the messages successfully.

Next, we tackled the Ethernet connection between the FPGA board and our PC. We followed instructions from a GitHub repository outlining how to implement Ethernet communication on an FPGA. However, our unfamiliarity with computer networking made it difficult to configure the settings and set up the necessary clock signals. After extensive trial and error, we managed to establish a connection. One limitation we encountered was our inability to control the timing of outbound messages from the FPGA. The original setup only allowed the FPGA to send a response immediately after receiving data from the PC. Although we could modify the content of the response, we couldn't decouple it from the timing of the incoming message. Our workaround was to have the PC transmit data at a higher frequency, enabling the FPGA to maintain near real-time communication.

Lastly, we worked on utilizing the SDRAM on the DE2-115 development board. Although we started with the board's sample code, we struggled to control the SDRAM's read and write addresses. As a result, we were only able to use it as a simple buffer. Our original plan was to regulate the output frame rate by selectively reading from specific addresses, but due to these limitations, we had to rely on a Python script to control the frame rate externally by adjusting the speed at which frames were sent.

Although we technically achieved all the intended functionalities, we had to employ several workarounds to overcome challenges we didn't fully understand. In the future, we hope to deepen our understanding of Ethernet communication and SDRAM operations so that we can leverage their full potential and design more robust systems.

## (2) Feedback

Over the course of this semester, we became more familiar with FPGA development and Verilog programming. However, we spent a significant amount of time trying to understand—and at times merely manage to implement—the Ethernet and SDRAM functionalities. To help future students overcome similar challenges more efficiently, we recommend that the TAs offer additional lectures or curated learning resources focused on these topics. This would greatly enhance our ability to implement complex features more effectively and with greater confidence.