Common Case

State Clock/ Clock Cycle	1	2	3	4	5	6	7	8	9
SRAM _addre ss	R14 G14	B14 R15	G15 B15	Y 18/19	U 12/13	V 12/13			
SRAM _read_ data							Y 18/19	U 12/13	V 12/13
SRAM _write _data	R14 G14	B14 R15	G15 B15						
SRAM _we_n	0(W)	0(W)	0(W)	1(R)	1(R)	1(R)	holdin g	holdin g	holdin g
R_eve n								16	
G_eve n									16
B_eve n							16		
R_odd								17	
G_odd									17
B_odd							17		
Y							Y18/1 9		
U'_eve n		U'16							
U'_odd				U'17					
U[(j+5) /2]								12	
U[(j+3) /2]								11	
U[(j+1)								10	

/2]									
U[(j-1)/								9	
U[(j-3)/ 2]								8	
U[(j-5)/ 2]								7	
V'_eve n			V'16						
V'_odd				V'17					
V[(j+5) /2]									12
V[(j+3) /2]									11
V[(j+1) /2]									10
V[(j-1)/ 2]									9
V[(j-3)/ 2]									8
V[(j-5)/ 2]									7
Ubuff							U13-	u13	
V buff							V13-		v13
Multipli cation	u(21*) U11/U6 v(21*) V11/V6	u(52*) U10/U 7 v(52*) V10/V7	u(159*) U9/U8 v(159*) V9/V8	E(Y) (76284 *Y16) O(Y) (76284 *Y17)	E(u')G (-2562 4*U'16) O(u')G (-2562 4*U'17)	E(u')B (13225 1*U'16) O(u')B (13225 1*U'17)	E(v')R (10459 5*V'16) O(v')R 10459 5*V'17)	E(v')G (-5328 1*V'16) O(v')G (-5328 1*V'17)	

Lead In

Lead in				_							
State Clock /Cloc k Cycle	0	1	2	3	4	5	6	7	8	9	10
SRA M_ad dress	Y0Y1	U0U1	V0V1	U2U3	V2V3						
SRA M_re ad_d ata				Y0Y1	U0U1	V0V1	U2U3	V2V3			
SRA M_wr ite_d ata											R0G 0
SRA M_w e_n	1	1	1	1	1	1	1	1	1	1	0
R								R0			
G									G0		
В										В0	
Y				Y0Y1							
U'					U0					U1	
U[(j+ 5)/2]							U3	V3			
U[(j-5)/2]					U0						
U[(j+ 3)/2]							U2	V2			
U[(j-3)/2]					U0						

U[(j+ 1)/2]			U1				
U[(j-1)/2]			U0				
V'				V0			
V[(j+ 5)/2]							
V[(j-5)/2]				V0			
V[(j+ 3)/2]							
V[(j-3)/2]				V0			
V[(j+ 1)/2]				V1			
V[(j-1)/2]				V0			

Lead out

State Clock/ Clock Cycle	1	2	3	4	5	6	7	8	9
SRAM _addre ss	R310 G310	B310 R311	G311 B310	Y 314/31 5	U 314/31 5	V 314/31 5			
SRAM _read_ data							Y 150/15 1	U 150/15 1	V 150/15 1
SRAM _write _data	R310 G310	B310 R311	G311 B310						
SRAM _we_n	0(W)	0(W)	0(W)	1(R)	1(R)	1(R)	holdin g	holdin g	holdin g
R_eve n								16	

G_eve n							16
B_eve n					16		
R_odd						17	
G_odd							17
B_odd					17		
Y					Y18/1 9		
U'_eve n	U'16						
U'_odd			U'17				
U[(j+5) /2]						12	
U[(j+3) /2]						11	
U[(j+1) /2]						10	
U[(j-1)/ 2]						9	
U[(j-3)/ 2]						8	
U[(j-5)/ 2]						7	
V'_eve n		V'16					
V'_odd			V'17				
V[(j+5) /2]							12
V[(j+3) /2]							11
V[(j+1) /2]							10

V[(j-1)/ 2]									9
V[(j-3)/ 2]									8
V[(j-5)/ 2]									7
Ubuff							U13		
V buff							V13		
Multipli cation	u(21*) U11/U6 v(21*) V11/V6	u(52*) U10/U 7 v(52*) V10/V7	u(159*) U9/U8 v(159*) V9/V8	E(Y) (76284 *Y16) O(Y) (76284 *Y17)	E(u')G (-2562 4*U'16) O(u')G (-2562 4*U'17)	E(u')B (13225 1*U'16) O(u')B (13225 1*U'17)	E(v')R (10459 5*V'16) O(v')R 10459 5*V'17)	E(v')G (-5328 1*V'16) O(v')G (-5328 1*V'17)	

Milestone 2 CC

State Clock/ Clock Cycle	1	2	3	4	5	6	7	8	9
SRAM _addre _ss									
SRAM _read_ data									
SRAM _write _data									

SRAM _we_n					
Addres s_0					
Data_i n_0					
Write_ en_0					
Data_ out_0					
Addres s_1					
Data_i n_1					
Write_ en_1					
Data_ out_1					
S					
S'					
С					