1

# Analysis and DSP Implementation of Multisampled Digital Control of Electrical Drives

Abstract—nothing yet
Index Terms—nothing yet

#### I. INTRODUCTION

FIELD oriented control (FOC) is a well-established strategy for the control of high performance electrical drives [1]. An essential part of this concept is the inner current control loop [2]. A prerequisite for the proper operation of the outer control loops is a precise and rapid digital current controller [3]. In order to achieve the desirable performance of the overall control system high current loop bandwidth is imperative [4]. Robustness at high output frequencies, along with a decoupled d and q axis transient operation is also required [4]–[6]. Digital control introduces delays due to the sampling process, execution time and digital pulse width modulation (DPWM) [2]. These delays limit the achievable bandwidths and motivate the direct discrete-time domain design of highperformance current controllers [7]. These limitations have inspired investigating multisampled PWM control, with purpose of enabling analog-like control bandwidths in digital systems. The multisampling approach relies on acquiring the control variables and updating the modulating waveform multiple times per switching period [8]. The concept of multisampled digital control offers significant reduction of the modulator delays and therefore is a promising solution for breaking the bandwidth limitations [9]. Besides improvements in dynamic perofrmance, MS-PWM is also reported to have a positive impact on the noise attenuation [10].

Synchronous rotating frame (SRF) PI controllers are the most frequently encountered current control concepts since they are simple and successfully cover the majority of the industry requirements [3], [7], [11]. With a proper parameter setting procedure, high bandwidths can be achieved [2], [3]. Nevertheless, their transient decoupling capability is rather limited, especially at high speeds [12]. On the other hand, model predictive dead-beat current controllers offer very fast transient response but at the cost of considerable performance degradation when parameter mismatch occurs [13], [14]. Since saturation and temperature variations are very often encountered in electrical drives, a simple dead-beat approach might lead to insufficient performance. An FPGA implementation of the robust multisampled dead-beat control has been proposed in [15]. Another promising current control approach is the discrete internal model principle (IMC) design [16]. Since no S domain based delay approximations are used, axes cross-coupling is inherently eliminated and high closed loop bandwidths can be achieved [17], [18]. Despite all of the benefits of feedback averaging, the addition of a moving average filter in feedback path can considerably degrade the

performance of the current control loop [18]. The IMC concept however, with some enhancements of the controller structure in terms of addition of differential compensator and advanced scheduling scheme, achieves very fast and robust current tracking even with MAF in the feedback path [19]. Further improvements in terms of active resistance feedback result in high disturbance rejection capability [20].

This paper analyzes the use of MS-PWM in discrete IMC based current controller, suitable for implementation on standard DSP platforms. The main goal of the paper is to demonstrate a current control structure, which offers improved dynamic response and high noise suppression compared to the state-of-the-art double update rate solutions. This is achieved without relying on expensive and complicated control platforms, but on a standard industrial DSP. The MS-PWM control strategy is analyzed for three different control loop organizations. The first one uses discrete IMC controller from [18], with a moving average filter (MAF) in the feedback. This case is found to offer slightly improved dynamics compared to standard use of double-update with the same discrete IMC (without filter in feedback) [16], [18], with significant improvement in jitter suppression. Due to added delays introduced by the MAF, the second case adds a derivative action to the controller structure, as in [18]. This case is given to demonstrate that MS-PWM can offer even better dynamics than reported in [18]. The final case implements MS-PWM based discrete IMC, without any filters in feedback. This case is expected to provide the best dynamics, using discrete IMC without derivative gain. The feedback quality is expected to worsen compared to cases with MAFs, hower, it still retains higher quality compared to double-update [10]. The target is to show that with the multisampling approach delays introduced by feedback averaging can be successfully compensated, by extent determined with the multisampling factor, enabling both robust and error-free feedback acquisition and a high dynamic performance of the current loop.

This paper is organized as follows. Section II addresses discrete time machine model, controller structure and analyzes delays introduced by feedback averaging, calculation and DPWM. The multisampling PWM approach, with an outline of its merits and demerits, is explained in Section III. A DSP implementation of the multisampling algorithm is also presented. Exact controller structures and parameter setting procedures for the three aforementioned cases of interest are derived in Section IV. Effectiveness of the derived analytical model is illustrated via simulated current loop step responses and frequency response analyses. Comparison between performance of the proposed methodology and benchmark controllers is also provided. Experimental results are shown in section V. Conclusions are drawn in section VI, along with a proposal

for further studies on the presented topic.

#### II. MULTI-RATE CONTROL SYSTEM

#### A. Control system overview and AC machine modeling

Ovde imas blok dijagram sa strukturom sistema, i smallsignal blok dijagram. Nakon toga imas modelovanje masine sa jednacinama...

#### B. Motivation behind multisampling

Modern processors enable feature very high computational power, which enables short execution times for control routines. However, switching frequencies of the converter are still hardware limited, and do not go over several tens of kHz for industrial drive applications. This hardware based limitation directly affects the realizable bandwidths of the current control loop, which subsequently limits the speed and position responses as well. Therefore, using multisampled PWM control [] seems to be a logical step forward in the high-performance drive control. Using describing function approach, small-signal model of the multisampled PWM with triangular carrier is found to be almost equal to a pure delay of  $\frac{T_c}{2}$ , where  $T_c$  is the modulating waveform update period. Regarding its phase response, the triangular MS-PWM can be well-approximated with the zero-order hold, which is useful for later discrete-time modeling:

$$G_{DPWM}(s) \approx \frac{1 - e^{-sT_c}}{sT_c},$$
 (1)

where s is the complex variable of the Laplace transform.

## C. DSP algorithm for multisampled modulation

The results of this paper are obtained using a digital signal processor from Texas Instruments C2000 series, TMS320F28379D. The algorithm is referred to this DSP series, however, the algorithm nature is general and can be implemented regardless of the platform. When implementing multisampled control, the important thing is the synchronization between the main PWM carrier, which provides the output gate signal, and the multisampled carrier, which triggers the sampling and control interrupts. This is easily achievable using FPGA, however, in DSP applications additional measures need to be implemented. The main problem in DSP applications is that the PWM comparator triggers the switching action when the modulating waveform is equal to the carrier. In multisampled systems, this is not acceptable as vertical crossings between the modulating waveform and the carrier would cause pulse skipping []. In this subsection, an algorithm is proposed to be used in DSPs for multisampling applications. The algorithm is of general nature, and can be used for DC-DC converters as well [compel]. The description below is written for one modulating waveform, which is simply extended when using three-phase modulation.

One PWM module that runs on frequency  $f_c = N f_{pwm}$  is used for each inverter leg. This carrier triggers the ADC module to perform sampling and subsequently trigger the interrupt routine. The oversampling factor N is limited by

the code execution time and  $T_{pwm}$ . As for the carrier c that dictates the PWM frequency, it exists only virtually, and its values at the beginning and end of each interrupt is calculated by keeping track of the interrupt number. Due to considerable relative time for code execution, modulating waveform update features one step delay compared. Due to favourable characteristics for the MS-PWM control, triangular counter is used for the virtual carrier c. For oversampled carrier, trailing-edge counter is implemented, as this counter has no impact on the converter dynamics.

The controller output, m[k], is used to determine whether the switching action should occur during the following period of the oversampled carrier. This is done by first transforming m[k] to the value of the compare register, relative to the maximal value of the virtual carrier  $c_{max}$ . The switching actions are determined using two compare registers, CMPA and CMPB. The true value of compare action c = CMPAcauses turn-on, and c = CMPB causes turn-off of the referent transistor. During the up-count of the virtual carrier c, only the turn-off action is allowed, in order to prevent multiple switching. Hence, value of CMPA is set to be higher than the maximum value of the oversampled carrier. Vice versa, the value of CMPB is set to be higher than the maximum value of the oversampled carrier during the down-count of the virtual carrier. The value of CMPA and CMPB, during respective count-modes, is calculated by keeping track of the interrupt number, relative to the virtual carrier. If the switching action has not yet occured, the valur of CMPA or CMPB will be higher then the maximal value of the oversampled carrier. Once the switching action occurs,

so, value of the compare register is calculated so that the switching action of the PWM module operating at  $f_c$  occurs exactly at the instant where it would occur for the virtual PWM carrier. For cases when the vertical crossing occurs, value of the compare register is set to be loaded to minimal possible value at the beginning of the following interrupt, so that the switching action would coincide with that interrupt instant. Note that this value might not be equal to 0, as it takes some time for the shadow compare register to be loaded to the active register. If 0 was used, the condition c = CMP might not be satisfied, and the switching action would skip that interrupt period. Heuristically, this value is set to be equal to 7 in the implemented code. For the clarity of illustrations, this limit value is shown as equal to 0.

An example for  $c_{max} = 8$  and N = 4 is given in Fig...

#### III. CONTROLLER AND FEEDBACK FILTER DESIGN

A. Discrete IMC controller

## B. Feedback acquisition and $\alpha\beta$ – dq transformation

Ovde onaj blok dijagram od ruzice lep sa transformacijama, pa da se objasni da zapravo koristis i DMA i bla bla .... Prethodno negde na pocetku rada prikazi multi-rate sliku i tu ubaci blok koji se zove feedback acquistion, ulaz su alpha beta struje i ugao, izlaz su dq struje, pa iza toga ide filtar u dq sistemu...

Ovde mozes da kazes: da bi stao ceo kod, ipak ne moze preveliki oversampling faktor. Zbog toga, umesto koriscenja




Fig. 1: Multisampled control loop of a buck converter.

klasicnog koda kao u subsection koji vec, koristi se DMA modul koji sempluje jos n puta brze tako da je ukupan oversampling rate jednak n\*N. Nakon tih n odbiraka se zapravo trigeruje interrupt koji je povezan sa N oversamplingom uradi se MAF i decimira se tako da kontrolni kod radi na fc ucestanosti.

Depending on the algorithm complexity,  $N_{max} \approx 8$  for 20 kHz PWM. Since this number cannot be too high, DMA module of the DSP can be used for higher oversampling action that is motivated by noise attenuation and error-free feedback acquisition []. This is performed by triggering sampling each  $f_s = nf_c$  and storing results in an DMA array. After n samples are ready, interrupt flag is raised

Znaci razdvoj ucestanosti: fpwm - switching fs - sampling ( fc - control frequency (Nfpwm)

## C. Digital filter design

## D. Total time delay in DSP application

Ovde pricaj o zbirnom kasnjenju, itd.... Mozda nakon price o modelovanju masine...

## E. Multisampled control stage of a buck converter

#### IV. SIMULATION RESULTS

## V. EXPERIMENTAL VERIFICATION

# VI. CONCLUSION

## REFERENCES

- D. G. Holmes, B. P. McGrath, and S. G. Parker, "Current regulation strategies for vector-controlled induction motor drives," *IEEE Transac*tions on Industrial Electronics, vol. 59, no. 10, pp. 3680–3689, 2012.
- [2] D. G. Holmes, T. A. Lipo, B. P. McGrath, and W. Y. Kong, "Optimized design of stationary frame three phase ac current regulators," *IEEE Transactions on Power Electronics*, vol. 24, no. 11, pp. 2417–2426, 2009.
- [3] A. G. Yepes, A. Vidal, J. Malvar, O. López, and J. Doval-Gandoy, "Tuning method aimed at optimized settling time and overshoot for synchronous proportional-integral current control in electric machines," *IEEE Transactions on Power Electronics*, vol. 29, no. 6, pp. 3041–3054, 2014.
- [4] Jong-Woo Choi and Seung-Ki Sul, "Fast current controller in three-phase ac/dc boost converter using d-q axis crosscoupling," *IEEE Transactions* on Power Electronics, vol. 13, no. 1, pp. 179–185, 1998.




Fig. 2: Modulating signal  $m_h(t)$  and carrier w(t) with a) counter-phase and b) in-phase operation.

- [5] N. Hoffmann, F. W. Fuchs, M. P. Kazmierkowski, and D. Schröder, "Digital current control in a rotating reference frame - part i: System modeling and the discrete time-domain current controller with improved decoupling capabilities," *IEEE Transactions on Power Electronics*, vol. 31, no. 7, pp. 5290–5305, 2016.
- [6] J. Yim, S. Sul, B. Bae, N. R. Patel, and S. Hiti, "Modified current control schemes for high-performance permanent-magnet ac drives with low sampling to operating frequency ratio," *IEEE Transactions on Industry Applications*, vol. 45, no. 2, pp. 763–771, 2009.
- [7] Bon-Ho Bae and Seung-Ki Sul, "A compensation method for time delay of full-digital synchronous frame current regulator of pwm ac drives," *IEEE Transactions on Industry Applications*, vol. 39, no. 3, pp. 802–810, 2003.
- [8] L. Corradini, W. Stefanutti, and P. Mattavelli, "Analysis of multisampled current control for active filters," *IEEE Transactions on Industry Applications*, vol. 44, no. 6, pp. 1785–1794, 2008.
- [9] L. Corradini and P. Mattavelli, "Modeling of multisampled pulse width modulators for digitally controlled dc-dc converters," *IEEE Transactions* on *Power Electronics*, vol. 23, no. 4, pp. 1839–1847, 2008.
- [10] I. Z. Petric, P. Mattavelli, and S. Buso, "Noise attenuation properties of multisampled control in power electronics," in 2020 IEEE 21st Workshop on Control and Modeling for Power Electronics (COMPEL), 2020, pp. 1–6.
- [11] T. M. Rowan and R. J. Kerkman, "A new synchronous current regulator and an analysis of current-regulated pwm inverters," *IEEE Transactions* on *Industry Applications*, vol. IA-22, no. 4, pp. 678–690, 1986.
- [12] F. Briz, M. W. Degner, and R. D. Lorenz, "Analysis and design of current regulators using complex vectors," *IEEE Transactions on Industry Applications*, vol. 36, no. 3, pp. 817–825, 2000.
- [13] L. Malesani, P. Mattavelli, and S. Buso, "Robust dead-beat current control for pwm rectifiers and active filters," in *Conference Record of* 1998 IEEE Industry Applications Conference. Thirty-Third IAS Annual Meeting (Cat. No.98CH36242), vol. 2, 1998, pp. 1377–1384 vol.2.
- [14] C. Xu, Z. Han, and S. Lu, "Deadbeat predictive current control for permanent magnet synchronous machines with closed-form error compensation," *IEEE Transactions on Power Electronics*, vol. 35, no. 5, pp. 5018–5030, 2020.
- [15] L. Rovere, A. Formentini, and P. Zanchetta, "Fpga implementation of a novel oversampling deadbeat controller for pmsm drives," *IEEE Transactions on Industrial Electronics*, vol. 66, no. 5, pp. 3731–3741, 2019
- [16] H. Kim, M. W. Degner, J. M. Guerrero, F. Briz, and R. D. Lorenz, "Discrete-time current regulator design for ac machine drives," *IEEE Transactions on Industry Applications*, vol. 46, no. 4, pp. 1425–1435, 2010.
- [17] C. A. Busada, S. G. Jorge, and J. A. Solsona, "Comments on "digital current control in a rotating reference frame—part i: System modeling and the discrete time-domain current controller with improved decoupling capabilities"," *IEEE Transactions on Power Electronics*, vol. 34, no. 3, pp. 2980–2984, 2019.
- [18] S. N. Vukosavić, L. S. Perić, and E. Levi, "Ac current controller with

- error-free feedback acquisition system," IEEE Transactions on Energy
- Conversion, vol. 31, no. 1, pp. 381–391, 2016.

  [19] —, "A three-phase digital current controller with improved performance indices," *IEEE Transactions on Energy Conversion*, vol. 32, no. 1, pp. 184–193, 2017.
- , "Digital current controller with error-free feedback acquisition and [20] active resistance," IEEE Transactions on Industrial Electronics, vol. 65, no. 3, pp. 1980-1990, 2018.