Start guide to CompSys A2

September 25, 2017

We have a src folder and a architecture-tools folder

First of all, be aware that we have a folder src, which is our assignment folder, and the reference simulator folder architecture-tools, which is from the public Github repository compSys-e2017-sim. At this stage, everyone shall be able to build in both folders. Then we shall have:

In *src* folder: only one executable file: **sim**.

In architecture-tools folder: Three executable files: asm, sim and trace.

What is the difference and how they are related to A2

In the assignment text, one is asked to "validate that the handed out simulator is working properly" on the three instructions. Now we will use this as example to walk through the beginning stage.

So, first, we have an assembly file, call "test1". There is exactly three instructions, and very importantly, a newline at the end (which is not visible in the screenshot):

Figure 1: File test1

ericqzou:~/GitHub/DIKU/Workplace/A2/src\$ cat test1

nop

movq %r11, %r12

hlt

ericqzou:~/GitHub/DIKU/Workplace/A2/src\$

After that, this *test1* shall be assembled by the *asm* executable in folder *architecture-tools*, and get a output file, which we will name it to be "*test1.out*":

Figure 2: Generate test1.out

ericqzou:-/GitHub/DIKU/Workplace/AZ/architecture-tools\$./asm ../src/test1 ../src/test1.out
ericqzou:-/GitHub/DIKU/Workplace/AZ/architecture-tools\$

Note: this generated .out file is the one that can be run for both sim executables in both folder. Do not run your sim executable on the original assembly program file.

Now we are ready to generate the trace file by using *sim* in the *architecture-tools* folder. The difference between the two *sim* executables are:

- sim in architecture-tools folder can generate a trace file.
- sim in src folder do not generate, but can use the generated trace file for validation purpose.

Generating the trace file from test1.out to, say, test1.trc, will be like:

Figure 3: Generate test1.trc

When the trace file is generated, one can run *sim* in **src folder** on *test1.out* and *test1.trc* to do the validation. If things are correctly implemented, no error message will occur, as the following screenshot:

Figure 4: Validate using trace file

If one's implementation has bugs, you will get a message while running the validation, at the stage where any of the validation flow fails:

Figure 5: Validation failed

Note: the validation part is also part of the assignment. It is not fully implemented.